
ra_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db3c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005548  0800dce0  0800dce0  0000ece0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013228  08013228  000151d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013228  08013228  00014228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013230  08013230  000151d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013230  08013230  00014230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013234  08013234  00014234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08013238  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000531c  200001d8  08013410  000151d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200054f4  08013410  000154f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000358f7  00000000  00000000  00015208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000070fe  00000000  00000000  0004aaff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001853c  00000000  00000000  00051bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001878  00000000  00000000  0006a140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000029da  00000000  00000000  0006b9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dd65  00000000  00000000  0006e392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00035ab6  00000000  00000000  0008c0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a0852  00000000  00000000  000c1bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  001623ff  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005efc  00000000  00000000  001624bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  001683b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000013a6  00000000  00000000  00168422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000078  00000000  00000000  001697c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800dcc4 	.word	0x0800dcc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800dcc4 	.word	0x0800dcc4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <App_InitMotors>:

/* Motors */
STEPMOTOR_HandleTypeDef appStepMotors[NUM_JOINTS];
STEPMOTOR_StatusTypeDef appStepMotorStatus;

void App_InitMotors(void) {
 8001030:	b570      	push	{r4, r5, r6, lr}
 8001032:	4d07      	ldr	r5, [pc, #28]	@ (8001050 <App_InitMotors+0x20>)
 8001034:	4e07      	ldr	r6, [pc, #28]	@ (8001054 <App_InitMotors+0x24>)
    for (int i = 0; i < NUM_JOINTS; i++) {
 8001036:	2400      	movs	r4, #0
        appStepMotorStatus = STEPMOTOR_Init(&appStepMotors[i], i);
 8001038:	b2e1      	uxtb	r1, r4
 800103a:	4628      	mov	r0, r5
 800103c:	f000 fb48 	bl	80016d0 <STEPMOTOR_Init>
    for (int i = 0; i < NUM_JOINTS; i++) {
 8001040:	3401      	adds	r4, #1
 8001042:	2c03      	cmp	r4, #3
        appStepMotorStatus = STEPMOTOR_Init(&appStepMotors[i], i);
 8001044:	7030      	strb	r0, [r6, #0]
    for (int i = 0; i < NUM_JOINTS; i++) {
 8001046:	f105 051c 	add.w	r5, r5, #28
 800104a:	d1f5      	bne.n	8001038 <App_InitMotors+0x8>
    }
}
 800104c:	bd70      	pop	{r4, r5, r6, pc}
 800104e:	bf00      	nop
 8001050:	20000358 	.word	0x20000358
 8001054:	20000354 	.word	0x20000354

08001058 <App_Init>:
 */

#include "main_init.h"

void App_Init(void)
{
 8001058:	b538      	push	{r3, r4, r5, lr}
    //  SerialComm setup
    appSerialStatus = SerialComm_Init(&appSerialHandle, appSerialRxArray, appSerialTxArray);
 800105a:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <App_Init+0x50>)
 800105c:	4913      	ldr	r1, [pc, #76]	@ (80010ac <App_Init+0x54>)
 800105e:	4814      	ldr	r0, [pc, #80]	@ (80010b0 <App_Init+0x58>)

    //  StepMotor setup
    App_InitMotors();

    //  PID controller setup
    MultivariablePID_Init(&appPidObj);
 8001060:	4d14      	ldr	r5, [pc, #80]	@ (80010b4 <App_Init+0x5c>)
    appPidObj.dt = 1.0f / ((float) APP_CONTROLLER_FREQ);

    for (int i = 0; i < NUM_JOINTS; i++) {
        q_set[i] = 2048.0f;
 8001062:	4c15      	ldr	r4, [pc, #84]	@ (80010b8 <App_Init+0x60>)
    appSerialStatus = SerialComm_Init(&appSerialHandle, appSerialRxArray, appSerialTxArray);
 8001064:	f000 fad2 	bl	800160c <SerialComm_Init>
 8001068:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <App_Init+0x64>)
 800106a:	4602      	mov	r2, r0
    appMuxStatus = AS5600_MUX_Init(&appMuxHandle, NUM_JOINTS);
 800106c:	2103      	movs	r1, #3
 800106e:	4814      	ldr	r0, [pc, #80]	@ (80010c0 <App_Init+0x68>)
    appSerialStatus = SerialComm_Init(&appSerialHandle, appSerialRxArray, appSerialTxArray);
 8001070:	701a      	strb	r2, [r3, #0]
    appMuxStatus = AS5600_MUX_Init(&appMuxHandle, NUM_JOINTS);
 8001072:	f000 fa5d 	bl	8001530 <AS5600_MUX_Init>
 8001076:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <App_Init+0x6c>)
 8001078:	7018      	strb	r0, [r3, #0]
    App_InitMotors();
 800107a:	f7ff ffd9 	bl	8001030 <App_InitMotors>
    MultivariablePID_Init(&appPidObj);
 800107e:	4628      	mov	r0, r5
 8001080:	f000 f904 	bl	800128c <MultivariablePID_Init>
        q_meas[i] = 2048.0f;
 8001084:	4910      	ldr	r1, [pc, #64]	@ (80010c8 <App_Init+0x70>)
        q_out[i] = 2048.0f;
 8001086:	4a11      	ldr	r2, [pc, #68]	@ (80010cc <App_Init+0x74>)
    appPidObj.dt = 1.0f / ((float) APP_CONTROLLER_FREQ);
 8001088:	4811      	ldr	r0, [pc, #68]	@ (80010d0 <App_Init+0x78>)
 800108a:	f8c5 0138 	str.w	r0, [r5, #312]	@ 0x138
        q_set[i] = 2048.0f;
 800108e:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
 8001092:	6023      	str	r3, [r4, #0]
        q_meas[i] = 2048.0f;
 8001094:	600b      	str	r3, [r1, #0]
        q_out[i] = 2048.0f;
 8001096:	6013      	str	r3, [r2, #0]
        q_set[i] = 2048.0f;
 8001098:	6063      	str	r3, [r4, #4]
        q_meas[i] = 2048.0f;
 800109a:	604b      	str	r3, [r1, #4]
        q_out[i] = 2048.0f;
 800109c:	6053      	str	r3, [r2, #4]
        q_set[i] = 2048.0f;
 800109e:	60a3      	str	r3, [r4, #8]
        q_meas[i] = 2048.0f;
 80010a0:	608b      	str	r3, [r1, #8]
        q_out[i] = 2048.0f;
 80010a2:	6093      	str	r3, [r2, #8]
    }
}
 80010a4:	bd38      	pop	{r3, r4, r5, pc}
 80010a6:	bf00      	nop
 80010a8:	200003cc 	.word	0x200003cc
 80010ac:	20000400 	.word	0x20000400
 80010b0:	200005f8 	.word	0x200005f8
 80010b4:	200001f4 	.word	0x200001f4
 80010b8:	20000348 	.word	0x20000348
 80010bc:	200005f4 	.word	0x200005f4
 80010c0:	200003b0 	.word	0x200003b0
 80010c4:	200003ac 	.word	0x200003ac
 80010c8:	2000033c 	.word	0x2000033c
 80010cc:	20000330 	.word	0x20000330
 80010d0:	3c23d70a 	.word	0x3c23d70a

080010d4 <Parse_CMD_TEST_LED>:
 *      Author: omarmac
 */

#include <parserFcns.h>

void Parse_CMD_TEST_LED(SerialComm_HandleTypeDef* hserial) {
 80010d4:	b538      	push	{r3, r4, r5, lr}
    HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
    sprintf((char*)hserial->pTxBuffer, "<d>LED toggled.\n");
 80010d6:	4c08      	ldr	r4, [pc, #32]	@ (80010f8 <Parse_CMD_TEST_LED+0x24>)
void Parse_CMD_TEST_LED(SerialComm_HandleTypeDef* hserial) {
 80010d8:	4605      	mov	r5, r0
    HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 80010da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010de:	4807      	ldr	r0, [pc, #28]	@ (80010fc <Parse_CMD_TEST_LED+0x28>)
 80010e0:	f002 f864 	bl	80031ac <HAL_GPIO_TogglePin>
    sprintf((char*)hserial->pTxBuffer, "<d>LED toggled.\n");
 80010e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e6:	682d      	ldr	r5, [r5, #0]
 80010e8:	6028      	str	r0, [r5, #0]
 80010ea:	7820      	ldrb	r0, [r4, #0]
 80010ec:	6069      	str	r1, [r5, #4]
 80010ee:	60aa      	str	r2, [r5, #8]
 80010f0:	60eb      	str	r3, [r5, #12]
 80010f2:	7428      	strb	r0, [r5, #16]
}
 80010f4:	bd38      	pop	{r3, r4, r5, pc}
 80010f6:	bf00      	nop
 80010f8:	0800dce0 	.word	0x0800dce0
 80010fc:	40020800 	.word	0x40020800

08001100 <Parse_CMD_MOTOR_STATE>:

void Parse_CMD_MOTOR_STATE(SerialComm_HandleTypeDef* hserial) {
 8001100:	b570      	push	{r4, r5, r6, lr}
    uint8_t* data = hserial->pRxBuffer;
 8001102:	6883      	ldr	r3, [r0, #8]
    int index = data[2] - '0';
 8001104:	789c      	ldrb	r4, [r3, #2]
    int state = data[3] - '0';
 8001106:	78db      	ldrb	r3, [r3, #3]
    int index = data[2] - '0';
 8001108:	3c30      	subs	r4, #48	@ 0x30

    STEPMOTOR_EnableControl(&appStepMotors[index], state);
 800110a:	f1b3 0630 	subs.w	r6, r3, #48	@ 0x30
 800110e:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <Parse_CMD_MOTOR_STATE+0x34>)
void Parse_CMD_MOTOR_STATE(SerialComm_HandleTypeDef* hserial) {
 8001110:	4605      	mov	r5, r0
    STEPMOTOR_EnableControl(&appStepMotors[index], state);
 8001112:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 8001116:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800111a:	bf14      	ite	ne
 800111c:	2101      	movne	r1, #1
 800111e:	2100      	moveq	r1, #0
 8001120:	f000 fb02 	bl	8001728 <STEPMOTOR_EnableControl>
    sprintf((char*)hserial->pTxBuffer, "<d>Motor %d is at state %d\n", index, state);
 8001124:	6828      	ldr	r0, [r5, #0]
 8001126:	4904      	ldr	r1, [pc, #16]	@ (8001138 <Parse_CMD_MOTOR_STATE+0x38>)
 8001128:	4633      	mov	r3, r6
 800112a:	4622      	mov	r2, r4
}
 800112c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    sprintf((char*)hserial->pTxBuffer, "<d>Motor %d is at state %d\n", index, state);
 8001130:	f009 b806 	b.w	800a140 <siprintf>
 8001134:	20000358 	.word	0x20000358
 8001138:	0800dcf4 	.word	0x0800dcf4

0800113c <Parse_CMD_MOTOR_REF>:

void Parse_CMD_MOTOR_REF(SerialComm_HandleTypeDef* hserial) {
 800113c:	b570      	push	{r4, r5, r6, lr}
    uint8_t* data = hserial->pRxBuffer;
 800113e:	6884      	ldr	r4, [r0, #8]
    int index = data[2] - '0';
 8001140:	78a6      	ldrb	r6, [r4, #2]

    char* valueStr = (char*)&data[4];
 8001142:	3404      	adds	r4, #4
void Parse_CMD_MOTOR_REF(SerialComm_HandleTypeDef* hserial) {
 8001144:	4605      	mov	r5, r0
    char* newline = strchr(valueStr, '\n');
 8001146:	210a      	movs	r1, #10
 8001148:	4620      	mov	r0, r4
    int index = data[2] - '0';
 800114a:	3e30      	subs	r6, #48	@ 0x30
    char* newline = strchr(valueStr, '\n');
 800114c:	f009 ff7e 	bl	800b04c <strchr>
    if (newline) *newline = '\0';
 8001150:	b108      	cbz	r0, 8001156 <Parse_CMD_MOTOR_REF+0x1a>
 8001152:	2300      	movs	r3, #0
 8001154:	7003      	strb	r3, [r0, #0]

    int value = atoi(valueStr);
 8001156:	4620      	mov	r0, r4
 8001158:	f008 f98b 	bl	8009472 <atoi>

    if (index < NUM_JOINTS && index >=0) {
 800115c:	2e02      	cmp	r6, #2
    int value = atoi(valueStr);
 800115e:	4603      	mov	r3, r0
    if (index < NUM_JOINTS && index >=0) {
 8001160:	d80f      	bhi.n	8001182 <Parse_CMD_MOTOR_REF+0x46>
    	q_set[index] = (float)value;
 8001162:	ee07 0a90 	vmov	s15, r0
 8001166:	490c      	ldr	r1, [pc, #48]	@ (8001198 <Parse_CMD_MOTOR_REF+0x5c>)
        sprintf((char*)hserial->pTxBuffer, "<d>Set motor %d reference to %d\n", index, value);
 8001168:	6828      	ldr	r0, [r5, #0]
    	q_set[index] = (float)value;
 800116a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
        sprintf((char*)hserial->pTxBuffer, "<d>Set motor %d reference to %d\n", index, value);
 8001172:	4632      	mov	r2, r6
    	q_set[index] = (float)value;
 8001174:	edc1 7a00 	vstr	s15, [r1]
    }
    else {
        sprintf((char*)hserial->pTxBuffer, "<d>Index out of reach!\n");
    }
}
 8001178:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        sprintf((char*)hserial->pTxBuffer, "<d>Set motor %d reference to %d\n", index, value);
 800117c:	4907      	ldr	r1, [pc, #28]	@ (800119c <Parse_CMD_MOTOR_REF+0x60>)
 800117e:	f008 bfdf 	b.w	800a140 <siprintf>
        sprintf((char*)hserial->pTxBuffer, "<d>Index out of reach!\n");
 8001182:	4c07      	ldr	r4, [pc, #28]	@ (80011a0 <Parse_CMD_MOTOR_REF+0x64>)
 8001184:	682d      	ldr	r5, [r5, #0]
 8001186:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001188:	6028      	str	r0, [r5, #0]
 800118a:	6069      	str	r1, [r5, #4]
 800118c:	cc03      	ldmia	r4!, {r0, r1}
 800118e:	60aa      	str	r2, [r5, #8]
 8001190:	60eb      	str	r3, [r5, #12]
 8001192:	6128      	str	r0, [r5, #16]
 8001194:	6169      	str	r1, [r5, #20]
}
 8001196:	bd70      	pop	{r4, r5, r6, pc}
 8001198:	20000348 	.word	0x20000348
 800119c:	0800dd10 	.word	0x0800dd10
 80011a0:	0800dd34 	.word	0x0800dd34

080011a4 <Parse_CMD_SET_PID>:

uint8_t Parse_CMD_SET_PID(SerialComm_HandleTypeDef* hserial, uint8_t* receivedData, MultivariablePID* pid) {
    if (pid == NULL || receivedData == NULL) return 0;
 80011a4:	2a00      	cmp	r2, #0
 80011a6:	d049      	beq.n	800123c <Parse_CMD_SET_PID+0x98>
 80011a8:	2900      	cmp	r1, #0
 80011aa:	d047      	beq.n	800123c <Parse_CMD_SET_PID+0x98>

    // Cast receivedData to char* for string handling
    char* receivedStr = (char*)receivedData;

    // Check header "CP"
    if (strncmp(receivedStr, "CP", 2) != 0) return 0;
 80011ac:	780b      	ldrb	r3, [r1, #0]
 80011ae:	2b43      	cmp	r3, #67	@ 0x43
 80011b0:	d144      	bne.n	800123c <Parse_CMD_SET_PID+0x98>
uint8_t Parse_CMD_SET_PID(SerialComm_HandleTypeDef* hserial, uint8_t* receivedData, MultivariablePID* pid) {
 80011b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (strncmp(receivedStr, "CP", 2) != 0) return 0;
 80011b6:	784c      	ldrb	r4, [r1, #1]
 80011b8:	3c50      	subs	r4, #80	@ 0x50
uint8_t Parse_CMD_SET_PID(SerialComm_HandleTypeDef* hserial, uint8_t* receivedData, MultivariablePID* pid) {
 80011ba:	b0a6      	sub	sp, #152	@ 0x98
    if (strncmp(receivedStr, "CP", 2) != 0) return 0;
 80011bc:	d13a      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>

    // Extract parameter type (KP, KI, KD)
    char paramType[3] = { receivedStr[2], receivedStr[3], '\0' };
 80011be:	884b      	ldrh	r3, [r1, #2]
 80011c0:	f8ad 3004 	strh.w	r3, [sp, #4]

    uint16_t chosen_param;
    if (strcmp(paramType, "KP") == 0) {
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b4b      	cmp	r3, #75	@ 0x4b
    char paramType[3] = { receivedStr[2], receivedStr[3], '\0' };
 80011c8:	f88d 4006 	strb.w	r4, [sp, #6]
    if (strcmp(paramType, "KP") == 0) {
 80011cc:	d132      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>
 80011ce:	4615      	mov	r5, r2
 80011d0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80011d4:	2a50      	cmp	r2, #80	@ 0x50
 80011d6:	d133      	bne.n	8001240 <Parse_CMD_SET_PID+0x9c>
 80011d8:	b2e2      	uxtb	r2, r4
        chosen_param = CMD_SET_KP;
 80011da:	f644 3750 	movw	r7, #19280	@ 0x4b50
    if (strcmp(paramType, "KP") == 0) {
 80011de:	bb7a      	cbnz	r2, 8001240 <Parse_CMD_SET_PID+0x9c>

    float parsed_values[NUM_JOINTS] = {0};

    // Copy the data part to a mutable buffer
    char dataBuffer[128];  // Make sure this is large enough
    strncpy(dataBuffer, &receivedStr[4], sizeof(dataBuffer) - 1);
 80011e0:	ab06      	add	r3, sp, #24
    float parsed_values[NUM_JOINTS] = {0};
 80011e2:	2600      	movs	r6, #0
    strncpy(dataBuffer, &receivedStr[4], sizeof(dataBuffer) - 1);
 80011e4:	3104      	adds	r1, #4
 80011e6:	227f      	movs	r2, #127	@ 0x7f
 80011e8:	4618      	mov	r0, r3
    float parsed_values[NUM_JOINTS] = {0};
 80011ea:	e9cd 6603 	strd	r6, r6, [sp, #12]
 80011ee:	9605      	str	r6, [sp, #20]

    char *token;
    char *rest = dataBuffer;
    int index = 0;

    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS) {
 80011f0:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 8001288 <Parse_CMD_SET_PID+0xe4>
    strncpy(dataBuffer, &receivedStr[4], sizeof(dataBuffer) - 1);
 80011f4:	f009 ff49 	bl	800b08a <strncpy>
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS) {
 80011f8:	aa02      	add	r2, sp, #8
 80011fa:	4641      	mov	r1, r8
    dataBuffer[sizeof(dataBuffer) - 1] = '\0';  // Null-terminate
 80011fc:	f88d 6097 	strb.w	r6, [sp, #151]	@ 0x97
    char *rest = dataBuffer;
 8001200:	9002      	str	r0, [sp, #8]
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS) {
 8001202:	ae03      	add	r6, sp, #12
 8001204:	f009 ff7c 	bl	800b100 <strtok_r>
 8001208:	b190      	cbz	r0, 8001230 <Parse_CMD_SET_PID+0x8c>
 800120a:	2c03      	cmp	r4, #3
 800120c:	d02b      	beq.n	8001266 <Parse_CMD_SET_PID+0xc2>
        parsed_values[index++] = atof(token);
 800120e:	f008 f92d 	bl	800946c <atof>
 8001212:	ec51 0b10 	vmov	r0, r1, d0
 8001216:	f7ff fcef 	bl	8000bf8 <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	f846 3b04 	str.w	r3, [r6], #4
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS) {
 8001220:	9802      	ldr	r0, [sp, #8]
 8001222:	aa02      	add	r2, sp, #8
 8001224:	4641      	mov	r1, r8
        parsed_values[index++] = atof(token);
 8001226:	3401      	adds	r4, #1
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS) {
 8001228:	f009 ff6a 	bl	800b100 <strtok_r>
 800122c:	2800      	cmp	r0, #0
 800122e:	d1ec      	bne.n	800120a <Parse_CMD_SET_PID+0x66>
    }

    if (index != NUM_JOINTS) return 0;
 8001230:	2c03      	cmp	r4, #3
 8001232:	d018      	beq.n	8001266 <Parse_CMD_SET_PID+0xc2>
    if (pid == NULL || receivedData == NULL) return 0;
 8001234:	2000      	movs	r0, #0
//
//    snprintf((char *)hserial->pTxBuffer, hserial->txBufferSize,
//             "PID %s parameters updated successfully.\n", paramType);

    return 1;
}
 8001236:	b026      	add	sp, #152	@ 0x98
 8001238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (pid == NULL || receivedData == NULL) return 0;
 800123c:	2000      	movs	r0, #0
}
 800123e:	4770      	bx	lr
    } else if (strcmp(paramType, "KI") == 0) {
 8001240:	2b4b      	cmp	r3, #75	@ 0x4b
 8001242:	d1f7      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>
 8001244:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001248:	2a49      	cmp	r2, #73	@ 0x49
 800124a:	d015      	beq.n	8001278 <Parse_CMD_SET_PID+0xd4>
    } else if (strcmp(paramType, "KD") == 0) {
 800124c:	2b4b      	cmp	r3, #75	@ 0x4b
 800124e:	d1f1      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>
 8001250:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001254:	2b44      	cmp	r3, #68	@ 0x44
 8001256:	d1ed      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>
 8001258:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1e9      	bne.n	8001234 <Parse_CMD_SET_PID+0x90>
        chosen_param = CMD_SET_KD;
 8001260:	f644 3744 	movw	r7, #19268	@ 0x4b44
 8001264:	e7bc      	b.n	80011e0 <Parse_CMD_SET_PID+0x3c>
    MultivariablePID_SetParameter(pid, parsed_values, chosen_param);
 8001266:	4628      	mov	r0, r5
 8001268:	463a      	mov	r2, r7
 800126a:	a903      	add	r1, sp, #12
 800126c:	f000 f946 	bl	80014fc <MultivariablePID_SetParameter>
    return 1;
 8001270:	2001      	movs	r0, #1
}
 8001272:	b026      	add	sp, #152	@ 0x98
 8001274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    } else if (strcmp(paramType, "KI") == 0) {
 8001278:	f89d 2006 	ldrb.w	r2, [sp, #6]
        chosen_param = CMD_SET_KI;
 800127c:	f644 3749 	movw	r7, #19273	@ 0x4b49
    } else if (strcmp(paramType, "KI") == 0) {
 8001280:	2a00      	cmp	r2, #0
 8001282:	d0ad      	beq.n	80011e0 <Parse_CMD_SET_PID+0x3c>
 8001284:	e7e2      	b.n	800124c <Parse_CMD_SET_PID+0xa8>
 8001286:	bf00      	nop
 8001288:	0800dd4c 	.word	0x0800dd4c

0800128c <MultivariablePID_Init>:
 *      Author: omart
 */

#include "PID_Control.h"

void MultivariablePID_Init(MultivariablePID *pid) {
 800128c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
		pid->Kp_data[i] = 0.0f;
 8001290:	226c      	movs	r2, #108	@ 0x6c
 8001292:	2100      	movs	r1, #0
void MultivariablePID_Init(MultivariablePID *pid) {
 8001294:	4604      	mov	r4, r0
		pid->Kp_data[i] = 0.0f;
 8001296:	f009 fed1 	bl	800b03c <memset>
		pid->Ki_data[i] = 0.0f;
		pid->Kd_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->Kp_mat), NUM_JOINTS, NUM_JOINTS, pid->Kp_data);
 800129a:	2203      	movs	r2, #3
 800129c:	4623      	mov	r3, r4
 800129e:	4611      	mov	r1, r2
 80012a0:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 80012a4:	f008 f82c 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Ki_mat), NUM_JOINTS, NUM_JOINTS, pid->Ki_data);
 80012a8:	2203      	movs	r2, #3
 80012aa:	4611      	mov	r1, r2
 80012ac:	f104 0324 	add.w	r3, r4, #36	@ 0x24
 80012b0:	f104 0074 	add.w	r0, r4, #116	@ 0x74
 80012b4:	f008 f824 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Kd_mat), NUM_JOINTS, NUM_JOINTS, pid->Kd_data);
 80012b8:	2203      	movs	r2, #3
 80012ba:	4611      	mov	r1, r2
 80012bc:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80012c0:	f104 007c 	add.w	r0, r4, #124	@ 0x7c
 80012c4:	f008 f81c 	bl	8009300 <arm_mat_init_f32>

	// Initialize data arrays to zero
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = 2048.0f;
		pid->meas_data[i] = 0.0f;
 80012c8:	2500      	movs	r5, #0
		pid->setpoint_data[i] = 2048.0f;
 80012ca:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
 80012ce:	f104 06c0 	add.w	r6, r4, #192	@ 0xc0
 80012d2:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 80012d6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
 80012da:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
		pid->meas_data[i] = 0.0f;
 80012de:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 80012e2:	f8c4 5094 	str.w	r5, [r4, #148]	@ 0x94
 80012e6:	f8c4 5098 	str.w	r5, [r4, #152]	@ 0x98
 80012ea:	f8c4 509c 	str.w	r5, [r4, #156]	@ 0x9c
 80012ee:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
 80012f2:	f8c4 50a4 	str.w	r5, [r4, #164]	@ 0xa4
		pid->output_data[i] = 0.0f;

		pid->error_data[i] = 0.0f;
 80012f6:	4629      	mov	r1, r5
 80012f8:	2224      	movs	r2, #36	@ 0x24
 80012fa:	4630      	mov	r0, r6
 80012fc:	f009 fe9e 	bl	800b03c <memset>
 8001300:	f104 0790 	add.w	r7, r4, #144	@ 0x90
		pid->error_sum_data[i] = 0.0f;
		pid->error_prev_data[i] = 0.0f;

		pid->temp1_N_1_data[i] = 0.0f;
 8001304:	f8c4 50fc 	str.w	r5, [r4, #252]	@ 0xfc
 8001308:	f8c4 5100 	str.w	r5, [r4, #256]	@ 0x100
 800130c:	f8c4 5104 	str.w	r5, [r4, #260]	@ 0x104
 8001310:	f8c4 5108 	str.w	r5, [r4, #264]	@ 0x108
 8001314:	f8c4 510c 	str.w	r5, [r4, #268]	@ 0x10c
 8001318:	f8c4 5110 	str.w	r5, [r4, #272]	@ 0x110
		pid->temp2_N_1_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 800131c:	f104 0384 	add.w	r3, r4, #132	@ 0x84
 8001320:	f104 00a8 	add.w	r0, r4, #168	@ 0xa8
 8001324:	2201      	movs	r2, #1
 8001326:	2103      	movs	r1, #3
 8001328:	f007 ffea 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->meas_mat), NUM_JOINTS, 1, pid->meas_data);
 800132c:	463b      	mov	r3, r7
 800132e:	f104 00b0 	add.w	r0, r4, #176	@ 0xb0
 8001332:	2201      	movs	r2, #1
 8001334:	2103      	movs	r1, #3
 8001336:	f007 ffe3 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->output_mat), NUM_JOINTS, 1, pid->output_data);
 800133a:	f104 039c 	add.w	r3, r4, #156	@ 0x9c
 800133e:	f104 00b8 	add.w	r0, r4, #184	@ 0xb8
 8001342:	2201      	movs	r2, #1
 8001344:	2103      	movs	r1, #3
 8001346:	f007 ffdb 	bl	8009300 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->error_mat), NUM_JOINTS, 1, pid->error_data);
 800134a:	4633      	mov	r3, r6
 800134c:	f104 00e4 	add.w	r0, r4, #228	@ 0xe4
 8001350:	2201      	movs	r2, #1
 8001352:	2103      	movs	r1, #3
 8001354:	f007 ffd4 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_sum_mat), NUM_JOINTS, 1, pid->error_sum_data);
 8001358:	f104 03cc 	add.w	r3, r4, #204	@ 0xcc
 800135c:	f104 00ec 	add.w	r0, r4, #236	@ 0xec
 8001360:	2201      	movs	r2, #1
 8001362:	2103      	movs	r1, #3
 8001364:	f007 ffcc 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_prev_mat), NUM_JOINTS, 1, pid->error_prev_data);
 8001368:	f104 05fc 	add.w	r5, r4, #252	@ 0xfc
 800136c:	f104 03d8 	add.w	r3, r4, #216	@ 0xd8
 8001370:	f104 00f4 	add.w	r0, r4, #244	@ 0xf4
 8001374:	2201      	movs	r2, #1
 8001376:	2103      	movs	r1, #3
 8001378:	f007 ffc2 	bl	8009300 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->temp1_N_1_mat), NUM_JOINTS, 1, pid->temp1_N_1_data);
 800137c:	462b      	mov	r3, r5
 800137e:	f504 708a 	add.w	r0, r4, #276	@ 0x114
 8001382:	2201      	movs	r2, #1
 8001384:	2103      	movs	r1, #3
 8001386:	f007 ffbb 	bl	8009300 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 800138a:	f504 7384 	add.w	r3, r4, #264	@ 0x108
 800138e:	f504 708e 	add.w	r0, r4, #284	@ 0x11c
 8001392:	2201      	movs	r2, #1
}
 8001394:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 8001398:	2103      	movs	r1, #3
 800139a:	f007 bfb1 	b.w	8009300 <arm_mat_init_f32>
 800139e:	bf00      	nop

080013a0 <MultivariablePID_SetSetpoint>:

void MultivariablePID_SetSetpoint(MultivariablePID *pid, float32_t *setpoint) {
	if (pid == NULL || setpoint == NULL) return;
 80013a0:	b3d0      	cbz	r0, 8001418 <MultivariablePID_SetSetpoint+0x78>
 80013a2:	b3c9      	cbz	r1, 8001418 <MultivariablePID_SetSetpoint+0x78>

	for (int i = 0; i < NUM_JOINTS; i++) {
		// Check if setpoint is within valid range
		if (setpoint[i] < SETPOINT_MIN) {
			pid->setpoint_data[i] = SETPOINT_MIN;
		} else if (setpoint[i] > SETPOINT_MAX) {
 80013a4:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800141c <MultivariablePID_SetSetpoint+0x7c>
 80013a8:	edd1 7a00 	vldr	s15, [r1]
			pid->setpoint_data[i] = SETPOINT_MIN;
 80013ac:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001420 <MultivariablePID_SetSetpoint+0x80>
		} else if (setpoint[i] > SETPOINT_MAX) {
 80013b0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	bf88      	it	hi
 80013ba:	eef0 7a66 	vmovhi.f32	s15, s13
			pid->setpoint_data[i] = SETPOINT_MIN;
 80013be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c6:	bfb8      	it	lt
 80013c8:	eef0 7a47 	vmovlt.f32	s15, s14
 80013cc:	edc0 7a21 	vstr	s15, [r0, #132]	@ 0x84
		} else if (setpoint[i] > SETPOINT_MAX) {
 80013d0:	edd1 7a01 	vldr	s15, [r1, #4]
 80013d4:	eef4 7ae6 	vcmpe.f32	s15, s13
 80013d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013dc:	bf88      	it	hi
 80013de:	eef0 7a66 	vmovhi.f32	s15, s13
			pid->setpoint_data[i] = SETPOINT_MIN;
 80013e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	bfb8      	it	lt
 80013ec:	eef0 7a47 	vmovlt.f32	s15, s14
 80013f0:	edc0 7a22 	vstr	s15, [r0, #136]	@ 0x88
		} else if (setpoint[i] > SETPOINT_MAX) {
 80013f4:	edd1 7a02 	vldr	s15, [r1, #8]
 80013f8:	eef4 7ae6 	vcmpe.f32	s15, s13
 80013fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001400:	bf88      	it	hi
 8001402:	eef0 7a66 	vmovhi.f32	s15, s13
			pid->setpoint_data[i] = SETPOINT_MIN;
 8001406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140e:	bfb8      	it	lt
 8001410:	eef0 7a47 	vmovlt.f32	s15, s14
 8001414:	edc0 7a23 	vstr	s15, [r0, #140]	@ 0x8c
			pid->setpoint_data[i] = SETPOINT_MAX;
		} else {
			pid->setpoint_data[i] = setpoint[i];
		}
	}
}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	453b8000 	.word	0x453b8000
 8001420:	44898000 	.word	0x44898000

08001424 <MultivariablePID_Compute>:

void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
  if (pid == NULL || meas == NULL) return;
 8001424:	2800      	cmp	r0, #0
 8001426:	d065      	beq.n	80014f4 <MultivariablePID_Compute+0xd0>
 8001428:	2900      	cmp	r1, #0
 800142a:	d063      	beq.n	80014f4 <MultivariablePID_Compute+0xd0>

  for (int i = 0; i < NUM_JOINTS; i++) {
    pid->meas_data[i] = meas[i];
 800142c:	680b      	ldr	r3, [r1, #0]
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
 800142e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pid->meas_data[i] = meas[i];
 8001432:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 8001436:	684b      	ldr	r3, [r1, #4]
 8001438:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
 800143c:	4604      	mov	r4, r0
 800143e:	688b      	ldr	r3, [r1, #8]
 8001440:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
  }

  // error = setpoint - measurement
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 8001444:	f100 07e4 	add.w	r7, r0, #228	@ 0xe4

  // Proportional Term: P = Kp * error
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 8001448:	f104 06b8 	add.w	r6, r4, #184	@ 0xb8
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 800144c:	463a      	mov	r2, r7
 800144e:	f100 01b0 	add.w	r1, r0, #176	@ 0xb0
 8001452:	30a8      	adds	r0, #168	@ 0xa8
 8001454:	f007 fdd8 	bl	8009008 <arm_mat_sub_f32>

  // Integral Term: I = Ki * integral(error)
  // Update error sum (accumulate integral of error)
  // Scale by dt (sample time)
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 8001458:	f104 05ec 	add.w	r5, r4, #236	@ 0xec
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 800145c:	4632      	mov	r2, r6
 800145e:	4639      	mov	r1, r7
 8001460:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 8001464:	f007 fe3c 	bl	80090e0 <arm_mat_mult_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001468:	f504 788a 	add.w	r8, r4, #276	@ 0x114
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 800146c:	462a      	mov	r2, r5
 800146e:	4639      	mov	r1, r7
 8001470:	4628      	mov	r0, r5
 8001472:	f007 ff49 	bl	8009308 <arm_mat_add_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001476:	4629      	mov	r1, r5
 8001478:	4642      	mov	r2, r8
 800147a:	f104 0074 	add.w	r0, r4, #116	@ 0x74
 800147e:	f007 fe2f 	bl	80090e0 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 8001482:	f104 01fc 	add.w	r1, r4, #252	@ 0xfc
 8001486:	ed94 0a4e 	vldr	s0, [r4, #312]	@ 0x138

  // Derivative Term: D = Kd * (error - previous_error)
  // Update the derivative term (change in error)
  // Scale by dt (sample time)
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 800148a:	f504 758e 	add.w	r5, r4, #284	@ 0x11c
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 800148e:	4608      	mov	r0, r1
 8001490:	2203      	movs	r2, #3
 8001492:	f007 ffa5 	bl	80093e0 <arm_scale_f32>
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 8001496:	462a      	mov	r2, r5
 8001498:	f104 01f4 	add.w	r1, r4, #244	@ 0xf4
 800149c:	4638      	mov	r0, r7
 800149e:	f007 fdb3 	bl	8009008 <arm_mat_sub_f32>
  arm_mat_mult_f32(&(pid->Kd_mat), &(pid->temp2_N_1_mat), &(pid->temp2_N_1_mat));
 80014a2:	462a      	mov	r2, r5
 80014a4:	4629      	mov	r1, r5
 80014a6:	f104 007c 	add.w	r0, r4, #124	@ 0x7c
 80014aa:	f007 fe19 	bl	80090e0 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp2_N_1_data, pid->dt, pid->temp2_N_1_data, NUM_JOINTS);
 80014ae:	f504 7184 	add.w	r1, r4, #264	@ 0x108
 80014b2:	ed94 0a4e 	vldr	s0, [r4, #312]	@ 0x138
 80014b6:	4608      	mov	r0, r1
 80014b8:	2203      	movs	r2, #3
 80014ba:	f007 ff91 	bl	80093e0 <arm_scale_f32>

  // Sum the P, I, D terms
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp1_N_1_mat), &(pid->output_mat));  // P + I
 80014be:	4632      	mov	r2, r6
 80014c0:	4641      	mov	r1, r8
 80014c2:	4630      	mov	r0, r6
 80014c4:	f007 ff20 	bl	8009308 <arm_mat_add_f32>
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp2_N_1_mat), &(pid->output_mat));  // P + I + D
 80014c8:	4632      	mov	r2, r6
 80014ca:	4629      	mov	r1, r5
 80014cc:	4630      	mov	r0, r6
 80014ce:	f007 ff1b 	bl	8009308 <arm_mat_add_f32>

  // Optionally scale the final output if necessary (e.g., by a factor to adjust magnitude)
  float32_t output_scale_factor = 0.01f;
  arm_scale_f32(pid->output_data, output_scale_factor, pid->output_data, NUM_JOINTS);
 80014d2:	f104 019c 	add.w	r1, r4, #156	@ 0x9c
 80014d6:	4608      	mov	r0, r1
 80014d8:	2203      	movs	r2, #3
 80014da:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80014f8 <MultivariablePID_Compute+0xd4>
 80014de:	f007 ff7f 	bl	80093e0 <arm_scale_f32>

  // Save the current error as the previous error for the next iteration
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80014e2:	f104 01d8 	add.w	r1, r4, #216	@ 0xd8
 80014e6:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 80014ea:	2203      	movs	r2, #3
}
 80014ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80014f0:	f007 bd58 	b.w	8008fa4 <arm_copy_f32>
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	3c23d70a 	.word	0x3c23d70a

080014fc <MultivariablePID_SetParameter>:

void MultivariablePID_SetParameter(MultivariablePID *pid, float32_t *new_vector, uint16_t chosen_param) {
    if (pid == NULL || new_vector == NULL) return; //
 80014fc:	b1a0      	cbz	r0, 8001528 <MultivariablePID_SetParameter+0x2c>
 80014fe:	b199      	cbz	r1, 8001528 <MultivariablePID_SetParameter+0x2c>

    float32_t *target_data = NULL; //
    // Select the appropriate matrix based on the chosen parameter
	switch (chosen_param) { //
 8001500:	f644 3349 	movw	r3, #19273	@ 0x4b49
 8001504:	429a      	cmp	r2, r3
 8001506:	d010      	beq.n	800152a <MultivariablePID_SetParameter+0x2e>
 8001508:	f644 3350 	movw	r3, #19280	@ 0x4b50
 800150c:	429a      	cmp	r2, r3
 800150e:	d005      	beq.n	800151c <MultivariablePID_SetParameter+0x20>
 8001510:	f644 3344 	movw	r3, #19268	@ 0x4b44
 8001514:	429a      	cmp	r2, r3
 8001516:	d000      	beq.n	800151a <MultivariablePID_SetParameter+0x1e>
 8001518:	4770      	bx	lr
		case CMD_SET_KI: //
			target_data = pid->Ki_data; //
			break; //

		case CMD_SET_KD: //
			target_data = pid->Kd_data; //
 800151a:	3048      	adds	r0, #72	@ 0x48

    // Set only the diagonal elements of the target matrix
    // Assuming matrices are stored in row-major order:
    // element at (row, col) is at index (row * NUM_JOINTS + col)
    for (int i = 0; i < NUM_JOINTS; i++) {
        target_data[i * NUM_JOINTS + i] = new_vector[i];
 800151c:	680b      	ldr	r3, [r1, #0]
 800151e:	6003      	str	r3, [r0, #0]
 8001520:	684b      	ldr	r3, [r1, #4]
 8001522:	6103      	str	r3, [r0, #16]
 8001524:	688b      	ldr	r3, [r1, #8]
 8001526:	6203      	str	r3, [r0, #32]
    }
    // No need to re-initialize the matrix as the data pointer remains the same //
}
 8001528:	4770      	bx	lr
			target_data = pid->Ki_data; //
 800152a:	3024      	adds	r0, #36	@ 0x24
			break; //
 800152c:	e7f6      	b.n	800151c <MultivariablePID_SetParameter+0x20>
 800152e:	bf00      	nop

08001530 <AS5600_MUX_Init>:
 */

#include "AS5600_Mux.h"

AS5600_MUX_StatusTypeDef AS5600_MUX_Init(AS5600_MUX_HandleTypeDef *handle, uint8_t num_of_sensors) {
    if (!handle || num_of_sensors > AS5600_MUX_MAX_CHANNELS) return AS5600_MUX_ERROR;
 8001530:	b108      	cbz	r0, 8001536 <AS5600_MUX_Init+0x6>
 8001532:	2908      	cmp	r1, #8
 8001534:	d901      	bls.n	800153a <AS5600_MUX_Init+0xa>
 8001536:	2001      	movs	r0, #1
    handle->num_channels = num_of_sensors;
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));

    return AS5600_MUX_OK;
}
 8001538:	4770      	bx	lr
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));
 800153a:	2300      	movs	r3, #0
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
 800153c:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
    handle->is_initialized = AS5600_MUX_INITIALIZED;
 8001540:	f04f 0c01 	mov.w	ip, #1
 8001544:	f880 c000 	strb.w	ip, [r0]
    handle->num_channels = num_of_sensors;
 8001548:	7041      	strb	r1, [r0, #1]
    memset(handle->channel_states, AS5600_MUX_NONE, AS5600_MUX_MAX_CHANNELS * sizeof(AS5600_MUX_StatusTypeDef));
 800154a:	f8c0 2002 	str.w	r2, [r0, #2]
 800154e:	f8c0 2006 	str.w	r2, [r0, #6]
    memset(handle->channel_raw_values, AS5600_MUX_DEFAULT_HANDLE, AS5600_MUX_MAX_CHANNELS * sizeof(uint16_t));
 8001552:	f8c0 300a 	str.w	r3, [r0, #10]
 8001556:	f8c0 300e 	str.w	r3, [r0, #14]
 800155a:	f8c0 3012 	str.w	r3, [r0, #18]
 800155e:	f8c0 3016 	str.w	r3, [r0, #22]
    return AS5600_MUX_OK;
 8001562:	4618      	mov	r0, r3
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop

08001568 <AS5600_MUX_ReadAllPolling>:

AS5600_MUX_StatusTypeDef AS5600_MUX_ReadAllPolling(AS5600_MUX_HandleTypeDef *handle) {
 8001568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800156c:	b086      	sub	sp, #24
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 800156e:	2800      	cmp	r0, #0
 8001570:	d043      	beq.n	80015fa <AS5600_MUX_ReadAllPolling+0x92>
 8001572:	7803      	ldrb	r3, [r0, #0]
 8001574:	4605      	mov	r5, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d03f      	beq.n	80015fa <AS5600_MUX_ReadAllPolling+0x92>

	AS5600_MUX_StatusTypeDef status = AS5600_MUX_OK;
    uint8_t channel_select = 1;
    uint8_t buffer[2];

	for (int i=0; i<handle->num_channels; i++) {
 800157a:	f890 a001 	ldrb.w	sl, [r0, #1]
 800157e:	f1ba 0f00 	cmp.w	sl, #0
 8001582:	d03c      	beq.n	80015fe <AS5600_MUX_ReadAllPolling+0x96>
	AS5600_MUX_StatusTypeDef status = AS5600_MUX_OK;
 8001584:	f04f 0a00 	mov.w	sl, #0
		channel_select = (1 << i);

		// Switch channel
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK)
 8001588:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8001608 <AS5600_MUX_ReadAllPolling+0xa0>
 800158c:	f100 0608 	add.w	r6, r0, #8
	for (int i=0; i<handle->num_channels; i++) {
 8001590:	4604      	mov	r4, r0
 8001592:	4653      	mov	r3, sl
		channel_select = (1 << i);
 8001594:	2701      	movs	r7, #1
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK)
 8001596:	f04f 080a 	mov.w	r8, #10
 800159a:	e00b      	b.n	80015b4 <AS5600_MUX_ReadAllPolling+0x4c>
		{
			// Read angle
			if (HAL_I2C_Mem_Read(AS5600_MUX_I2C, AS5600_ADDR, ANGLE_MSB_REG, I2C_MEMADD_SIZE_8BIT, buffer, 2, AS5600_MUX_TIMEOUT) != HAL_OK)
			{
				status = AS5600_MUX_ERROR;
				handle->channel_states[i] = AS5600_MUX_ERROR;
 800159c:	70a7      	strb	r7, [r4, #2]
	AS5600_MUX_StatusTypeDef status = AS5600_MUX_OK;
 800159e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
			status = AS5600_MUX_ERROR;
 80015a2:	f04f 0a01 	mov.w	sl, #1
				handle->channel_raw_values[i] = AS5600_MUX_DEFAULT_HANDLE;
 80015a6:	f826 3f02 	strh.w	r3, [r6, #2]!
	for (int i=0; i<handle->num_channels; i++) {
 80015aa:	3401      	adds	r4, #1
 80015ac:	786a      	ldrb	r2, [r5, #1]
 80015ae:	1b63      	subs	r3, r4, r5
 80015b0:	429a      	cmp	r2, r3
 80015b2:	dd24      	ble.n	80015fe <AS5600_MUX_ReadAllPolling+0x96>
		channel_select = (1 << i);
 80015b4:	fa07 f003 	lsl.w	r0, r7, r3
 80015b8:	f88d 0013 	strb.w	r0, [sp, #19]
		if (HAL_I2C_Master_Transmit(AS5600_MUX_I2C, TCA9548A_ADDR, &channel_select, 1, AS5600_MUX_TIMEOUT) != HAL_OK)
 80015bc:	f8cd 8000 	str.w	r8, [sp]
 80015c0:	2301      	movs	r3, #1
 80015c2:	f10d 0213 	add.w	r2, sp, #19
 80015c6:	21e0      	movs	r1, #224	@ 0xe0
 80015c8:	4648      	mov	r0, r9
 80015ca:	f002 f87b 	bl	80036c4 <HAL_I2C_Master_Transmit>
 80015ce:	2800      	cmp	r0, #0
 80015d0:	d1e4      	bne.n	800159c <AS5600_MUX_ReadAllPolling+0x34>
			if (HAL_I2C_Mem_Read(AS5600_MUX_I2C, AS5600_ADDR, ANGLE_MSB_REG, I2C_MEMADD_SIZE_8BIT, buffer, 2, AS5600_MUX_TIMEOUT) != HAL_OK)
 80015d2:	2302      	movs	r3, #2
 80015d4:	e9cd 3801 	strd	r3, r8, [sp, #4]
 80015d8:	ab05      	add	r3, sp, #20
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	220e      	movs	r2, #14
 80015de:	2301      	movs	r3, #1
 80015e0:	216c      	movs	r1, #108	@ 0x6c
 80015e2:	4648      	mov	r0, r9
 80015e4:	f002 f9b8 	bl	8003958 <HAL_I2C_Mem_Read>
 80015e8:	2800      	cmp	r0, #0
 80015ea:	d1d7      	bne.n	800159c <AS5600_MUX_ReadAllPolling+0x34>
 80015ec:	f8bd 3014 	ldrh.w	r3, [sp, #20]
			}
			else
			{
				handle->channel_states[i] = AS5600_MUX_OK;
 80015f0:	70a0      	strb	r0, [r4, #2]
				handle->channel_raw_values[i] = ((buffer[0] << 8) | buffer[1]) & 0x0FFF;
 80015f2:	ba5b      	rev16	r3, r3
 80015f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015f8:	e7d5      	b.n	80015a6 <AS5600_MUX_ReadAllPolling+0x3e>
	if (!handle || !handle->is_initialized) return AS5600_MUX_ERROR;
 80015fa:	f04f 0a01 	mov.w	sl, #1
			}
		}
	}

	return status;
}
 80015fe:	4650      	mov	r0, sl
 8001600:	b006      	add	sp, #24
 8001602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001606:	bf00      	nop
 8001608:	200006f8 	.word	0x200006f8

0800160c <SerialComm_Init>:
void SerialComm_SetCommandCallback(SerialComm_CommandCallback cb) {
    CommandCallback = cb;
}

SerialComm_StatusTypeDef SerialComm_Init(SerialComm_HandleTypeDef* hserial, uint8_t* pRxBuffer, uint8_t* pTxBuffer) {
    if (hserial == NULL || pRxBuffer == NULL || pTxBuffer == NULL) {
 800160c:	b1a8      	cbz	r0, 800163a <SerialComm_Init+0x2e>
 800160e:	b1a1      	cbz	r1, 800163a <SerialComm_Init+0x2e>
SerialComm_StatusTypeDef SerialComm_Init(SerialComm_HandleTypeDef* hserial, uint8_t* pRxBuffer, uint8_t* pTxBuffer) {
 8001610:	b510      	push	{r4, lr}
 8001612:	4614      	mov	r4, r2
    if (hserial == NULL || pRxBuffer == NULL || pTxBuffer == NULL) {
 8001614:	b19a      	cbz	r2, 800163e <SerialComm_Init+0x32>
    hserial->pTxBuffer     = pTxBuffer;
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;

    hserial->rxIndex       = 0;
    hserial->isInitialized = true;
 8001616:	2201      	movs	r2, #1
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;
 8001618:	f04f 0c32 	mov.w	ip, #50	@ 0x32
    hserial->pTxBuffer     = pTxBuffer;
 800161c:	6004      	str	r4, [r0, #0]
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
 800161e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
    hserial->responseReadyFlag = 0;
 8001622:	2400      	movs	r4, #0
    hserial->txBufferSize  = SERIALCOMM_TX_BUFF_SIZE;
 8001624:	f8a0 c004 	strh.w	ip, [r0, #4]
    hserial->pRxBuffer     = pRxBuffer;
 8001628:	6081      	str	r1, [r0, #8]
    hserial->rxBufferSize  = SERIALCOMM_RX_BUFF_SIZE;
 800162a:	60c3      	str	r3, [r0, #12]
    hserial->isInitialized = true;
 800162c:	7502      	strb	r2, [r0, #20]
    hserial->responseReadyFlag = 0;
 800162e:	7544      	strb	r4, [r0, #21]

    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);
 8001630:	4804      	ldr	r0, [pc, #16]	@ (8001644 <SerialComm_Init+0x38>)
 8001632:	f004 fe2d 	bl	8006290 <HAL_UART_Receive_DMA>

    return SERIALCOMM_OK;
 8001636:	4620      	mov	r0, r4
}
 8001638:	bd10      	pop	{r4, pc}
        return SERIALCOMM_INVALID_PARAM;
 800163a:	2004      	movs	r0, #4
}
 800163c:	4770      	bx	lr
        return SERIALCOMM_INVALID_PARAM;
 800163e:	2004      	movs	r0, #4
}
 8001640:	bd10      	pop	{r4, pc}
 8001642:	bf00      	nop
 8001644:	20000978 	.word	0x20000978

08001648 <SerialComm_Transmit>:

    return SERIALCOMM_OK;
}

SerialComm_StatusTypeDef SerialComm_Transmit(SerialComm_HandleTypeDef* hserial) {
    if (hserial == NULL) {
 8001648:	b168      	cbz	r0, 8001666 <SerialComm_Transmit+0x1e>
SerialComm_StatusTypeDef SerialComm_Transmit(SerialComm_HandleTypeDef* hserial) {
 800164a:	b510      	push	{r4, lr}
        return SERIALCOMM_INVALID_PARAM;
    }

    uint16_t len = strlen((char*)hserial->pTxBuffer);
 800164c:	6804      	ldr	r4, [r0, #0]
 800164e:	4620      	mov	r0, r4
 8001650:	f7fe fe16 	bl	8000280 <strlen>
    if (HAL_UART_Transmit_DMA(SERIALCOMM_UART, hserial->pTxBuffer, len) != HAL_OK) {
 8001654:	4621      	mov	r1, r4
 8001656:	b282      	uxth	r2, r0
 8001658:	4804      	ldr	r0, [pc, #16]	@ (800166c <SerialComm_Transmit+0x24>)
 800165a:	f004 fa69 	bl	8005b30 <HAL_UART_Transmit_DMA>
 800165e:	3800      	subs	r0, #0
 8001660:	bf18      	it	ne
 8001662:	2001      	movne	r0, #1
        return SERIALCOMM_ERROR;
    }

    return SERIALCOMM_OK;
}
 8001664:	bd10      	pop	{r4, pc}
        return SERIALCOMM_INVALID_PARAM;
 8001666:	2004      	movs	r0, #4
}
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000978 	.word	0x20000978

08001670 <SerialComm_RxCpltCallback>:

void SerialComm_RxCpltCallback(SerialComm_HandleTypeDef* hserial) {
 8001670:	b410      	push	{r4}
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 8001672:	6882      	ldr	r2, [r0, #8]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 8001674:	89c3      	ldrh	r3, [r0, #14]
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 8001676:	7d04      	ldrb	r4, [r0, #20]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 8001678:	18d1      	adds	r1, r2, r3
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 800167a:	b15c      	cbz	r4, 8001694 <SerialComm_RxCpltCallback+0x24>
 800167c:	b152      	cbz	r2, 8001694 <SerialComm_RxCpltCallback+0x24>
    if (hserial->rxIndex < hserial->rxBufferSize - 1)
 800167e:	8981      	ldrh	r1, [r0, #12]
    uint8_t byte = hserial->pRxBuffer[hserial->rxIndex];
 8001680:	5cd4      	ldrb	r4, [r2, r3]
    if (hserial->rxIndex < hserial->rxBufferSize - 1)
 8001682:	3901      	subs	r1, #1
 8001684:	428b      	cmp	r3, r1
 8001686:	da0b      	bge.n	80016a0 <SerialComm_RxCpltCallback+0x30>
        if (byte == '\n')
 8001688:	2c0a      	cmp	r4, #10
 800168a:	d012      	beq.n	80016b2 <SerialComm_RxCpltCallback+0x42>
        	hserial->rxIndex++;
 800168c:	3301      	adds	r3, #1
 800168e:	b29b      	uxth	r3, r3
 8001690:	81c3      	strh	r3, [r0, #14]
    SerialComm_ProcessByte(hserial);                									// Process byte
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 8001692:	18d1      	adds	r1, r2, r3
 8001694:	480d      	ldr	r0, [pc, #52]	@ (80016cc <SerialComm_RxCpltCallback+0x5c>)
}
 8001696:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 800169a:	2201      	movs	r2, #1
 800169c:	f004 bdf8 	b.w	8006290 <HAL_UART_Receive_DMA>
        hserial->rxIndex = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	81c3      	strh	r3, [r0, #14]
    if (hserial == NULL || !hserial->isInitialized || hserial->pRxBuffer == NULL) {
 80016a4:	4611      	mov	r1, r2
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80016a6:	4809      	ldr	r0, [pc, #36]	@ (80016cc <SerialComm_RxCpltCallback+0x5c>)
}
 80016a8:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80016ac:	2201      	movs	r2, #1
 80016ae:	f004 bdef 	b.w	8006290 <HAL_UART_Receive_DMA>
            hserial->pRxBuffer[hserial->rxIndex] = '\0';	// Terminate command string
 80016b2:	2400      	movs	r4, #0
 80016b4:	54d4      	strb	r4, [r2, r3]
            hserial->responseReadyFlag = true;
 80016b6:	2301      	movs	r3, #1
 80016b8:	7543      	strb	r3, [r0, #21]
            hserial->rxIndex = 0;  							// Reset for next command
 80016ba:	81c4      	strh	r4, [r0, #14]
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80016bc:	6881      	ldr	r1, [r0, #8]
}
 80016be:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Receive_DMA(SERIALCOMM_UART, &(hserial->pRxBuffer[hserial->rxIndex]), 1);  // Restart reception
 80016c2:	4802      	ldr	r0, [pc, #8]	@ (80016cc <SerialComm_RxCpltCallback+0x5c>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	f004 bde3 	b.w	8006290 <HAL_UART_Receive_DMA>
 80016ca:	bf00      	nop
 80016cc:	20000978 	.word	0x20000978

080016d0 <STEPMOTOR_Init>:
static inline void STEPMOTOR_SetARR(TIM_HandleTypeDef* timer, uint16_t arr) {
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
}

STEPMOTOR_StatusTypeDef STEPMOTOR_Init(STEPMOTOR_HandleTypeDef* motor, uint8_t index) {
    if (!motor || index >= STEPMOTOR_MAX_CHANNELS) return STEPMOTOR_ERROR;
 80016d0:	b108      	cbz	r0, 80016d6 <STEPMOTOR_Init+0x6>
 80016d2:	2907      	cmp	r1, #7
 80016d4:	d901      	bls.n	80016da <STEPMOTOR_Init+0xa>
 80016d6:	2001      	movs	r0, #1

    STEPMOTOR_WritePin(motor->hw.dir_gpio_port, motor->hw.dir_gpio_pin, GPIO_PIN_RESET);
    STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_RESET);

    return (HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel) == HAL_OK) ? STEPMOTOR_OK : STEPMOTOR_ERROR;
}
 80016d8:	4770      	bx	lr
STEPMOTOR_StatusTypeDef STEPMOTOR_Init(STEPMOTOR_HandleTypeDef* motor, uint8_t index) {
 80016da:	b538      	push	{r3, r4, r5, lr}
    motor->hw = motor_hw_table[index];
 80016dc:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <STEPMOTOR_Init+0x54>)
 80016de:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80016e2:	eb03 0cc1 	add.w	ip, r3, r1, lsl #3
 80016e6:	4604      	mov	r4, r0
 80016e8:	4686      	mov	lr, r0
 80016ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80016ee:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80016f2:	e89c 0003 	ldmia.w	ip, {r0, r1}
    motor->last_speed = 0;
 80016f6:	2500      	movs	r5, #0
    motor->hw = motor_hw_table[index];
 80016f8:	e88e 0003 	stmia.w	lr, {r0, r1}
    HAL_GPIO_WritePin(port, pin, state);
 80016fc:	462a      	mov	r2, r5
 80016fe:	89a1      	ldrh	r1, [r4, #12]
 8001700:	68a0      	ldr	r0, [r4, #8]
    motor->last_speed = 0;
 8001702:	8325      	strh	r5, [r4, #24]
    HAL_GPIO_WritePin(port, pin, state);
 8001704:	f001 fd4e 	bl	80031a4 <HAL_GPIO_WritePin>
 8001708:	8aa1      	ldrh	r1, [r4, #20]
 800170a:	6920      	ldr	r0, [r4, #16]
 800170c:	462a      	mov	r2, r5
 800170e:	f001 fd49 	bl	80031a4 <HAL_GPIO_WritePin>
    return (HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel) == HAL_OK) ? STEPMOTOR_OK : STEPMOTOR_ERROR;
 8001712:	e9d4 0100 	ldrd	r0, r1, [r4]
 8001716:	f003 fe61 	bl	80053dc <HAL_TIM_OC_Start>
 800171a:	1b40      	subs	r0, r0, r5
 800171c:	bf18      	it	ne
 800171e:	2001      	movne	r0, #1
}
 8001720:	bd38      	pop	{r3, r4, r5, pc}
 8001722:	bf00      	nop
 8001724:	0800de0c 	.word	0x0800de0c

08001728 <STEPMOTOR_EnableControl>:
    }
    return;
}

void STEPMOTOR_EnableControl(STEPMOTOR_HandleTypeDef* motor, bool enable) {
    if (!motor) return;
 8001728:	b1c8      	cbz	r0, 800175e <STEPMOTOR_EnableControl+0x36>
void STEPMOTOR_EnableControl(STEPMOTOR_HandleTypeDef* motor, bool enable) {
 800172a:	b538      	push	{r3, r4, r5, lr}
 800172c:	4604      	mov	r4, r0
 800172e:	460d      	mov	r5, r1

    if (enable) {
        STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_RESET);
 8001730:	6900      	ldr	r0, [r0, #16]
 8001732:	8aa1      	ldrh	r1, [r4, #20]
    if (enable) {
 8001734:	b145      	cbz	r5, 8001748 <STEPMOTOR_EnableControl+0x20>
    HAL_GPIO_WritePin(port, pin, state);
 8001736:	2200      	movs	r2, #0
 8001738:	f001 fd34 	bl	80031a4 <HAL_GPIO_WritePin>
        HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel);
 800173c:	e9d4 0100 	ldrd	r0, r1, [r4]
    } else {
        STEPMOTOR_WritePin(motor->hw.en_gpio_port, motor->hw.en_gpio_pin, GPIO_PIN_SET);
        HAL_TIM_OC_Stop(motor->hw.timer, motor->hw.channel);
        motor->hw.timer->Instance->CNT = 0;
    }
}
 8001740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        HAL_TIM_OC_Start(motor->hw.timer, motor->hw.channel);
 8001744:	f003 be4a 	b.w	80053dc <HAL_TIM_OC_Start>
    HAL_GPIO_WritePin(port, pin, state);
 8001748:	2201      	movs	r2, #1
 800174a:	f001 fd2b 	bl	80031a4 <HAL_GPIO_WritePin>
        HAL_TIM_OC_Stop(motor->hw.timer, motor->hw.channel);
 800174e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8001752:	f003 fe9f 	bl	8005494 <HAL_TIM_OC_Stop>
        motor->hw.timer->Instance->CNT = 0;
 8001756:	6823      	ldr	r3, [r4, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	625d      	str	r5, [r3, #36]	@ 0x24
}
 800175c:	bd38      	pop	{r3, r4, r5, pc}
 800175e:	4770      	bx	lr

08001760 <STEPMOTOR_MultiSetSpeed>:

void STEPMOTOR_MultiSetSpeed(STEPMOTOR_HandleTypeDef* motorArray, float speedArray[], uint8_t motorCount) {
    for (int i = 0; i < motorCount; i++) {
 8001760:	2a00      	cmp	r2, #0
 8001762:	d05f      	beq.n	8001824 <STEPMOTOR_MultiSetSpeed+0xc4>
void STEPMOTOR_MultiSetSpeed(STEPMOTOR_HandleTypeDef* motorArray, float speedArray[], uint8_t motorCount) {
 8001764:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        STEPMOTOR_SetPSC(motor->hw.timer, LUT_PSC[speed - 1]);
 8001768:	f8df 90bc 	ldr.w	r9, [pc, #188]	@ 8001828 <STEPMOTOR_MultiSetSpeed+0xc8>
        STEPMOTOR_SetARR(motor->hw.timer, LUT_ARR[speed - 1]);
 800176c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800182c <STEPMOTOR_MultiSetSpeed+0xcc>
 8001770:	4693      	mov	fp, r2
 8001772:	460f      	mov	r7, r1
 8001774:	4605      	mov	r5, r0
    for (int i = 0; i < motorCount; i++) {
 8001776:	2600      	movs	r6, #0
        STEPMOTOR_SetPSC(motor->hw.timer, LUT_PSC[speed - 1]);
 8001778:	f241 3a88 	movw	sl, #5000	@ 0x1388
 800177c:	e021      	b.n	80017c2 <STEPMOTOR_MultiSetSpeed+0x62>
        STEPMOTOR_TogglePin(motor->hw.dir_gpio_port, motor->hw.dir_gpio_pin);
 800177e:	68a8      	ldr	r0, [r5, #8]
 8001780:	89a9      	ldrh	r1, [r5, #12]
        if (speed < 0)
 8001782:	db43      	blt.n	800180c <STEPMOTOR_MultiSetSpeed+0xac>
    HAL_GPIO_WritePin(port, pin, state);
 8001784:	2201      	movs	r2, #1
 8001786:	f001 fd0d 	bl	80031a4 <HAL_GPIO_WritePin>
 800178a:	4623      	mov	r3, r4
        STEPMOTOR_SetPSC(motor->hw.timer, LUT_PSC[speed - 1]);
 800178c:	2b01      	cmp	r3, #1
 800178e:	bfb8      	it	lt
 8001790:	2301      	movlt	r3, #1
 8001792:	4553      	cmp	r3, sl
 8001794:	bfa8      	it	ge
 8001796:	4653      	movge	r3, sl
 8001798:	6829      	ldr	r1, [r5, #0]
            motor->last_speed = speed;
 800179a:	832c      	strh	r4, [r5, #24]
        STEPMOTOR_SetPSC(motor->hw.timer, LUT_PSC[speed - 1]);
 800179c:	3b01      	subs	r3, #1
 800179e:	b21b      	sxth	r3, r3
    __HAL_TIM_SET_PRESCALER(timer, psc);
 80017a0:	680a      	ldr	r2, [r1, #0]
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
 80017a2:	f838 0013 	ldrh.w	r0, [r8, r3, lsl #1]
    __HAL_TIM_SET_PRESCALER(timer, psc);
 80017a6:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 80017aa:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
 80017ac:	62d0      	str	r0, [r2, #44]	@ 0x2c
        motor->hw.timer->Instance->EGR |= TIM_EGR_UG;
 80017ae:	6953      	ldr	r3, [r2, #20]
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
 80017b0:	60c8      	str	r0, [r1, #12]
        motor->hw.timer->Instance->EGR |= TIM_EGR_UG;
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6153      	str	r3, [r2, #20]
    for (int i = 0; i < motorCount; i++) {
 80017b8:	3601      	adds	r6, #1
 80017ba:	455e      	cmp	r6, fp
 80017bc:	f105 051c 	add.w	r5, r5, #28
 80017c0:	d022      	beq.n	8001808 <STEPMOTOR_MultiSetSpeed+0xa8>
        STEPMOTOR_SetSpeedLUT(&motorArray[i], speedArray[i]);
 80017c2:	ecf7 7a01 	vldmia	r7!, {s15}
 80017c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ca:	ee17 3a90 	vmov	r3, s15
 80017ce:	b21c      	sxth	r4, r3
    if (!motor) return;
 80017d0:	2d00      	cmp	r5, #0
 80017d2:	d0f1      	beq.n	80017b8 <STEPMOTOR_MultiSetSpeed+0x58>
    if (speed == motor->last_speed)
 80017d4:	f9b5 3018 	ldrsh.w	r3, [r5, #24]
 80017d8:	429c      	cmp	r4, r3
 80017da:	d0ed      	beq.n	80017b8 <STEPMOTOR_MultiSetSpeed+0x58>
    else if (speed == -motor->last_speed)
 80017dc:	42dc      	cmn	r4, r3
 80017de:	d01b      	beq.n	8001818 <STEPMOTOR_MultiSetSpeed+0xb8>
    else if (speed == 0)
 80017e0:	2c00      	cmp	r4, #0
 80017e2:	d1cc      	bne.n	800177e <STEPMOTOR_MultiSetSpeed+0x1e>
        STEPMOTOR_SetPSC(motor->hw.timer, 0xFFFF);
 80017e4:	6829      	ldr	r1, [r5, #0]
    __HAL_TIM_SET_PRESCALER(timer, psc);
 80017e6:	680b      	ldr	r3, [r1, #0]
 80017e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017ec:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(timer, arr);
 80017ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017f0:	60ca      	str	r2, [r1, #12]
        motor->hw.timer->Instance->EGR |= TIM_EGR_UG;
 80017f2:	695a      	ldr	r2, [r3, #20]
    for (int i = 0; i < motorCount; i++) {
 80017f4:	3601      	adds	r6, #1
        motor->hw.timer->Instance->EGR |= TIM_EGR_UG;
 80017f6:	f042 0201 	orr.w	r2, r2, #1
    for (int i = 0; i < motorCount; i++) {
 80017fa:	455e      	cmp	r6, fp
        motor->hw.timer->Instance->EGR |= TIM_EGR_UG;
 80017fc:	615a      	str	r2, [r3, #20]
    for (int i = 0; i < motorCount; i++) {
 80017fe:	f105 051c 	add.w	r5, r5, #28
        motor->last_speed = 0;
 8001802:	f825 4c04 	strh.w	r4, [r5, #-4]
    for (int i = 0; i < motorCount; i++) {
 8001806:	d1dc      	bne.n	80017c2 <STEPMOTOR_MultiSetSpeed+0x62>
    }
}
 8001808:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    HAL_GPIO_WritePin(port, pin, state);
 800180c:	2200      	movs	r2, #0
 800180e:	f001 fcc9 	bl	80031a4 <HAL_GPIO_WritePin>
            speed = -speed;
 8001812:	4263      	negs	r3, r4
 8001814:	b21b      	sxth	r3, r3
 8001816:	e7b9      	b.n	800178c <STEPMOTOR_MultiSetSpeed+0x2c>
    HAL_GPIO_TogglePin(port, pin);
 8001818:	89a9      	ldrh	r1, [r5, #12]
 800181a:	68a8      	ldr	r0, [r5, #8]
        motor->last_speed = speed;
 800181c:	832c      	strh	r4, [r5, #24]
    HAL_GPIO_TogglePin(port, pin);
 800181e:	f001 fcc5 	bl	80031ac <HAL_GPIO_TogglePin>
        return;
 8001822:	e7c9      	b.n	80017b8 <STEPMOTOR_MultiSetSpeed+0x58>
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	080105dc 	.word	0x080105dc
 800182c:	0800decc 	.word	0x0800decc

08001830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001830:	b510      	push	{r4, lr}
 8001832:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001834:	2400      	movs	r4, #0
 8001836:	4b1c      	ldr	r3, [pc, #112]	@ (80018a8 <MX_DMA_Init+0x78>)
 8001838:	9400      	str	r4, [sp, #0]
 800183a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800183c:	f441 1100 	orr.w	r1, r1, #2097152	@ 0x200000
 8001840:	6319      	str	r1, [r3, #48]	@ 0x30
 8001842:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001844:	f400 1000 	and.w	r0, r0, #2097152	@ 0x200000
 8001848:	9000      	str	r0, [sp, #0]
 800184a:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800184c:	9401      	str	r4, [sp, #4]
 800184e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001850:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 8001854:	6318      	str	r0, [r3, #48]	@ 0x30
 8001856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001858:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800185c:	4622      	mov	r2, r4
 800185e:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001860:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001862:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001864:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001866:	f001 f895 	bl	8002994 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800186a:	200b      	movs	r0, #11
 800186c:	f001 f8ce 	bl	8002a0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001870:	4622      	mov	r2, r4
 8001872:	2105      	movs	r1, #5
 8001874:	200c      	movs	r0, #12
 8001876:	f001 f88d 	bl	8002994 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800187a:	200c      	movs	r0, #12
 800187c:	f001 f8c6 	bl	8002a0c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001880:	4622      	mov	r2, r4
 8001882:	2105      	movs	r1, #5
 8001884:	203a      	movs	r0, #58	@ 0x3a
 8001886:	f001 f885 	bl	8002994 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800188a:	203a      	movs	r0, #58	@ 0x3a
 800188c:	f001 f8be 	bl	8002a0c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001890:	4622      	mov	r2, r4
 8001892:	2105      	movs	r1, #5
 8001894:	2046      	movs	r0, #70	@ 0x46
 8001896:	f001 f87d 	bl	8002994 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800189a:	2046      	movs	r0, #70	@ 0x46

}
 800189c:	b002      	add	sp, #8
 800189e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80018a2:	f001 b8b3 	b.w	8002a0c <HAL_NVIC_EnableIRQ>
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800

080018ac <DataTxFcn>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DataTxFcn */
void DataTxFcn(void *argument)
{
 80018ac:	b508      	push	{r3, lr}
//	if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK) {
//	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buf, len);
//	  osSemaphoreAcquire(uartSemHandle, osWaitForever);
//	  osMutexRelease(uartMutexHandle);
//	}
    osDelay(1);
 80018ae:	2001      	movs	r0, #1
 80018b0:	f004 fd80 	bl	80063b4 <osDelay>
  for(;;)
 80018b4:	e7fb      	b.n	80018ae <DataTxFcn+0x2>
 80018b6:	bf00      	nop

080018b8 <ReadAs5600Task>:
{
 80018b8:	b570      	push	{r4, r5, r6, lr}
 80018ba:	b082      	sub	sp, #8
	xLastWakeTime = xTaskGetTickCount();
 80018bc:	f006 fc20 	bl	8008100 <xTaskGetTickCount>
 80018c0:	4c0b      	ldr	r4, [pc, #44]	@ (80018f0 <ReadAs5600Task+0x38>)
 80018c2:	4e0c      	ldr	r6, [pc, #48]	@ (80018f4 <ReadAs5600Task+0x3c>)
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 80018c4:	4d0c      	ldr	r5, [pc, #48]	@ (80018f8 <ReadAs5600Task+0x40>)
	xLastWakeTime = xTaskGetTickCount();
 80018c6:	9001      	str	r0, [sp, #4]
	  if (osMutexAcquire(as5600Handle, osWaitForever) == osOK) {
 80018c8:	6820      	ldr	r0, [r4, #0]
 80018ca:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018ce:	f004 fdcf 	bl	8006470 <osMutexAcquire>
 80018d2:	b938      	cbnz	r0, 80018e4 <ReadAs5600Task+0x2c>
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 80018d4:	4628      	mov	r0, r5
 80018d6:	f7ff fe47 	bl	8001568 <AS5600_MUX_ReadAllPolling>
 80018da:	4603      	mov	r3, r0
		  osMutexRelease(as5600Handle);
 80018dc:	6820      	ldr	r0, [r4, #0]
		  appMuxStatus = AS5600_MUX_ReadAllPolling(&appMuxHandle);
 80018de:	7033      	strb	r3, [r6, #0]
		  osMutexRelease(as5600Handle);
 80018e0:	f004 fdea 	bl	80064b8 <osMutexRelease>
	  vTaskDelayUntil(&xLastWakeTime, xPeriodTicks);
 80018e4:	2104      	movs	r1, #4
 80018e6:	eb0d 0001 	add.w	r0, sp, r1
 80018ea:	f006 faa3 	bl	8007e34 <vTaskDelayUntil>
	  if (osMutexAcquire(as5600Handle, osWaitForever) == osOK) {
 80018ee:	e7eb      	b.n	80018c8 <ReadAs5600Task+0x10>
 80018f0:	2000061c 	.word	0x2000061c
 80018f4:	200003ac 	.word	0x200003ac
 80018f8:	200003b0 	.word	0x200003b0

080018fc <TrajFcn>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TrajFcn */
void TrajFcn(void *argument)
{
 80018fc:	b500      	push	{lr}
 80018fe:	b083      	sub	sp, #12
//		  osSemaphoreAcquire(uartSemHandle, osWaitForever);
//
//		  osMutexRelease(uartMutexHandle);
//	  }

	vTaskDelayUntil(&xLastWakeTime, xPeriodTicks);
 8001900:	210a      	movs	r1, #10
 8001902:	a801      	add	r0, sp, #4
 8001904:	f006 fa96 	bl	8007e34 <vTaskDelayUntil>
  for(;;)
 8001908:	e7fa      	b.n	8001900 <TrajFcn+0x4>
 800190a:	bf00      	nop

0800190c <RunControllerTask>:
{
 800190c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001910:	b083      	sub	sp, #12
	xLastWakeTime = xTaskGetTickCount();
 8001912:	f006 fbf5 	bl	8008100 <xTaskGetTickCount>
 8001916:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 80019c0 <RunControllerTask+0xb4>
 800191a:	4e24      	ldr	r6, [pc, #144]	@ (80019ac <RunControllerTask+0xa0>)
 800191c:	4d24      	ldr	r5, [pc, #144]	@ (80019b0 <RunControllerTask+0xa4>)
 800191e:	4c25      	ldr	r4, [pc, #148]	@ (80019b4 <RunControllerTask+0xa8>)
 8001920:	4f25      	ldr	r7, [pc, #148]	@ (80019b8 <RunControllerTask+0xac>)
	  MultivariablePID_SetSetpoint(&appPidObj, q_set);
 8001922:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 80019c4 <RunControllerTask+0xb8>
	xLastWakeTime = xTaskGetTickCount();
 8001926:	9001      	str	r0, [sp, #4]
	  MultivariablePID_SetSetpoint(&appPidObj, q_set);
 8001928:	4649      	mov	r1, r9
 800192a:	4620      	mov	r0, r4
 800192c:	f7ff fd38 	bl	80013a0 <MultivariablePID_SetSetpoint>
      osMutexAcquire(as5600Handle, osWaitForever);
 8001930:	f8d8 0000 	ldr.w	r0, [r8]
 8001934:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001938:	f004 fd9a 	bl	8006470 <osMutexAcquire>
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 800193c:	7873      	ldrb	r3, [r6, #1]
      osMutexRelease(as5600Handle);
 800193e:	f8d8 0000 	ldr.w	r0, [r8]
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 8001942:	b1c3      	cbz	r3, 8001976 <RunControllerTask+0x6a>
          q_meas[i] = appMuxHandle.channel_raw_values[i];
 8001944:	8972      	ldrh	r2, [r6, #10]
 8001946:	ee07 2a90 	vmov	s15, r2
 800194a:	eef8 7a67 	vcvt.f32.u32	s15, s15
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 800194e:	2b01      	cmp	r3, #1
          q_meas[i] = appMuxHandle.channel_raw_values[i];
 8001950:	edc5 7a00 	vstr	s15, [r5]
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 8001954:	d00f      	beq.n	8001976 <RunControllerTask+0x6a>
          q_meas[i] = appMuxHandle.channel_raw_values[i];
 8001956:	89b2      	ldrh	r2, [r6, #12]
 8001958:	ee07 2a90 	vmov	s15, r2
 800195c:	eef8 7a67 	vcvt.f32.u32	s15, s15
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 8001960:	2b02      	cmp	r3, #2
          q_meas[i] = appMuxHandle.channel_raw_values[i];
 8001962:	edc5 7a01 	vstr	s15, [r5, #4]
      for (uint8_t i = 0; i < appMuxHandle.num_channels; i++) {
 8001966:	d006      	beq.n	8001976 <RunControllerTask+0x6a>
          q_meas[i] = appMuxHandle.channel_raw_values[i];
 8001968:	89f3      	ldrh	r3, [r6, #14]
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001972:	edc5 7a02 	vstr	s15, [r5, #8]
      osMutexRelease(as5600Handle);
 8001976:	f004 fd9f 	bl	80064b8 <osMutexRelease>
      MultivariablePID_Compute(&appPidObj, q_meas);
 800197a:	4629      	mov	r1, r5
 800197c:	4620      	mov	r0, r4
 800197e:	f7ff fd51 	bl	8001424 <MultivariablePID_Compute>
		  q_out[i] = appPidObj.output_data[i];
 8001982:	f8d4 e09c 	ldr.w	lr, [r4, #156]	@ 0x9c
 8001986:	f8d4 c0a0 	ldr.w	ip, [r4, #160]	@ 0xa0
 800198a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
	  STEPMOTOR_MultiSetSpeed(appStepMotors, q_out, NUM_JOINTS);
 800198e:	490a      	ldr	r1, [pc, #40]	@ (80019b8 <RunControllerTask+0xac>)
 8001990:	480a      	ldr	r0, [pc, #40]	@ (80019bc <RunControllerTask+0xb0>)
		  q_out[i] = appPidObj.output_data[i];
 8001992:	f8c7 e000 	str.w	lr, [r7]
	  STEPMOTOR_MultiSetSpeed(appStepMotors, q_out, NUM_JOINTS);
 8001996:	2203      	movs	r2, #3
		  q_out[i] = appPidObj.output_data[i];
 8001998:	f8c7 c004 	str.w	ip, [r7, #4]
 800199c:	60bb      	str	r3, [r7, #8]
	  STEPMOTOR_MultiSetSpeed(appStepMotors, q_out, NUM_JOINTS);
 800199e:	f7ff fedf 	bl	8001760 <STEPMOTOR_MultiSetSpeed>
	  vTaskDelayUntil(&xLastWakeTime, xPeriodTicks);
 80019a2:	210a      	movs	r1, #10
 80019a4:	a801      	add	r0, sp, #4
 80019a6:	f006 fa45 	bl	8007e34 <vTaskDelayUntil>
	  MultivariablePID_SetSetpoint(&appPidObj, q_set);
 80019aa:	e7bd      	b.n	8001928 <RunControllerTask+0x1c>
 80019ac:	200003b0 	.word	0x200003b0
 80019b0:	2000033c 	.word	0x2000033c
 80019b4:	200001f4 	.word	0x200001f4
 80019b8:	20000330 	.word	0x20000330
 80019bc:	20000358 	.word	0x20000358
 80019c0:	2000061c 	.word	0x2000061c
 80019c4:	20000348 	.word	0x20000348

080019c8 <StartDefaultTask>:
{
 80019c8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80019cc:	4c36      	ldr	r4, [pc, #216]	@ (8001aa8 <StartDefaultTask+0xe0>)
 80019ce:	4e37      	ldr	r6, [pc, #220]	@ (8001aac <StartDefaultTask+0xe4>)
 80019d0:	f8df 80e0 	ldr.w	r8, [pc, #224]	@ 8001ab4 <StartDefaultTask+0xec>
		case CMD_SET_PID:
            Parse_CMD_SET_PID(hserial, data, &appPidObj);
            break;

        default:
            sprintf((char *)hserial->pTxBuffer, "<d>Unknown command: 0x%04X ('%c%c')\n", encodedCommand, data[0], data[1]);
 80019d4:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 8001ab8 <StartDefaultTask+0xf0>
            Parse_CMD_SET_PID(hserial, data, &appPidObj);
 80019d8:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 8001abc <StartDefaultTask+0xf4>
{
 80019dc:	b083      	sub	sp, #12
 80019de:	e028      	b.n	8001a32 <StartDefaultTask+0x6a>
    switch (encodedCommand) {
 80019e0:	f244 3350 	movw	r3, #17232	@ 0x4350
 80019e4:	429d      	cmp	r5, r3
 80019e6:	d04f      	beq.n	8001a88 <StartDefaultTask+0xc0>
 80019e8:	f644 5352 	movw	r3, #19794	@ 0x4d52
 80019ec:	429d      	cmp	r5, r3
 80019ee:	d140      	bne.n	8001a72 <StartDefaultTask+0xaa>
            Parse_CMD_MOTOR_REF(hserial);
 80019f0:	4620      	mov	r0, r4
 80019f2:	f7ff fba3 	bl	800113c <Parse_CMD_MOTOR_REF>
            break;
    }

    memset(hserial->pRxBuffer, 0, hserial->rxBufferSize);
 80019f6:	2100      	movs	r1, #0
 80019f8:	89a2      	ldrh	r2, [r4, #12]
 80019fa:	68a0      	ldr	r0, [r4, #8]
 80019fc:	f009 fb1e 	bl	800b03c <memset>
		  if (osMutexAcquire(uartMutexHandle, osWaitForever) == osOK) {
 8001a00:	6830      	ldr	r0, [r6, #0]
 8001a02:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a06:	f004 fd33 	bl	8006470 <osMutexAcquire>
 8001a0a:	b978      	cbnz	r0, 8001a2c <StartDefaultTask+0x64>
			  SerialComm_Transmit(&appSerialHandle);
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	f7ff fe1b 	bl	8001648 <SerialComm_Transmit>
			  if (osSemaphoreAcquire(uartSemHandle, pdMS_TO_TICKS(500)) != osOK) {
 8001a12:	f8d8 0000 	ldr.w	r0, [r8]
 8001a16:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001a1a:	f004 fdcf 	bl	80065bc <osSemaphoreAcquire>
 8001a1e:	2800      	cmp	r0, #0
 8001a20:	d138      	bne.n	8001a94 <StartDefaultTask+0xcc>
			  appSerialHandle.responseReadyFlag = 0;
 8001a22:	2300      	movs	r3, #0
			  osMutexRelease(uartMutexHandle);
 8001a24:	6830      	ldr	r0, [r6, #0]
			  appSerialHandle.responseReadyFlag = 0;
 8001a26:	7563      	strb	r3, [r4, #21]
			  osMutexRelease(uartMutexHandle);
 8001a28:	f004 fd46 	bl	80064b8 <osMutexRelease>
	  osDelay(1);
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f004 fcc1 	bl	80063b4 <osDelay>
	  if (appSerialHandle.responseReadyFlag == 1) {
 8001a32:	7d63      	ldrb	r3, [r4, #21]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d1f9      	bne.n	8001a2c <StartDefaultTask+0x64>
    uint8_t* data = hserial->pRxBuffer;
 8001a38:	f8d4 b008 	ldr.w	fp, [r4, #8]
    memset(hserial->pTxBuffer, 0, hserial->txBufferSize);
 8001a3c:	88a2      	ldrh	r2, [r4, #4]
 8001a3e:	f8bb 5000 	ldrh.w	r5, [fp]
 8001a42:	6820      	ldr	r0, [r4, #0]
 8001a44:	ba6d      	rev16	r5, r5
 8001a46:	2100      	movs	r1, #0
 8001a48:	f009 faf8 	bl	800b03c <memset>
 8001a4c:	b2af      	uxth	r7, r5
    switch (encodedCommand) {
 8001a4e:	f644 5353 	movw	r3, #19795	@ 0x4d53
 8001a52:	b22d      	sxth	r5, r5
 8001a54:	429d      	cmp	r5, r3
 8001a56:	d008      	beq.n	8001a6a <StartDefaultTask+0xa2>
 8001a58:	ddc2      	ble.n	80019e0 <StartDefaultTask+0x18>
 8001a5a:	f245 434c 	movw	r3, #21580	@ 0x544c
 8001a5e:	429d      	cmp	r5, r3
 8001a60:	d107      	bne.n	8001a72 <StartDefaultTask+0xaa>
            Parse_CMD_TEST_LED(hserial);
 8001a62:	4620      	mov	r0, r4
 8001a64:	f7ff fb36 	bl	80010d4 <Parse_CMD_TEST_LED>
            break;
 8001a68:	e7c5      	b.n	80019f6 <StartDefaultTask+0x2e>
            Parse_CMD_MOTOR_STATE(hserial);
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	f7ff fb48 	bl	8001100 <Parse_CMD_MOTOR_STATE>
            break;
 8001a70:	e7c1      	b.n	80019f6 <StartDefaultTask+0x2e>
            sprintf((char *)hserial->pTxBuffer, "<d>Unknown command: 0x%04X ('%c%c')\n", encodedCommand, data[0], data[1]);
 8001a72:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8001a76:	f89b 3000 	ldrb.w	r3, [fp]
 8001a7a:	6820      	ldr	r0, [r4, #0]
 8001a7c:	9200      	str	r2, [sp, #0]
 8001a7e:	4651      	mov	r1, sl
 8001a80:	463a      	mov	r2, r7
 8001a82:	f008 fb5d 	bl	800a140 <siprintf>
            break;
 8001a86:	e7b6      	b.n	80019f6 <StartDefaultTask+0x2e>
            Parse_CMD_SET_PID(hserial, data, &appPidObj);
 8001a88:	464a      	mov	r2, r9
 8001a8a:	4659      	mov	r1, fp
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	f7ff fb89 	bl	80011a4 <Parse_CMD_SET_PID>
            break;
 8001a92:	e7b0      	b.n	80019f6 <StartDefaultTask+0x2e>
			      sprintf((char*)appSerialHandle.pTxBuffer, "TX timeout.\n");
 8001a94:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <StartDefaultTask+0xe8>)
 8001a96:	6825      	ldr	r5, [r4, #0]
 8001a98:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	6028      	str	r0, [r5, #0]
 8001a9e:	6069      	str	r1, [r5, #4]
 8001aa0:	60aa      	str	r2, [r5, #8]
 8001aa2:	732b      	strb	r3, [r5, #12]
 8001aa4:	e7bd      	b.n	8001a22 <StartDefaultTask+0x5a>
 8001aa6:	bf00      	nop
 8001aa8:	200005f8 	.word	0x200005f8
 8001aac:	20000618 	.word	0x20000618
 8001ab0:	0800dd78 	.word	0x0800dd78
 8001ab4:	20000610 	.word	0x20000610
 8001ab8:	0800dd50 	.word	0x0800dd50
 8001abc:	200001f4 	.word	0x200001f4

08001ac0 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8001ac0:	b510      	push	{r4, lr}
  as5600Handle = osMutexNew(&as5600_attributes);
 8001ac2:	4821      	ldr	r0, [pc, #132]	@ (8001b48 <MX_FREERTOS_Init+0x88>)
 8001ac4:	f004 fc84 	bl	80063d0 <osMutexNew>
 8001ac8:	4b20      	ldr	r3, [pc, #128]	@ (8001b4c <MX_FREERTOS_Init+0x8c>)
 8001aca:	4602      	mov	r2, r0
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8001acc:	4820      	ldr	r0, [pc, #128]	@ (8001b50 <MX_FREERTOS_Init+0x90>)
  as5600Handle = osMutexNew(&as5600_attributes);
 8001ace:	601a      	str	r2, [r3, #0]
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8001ad0:	f004 fc7e 	bl	80063d0 <osMutexNew>
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b54 <MX_FREERTOS_Init+0x94>)
 8001ad6:	4602      	mov	r2, r0
  qArraysMutexHandle = osMutexNew(&qArraysMutex_attributes);
 8001ad8:	481f      	ldr	r0, [pc, #124]	@ (8001b58 <MX_FREERTOS_Init+0x98>)
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8001ada:	601a      	str	r2, [r3, #0]
  qArraysMutexHandle = osMutexNew(&qArraysMutex_attributes);
 8001adc:	f004 fc78 	bl	80063d0 <osMutexNew>
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8001b5c <MX_FREERTOS_Init+0x9c>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001ae2:	4a1f      	ldr	r2, [pc, #124]	@ (8001b60 <MX_FREERTOS_Init+0xa0>)
 8001ae4:	2101      	movs	r1, #1
  qArraysMutexHandle = osMutexNew(&qArraysMutex_attributes);
 8001ae6:	4604      	mov	r4, r0
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001ae8:	4608      	mov	r0, r1
  qArraysMutexHandle = osMutexNew(&qArraysMutex_attributes);
 8001aea:	601c      	str	r4, [r3, #0]
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001aec:	f004 fd06 	bl	80064fc <osSemaphoreNew>
 8001af0:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <MX_FREERTOS_Init+0xa4>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001af2:	4a1d      	ldr	r2, [pc, #116]	@ (8001b68 <MX_FREERTOS_Init+0xa8>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001af4:	4604      	mov	r4, r0
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001af6:	2100      	movs	r1, #0
 8001af8:	481c      	ldr	r0, [pc, #112]	@ (8001b6c <MX_FREERTOS_Init+0xac>)
  uartSemHandle = osSemaphoreNew(1, 1, &uartSem_attributes);
 8001afa:	601c      	str	r4, [r3, #0]
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001afc:	f004 fc14 	bl	8006328 <osThreadNew>
 8001b00:	4b1b      	ldr	r3, [pc, #108]	@ (8001b70 <MX_FREERTOS_Init+0xb0>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001b02:	4a1c      	ldr	r2, [pc, #112]	@ (8001b74 <MX_FREERTOS_Init+0xb4>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001b04:	4604      	mov	r4, r0
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001b06:	2100      	movs	r1, #0
 8001b08:	481b      	ldr	r0, [pc, #108]	@ (8001b78 <MX_FREERTOS_Init+0xb8>)
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001b0a:	601c      	str	r4, [r3, #0]
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001b0c:	f004 fc0c 	bl	8006328 <osThreadNew>
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_FREERTOS_Init+0xbc>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001b12:	4a1b      	ldr	r2, [pc, #108]	@ (8001b80 <MX_FREERTOS_Init+0xc0>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001b14:	4604      	mov	r4, r0
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001b16:	2100      	movs	r1, #0
 8001b18:	481a      	ldr	r0, [pc, #104]	@ (8001b84 <MX_FREERTOS_Init+0xc4>)
  as5600TaskHandle = osThreadNew(ReadAs5600Task, NULL, &as5600Task_attributes);
 8001b1a:	601c      	str	r4, [r3, #0]
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001b1c:	f004 fc04 	bl	8006328 <osThreadNew>
 8001b20:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <MX_FREERTOS_Init+0xc8>)
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 8001b22:	4a1a      	ldr	r2, [pc, #104]	@ (8001b8c <MX_FREERTOS_Init+0xcc>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001b24:	4604      	mov	r4, r0
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 8001b26:	2100      	movs	r1, #0
 8001b28:	4819      	ldr	r0, [pc, #100]	@ (8001b90 <MX_FREERTOS_Init+0xd0>)
  controllerTaskHandle = osThreadNew(RunControllerTask, NULL, &controllerTask_attributes);
 8001b2a:	601c      	str	r4, [r3, #0]
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 8001b2c:	f004 fbfc 	bl	8006328 <osThreadNew>
 8001b30:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <MX_FREERTOS_Init+0xd4>)
  TrajTaskHandle = osThreadNew(TrajFcn, NULL, &TrajTask_attributes);
 8001b32:	4a19      	ldr	r2, [pc, #100]	@ (8001b98 <MX_FREERTOS_Init+0xd8>)
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 8001b34:	4604      	mov	r4, r0
  TrajTaskHandle = osThreadNew(TrajFcn, NULL, &TrajTask_attributes);
 8001b36:	2100      	movs	r1, #0
 8001b38:	4818      	ldr	r0, [pc, #96]	@ (8001b9c <MX_FREERTOS_Init+0xdc>)
  DataTxTaskHandle = osThreadNew(DataTxFcn, NULL, &DataTxTask_attributes);
 8001b3a:	601c      	str	r4, [r3, #0]
  TrajTaskHandle = osThreadNew(TrajFcn, NULL, &TrajTask_attributes);
 8001b3c:	f004 fbf4 	bl	8006328 <osThreadNew>
 8001b40:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <MX_FREERTOS_Init+0xe0>)
 8001b42:	6018      	str	r0, [r3, #0]
}
 8001b44:	bd10      	pop	{r4, pc}
 8001b46:	bf00      	nop
 8001b48:	08012d1c 	.word	0x08012d1c
 8001b4c:	2000061c 	.word	0x2000061c
 8001b50:	08012d0c 	.word	0x08012d0c
 8001b54:	20000618 	.word	0x20000618
 8001b58:	08012cfc 	.word	0x08012cfc
 8001b5c:	20000614 	.word	0x20000614
 8001b60:	08012cec 	.word	0x08012cec
 8001b64:	20000610 	.word	0x20000610
 8001b68:	08012dbc 	.word	0x08012dbc
 8001b6c:	080019c9 	.word	0x080019c9
 8001b70:	20000630 	.word	0x20000630
 8001b74:	08012d98 	.word	0x08012d98
 8001b78:	080018b9 	.word	0x080018b9
 8001b7c:	2000062c 	.word	0x2000062c
 8001b80:	08012d74 	.word	0x08012d74
 8001b84:	0800190d 	.word	0x0800190d
 8001b88:	20000628 	.word	0x20000628
 8001b8c:	08012d50 	.word	0x08012d50
 8001b90:	080018ad 	.word	0x080018ad
 8001b94:	20000624 	.word	0x20000624
 8001b98:	08012d2c 	.word	0x08012d2c
 8001b9c:	080018fd 	.word	0x080018fd
 8001ba0:	20000620 	.word	0x20000620

08001ba4 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart == &huart1) {
 8001ba4:	4b03      	ldr	r3, [pc, #12]	@ (8001bb4 <HAL_UART_TxCpltCallback+0x10>)
 8001ba6:	4283      	cmp	r3, r0
 8001ba8:	d000      	beq.n	8001bac <HAL_UART_TxCpltCallback+0x8>
        osSemaphoreRelease(uartSemHandle);
    }
}
 8001baa:	4770      	bx	lr
        osSemaphoreRelease(uartSemHandle);
 8001bac:	4b02      	ldr	r3, [pc, #8]	@ (8001bb8 <HAL_UART_TxCpltCallback+0x14>)
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	f004 bd36 	b.w	8006620 <osSemaphoreRelease>
 8001bb4:	20000978 	.word	0x20000978
 8001bb8:	20000610 	.word	0x20000610

08001bbc <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
    if (huart == SERIALCOMM_UART) {
 8001bbc:	4b03      	ldr	r3, [pc, #12]	@ (8001bcc <HAL_UART_RxCpltCallback+0x10>)
 8001bbe:	4283      	cmp	r3, r0
 8001bc0:	d000      	beq.n	8001bc4 <HAL_UART_RxCpltCallback+0x8>
    	SerialComm_RxCpltCallback(&appSerialHandle);
    }
}
 8001bc2:	4770      	bx	lr
    	SerialComm_RxCpltCallback(&appSerialHandle);
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <HAL_UART_RxCpltCallback+0x14>)
 8001bc6:	f7ff bd53 	b.w	8001670 <SerialComm_RxCpltCallback>
 8001bca:	bf00      	nop
 8001bcc:	20000978 	.word	0x20000978
 8001bd0:	200005f8 	.word	0x200005f8

08001bd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bd4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	2400      	movs	r4, #0
{
 8001bda:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001be0:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	4b30      	ldr	r3, [pc, #192]	@ (8001ca8 <MX_GPIO_Init+0xd4>)
 8001be6:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001bec:	4d2f      	ldr	r5, [pc, #188]	@ (8001cac <MX_GPIO_Init+0xd8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M2_DIR_Pin|M2_EN_Pin|M3_EN_Pin|M3_DIR_Pin
 8001bee:	4e30      	ldr	r6, [pc, #192]	@ (8001cb0 <MX_GPIO_Init+0xdc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf0:	f042 0204 	orr.w	r2, r2, #4
 8001bf4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001bf8:	f002 0204 	and.w	r2, r2, #4
 8001bfc:	9200      	str	r2, [sp, #0]
 8001bfe:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c00:	9401      	str	r4, [sp, #4]
 8001c02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c0c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001c10:	9201      	str	r2, [sp, #4]
 8001c12:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c14:	9402      	str	r4, [sp, #8]
 8001c16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c18:	f042 0201 	orr.w	r2, r2, #1
 8001c1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c20:	f002 0201 	and.w	r2, r2, #1
 8001c24:	9202      	str	r2, [sp, #8]
 8001c26:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c28:	9403      	str	r4, [sp, #12]
 8001c2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c2c:	f042 0202 	orr.w	r2, r2, #2
 8001c30:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001c3a:	4622      	mov	r2, r4
 8001c3c:	4628      	mov	r0, r5
 8001c3e:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c42:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001c44:	f001 faae 	bl	80031a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M2_DIR_Pin|M2_EN_Pin|M3_EN_Pin|M3_DIR_Pin
 8001c48:	4622      	mov	r2, r4
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f249 013a 	movw	r1, #36922	@ 0x903a
 8001c50:	f001 faa8 	bl	80031a4 <HAL_GPIO_WritePin>
                          |M4_EN_Pin|M4_DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TEST_LED_Pin M1_DIR_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin|M1_DIR_Pin;
 8001c54:	f04f 0800 	mov.w	r8, #0
 8001c58:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	f04f 0900 	mov.w	r9, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c62:	a904      	add	r1, sp, #16
 8001c64:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = TEST_LED_Pin|M1_DIR_Pin;
 8001c66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c6a:	e9cd 8906 	strd	r8, r9, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6e:	f001 f8e1 	bl	8002e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_EN_Pin */
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001c72:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c76:	2301      	movs	r3, #1
 8001c78:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	4628      	mov	r0, r5
 8001c7e:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001c80:	2202      	movs	r2, #2
 8001c82:	2300      	movs	r3, #0
 8001c84:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001c88:	f001 f8d4 	bl	8002e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_DIR_Pin M2_EN_Pin M3_EN_Pin M3_DIR_Pin
                           M4_EN_Pin M4_DIR_Pin */
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin|M3_EN_Pin|M3_DIR_Pin
 8001c8c:	f249 023a 	movw	r2, #36922	@ 0x903a
 8001c90:	2301      	movs	r3, #1
                          |M4_EN_Pin|M4_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	a904      	add	r1, sp, #16
 8001c94:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin|M3_EN_Pin|M3_DIR_Pin
 8001c96:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001c9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9e:	f001 f8c9 	bl	8002e34 <HAL_GPIO_Init>

}
 8001ca2:	b00a      	add	sp, #40	@ 0x28
 8001ca4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020800 	.word	0x40020800
 8001cb0:	40020000 	.word	0x40020000

08001cb4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cb4:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb6:	480b      	ldr	r0, [pc, #44]	@ (8001ce4 <MX_I2C1_Init+0x30>)
 8001cb8:	4c0b      	ldr	r4, [pc, #44]	@ (8001ce8 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 8001cba:	490c      	ldr	r1, [pc, #48]	@ (8001cec <MX_I2C1_Init+0x38>)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cc2:	e9c0 4100 	strd	r4, r1, [r0]
 8001cc6:	e9c0 3302 	strd	r3, r3, [r0, #8]
 8001cca:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001cce:	e9c0 3306 	strd	r3, r3, [r0, #24]
 8001cd2:	6203      	str	r3, [r0, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cd4:	f001 fc2e 	bl	8003534 <HAL_I2C_Init>
 8001cd8:	b900      	cbnz	r0, 8001cdc <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cda:	bd10      	pop	{r4, pc}
 8001cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001ce0:	f000 b902 	b.w	8001ee8 <Error_Handler>
 8001ce4:	200006f8 	.word	0x200006f8
 8001ce8:	40005400 	.word	0x40005400
 8001cec:	00061a80 	.word	0x00061a80

08001cf0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cf0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 8001cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8001ddc <HAL_I2C_MspInit+0xec>)
 8001cf4:	6802      	ldr	r2, [r0, #0]
{
 8001cf6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8001cfa:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001d00:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001d04:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8001d06:	d001      	beq.n	8001d0c <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d08:	b009      	add	sp, #36	@ 0x24
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0c:	4f34      	ldr	r7, [pc, #208]	@ (8001de0 <HAL_I2C_MspInit+0xf0>)
 8001d0e:	9400      	str	r4, [sp, #0]
 8001d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001d12:	4e34      	ldr	r6, [pc, #208]	@ (8001de4 <HAL_I2C_MspInit+0xf4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d24:	22c0      	movs	r2, #192	@ 0xc0
 8001d26:	2312      	movs	r3, #18
 8001d28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d36:	2304      	movs	r3, #4
 8001d38:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3a:	482b      	ldr	r0, [pc, #172]	@ (8001de8 <HAL_I2C_MspInit+0xf8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d3c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f001 f879 	bl	8002e34 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d42:	9401      	str	r4, [sp, #4]
 8001d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001d46:	6074      	str	r4, [r6, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001d50:	4a26      	ldr	r2, [pc, #152]	@ (8001dec <HAL_I2C_MspInit+0xfc>)
 8001d52:	6032      	str	r2, [r6, #0]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d58:	9301      	str	r3, [sp, #4]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001d5a:	2240      	movs	r2, #64	@ 0x40
 8001d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001d60:	4630      	mov	r0, r6
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001d62:	e9c6 2402 	strd	r2, r4, [r6, #8]
 8001d66:	e9c6 4405 	strd	r4, r4, [r6, #20]
 8001d6a:	e9c6 4407 	strd	r4, r4, [r6, #28]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d6e:	9901      	ldr	r1, [sp, #4]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001d70:	6133      	str	r3, [r6, #16]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d72:	6274      	str	r4, [r6, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001d74:	f000 fe58 	bl	8002a28 <HAL_DMA_Init>
 8001d78:	bb50      	cbnz	r0, 8001dd0 <HAL_I2C_MspInit+0xe0>
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001d7a:	4c1d      	ldr	r4, [pc, #116]	@ (8001df0 <HAL_I2C_MspInit+0x100>)
 8001d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001df4 <HAL_I2C_MspInit+0x104>)
 8001d7e:	6022      	str	r2, [r4, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001d80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d84:	2300      	movs	r3, #0
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001d86:	636e      	str	r6, [r5, #52]	@ 0x34
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001d88:	6062      	str	r2, [r4, #4]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001d8a:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001d8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d90:	e9c4 3302 	strd	r3, r3, [r4, #8]
 8001d94:	e9c4 2304 	strd	r2, r3, [r4, #16]
 8001d98:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d9c:	e9c4 3308 	strd	r3, r3, [r4, #32]
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001da0:	63b5      	str	r5, [r6, #56]	@ 0x38
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001da2:	f000 fe41 	bl	8002a28 <HAL_DMA_Init>
 8001da6:	b9b0      	cbnz	r0, 8001dd6 <HAL_I2C_MspInit+0xe6>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001da8:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2105      	movs	r1, #5
 8001dae:	201f      	movs	r0, #31
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001db0:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001db2:	f000 fdef 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001db6:	201f      	movs	r0, #31
 8001db8:	f000 fe28 	bl	8002a0c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2105      	movs	r1, #5
 8001dc0:	2020      	movs	r0, #32
 8001dc2:	f000 fde7 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001dc6:	2020      	movs	r0, #32
 8001dc8:	f000 fe20 	bl	8002a0c <HAL_NVIC_EnableIRQ>
}
 8001dcc:	b009      	add	sp, #36	@ 0x24
 8001dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8001dd0:	f000 f88a 	bl	8001ee8 <Error_Handler>
 8001dd4:	e7d1      	b.n	8001d7a <HAL_I2C_MspInit+0x8a>
      Error_Handler();
 8001dd6:	f000 f887 	bl	8001ee8 <Error_Handler>
 8001dda:	e7e5      	b.n	8001da8 <HAL_I2C_MspInit+0xb8>
 8001ddc:	40005400 	.word	0x40005400
 8001de0:	40023800 	.word	0x40023800
 8001de4:	20000698 	.word	0x20000698
 8001de8:	40020400 	.word	0x40020400
 8001dec:	40026028 	.word	0x40026028
 8001df0:	20000638 	.word	0x20000638
 8001df4:	40026010 	.word	0x40026010

08001df8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001df8:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dfa:	2300      	movs	r3, #0
{
 8001dfc:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dfe:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8001e02:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e06:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001e0a:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	4920      	ldr	r1, [pc, #128]	@ (8001e90 <SystemClock_Config+0x98>)
 8001e10:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e12:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e14:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e16:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e18:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001e1c:	6408      	str	r0, [r1, #64]	@ 0x40
 8001e1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001e20:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8001e24:	9101      	str	r1, [sp, #4]
 8001e26:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e28:	9302      	str	r3, [sp, #8]
 8001e2a:	6813      	ldr	r3, [r2, #0]
 8001e2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e34:	2001      	movs	r0, #1
 8001e36:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e3e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e42:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e48:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e4a:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e4e:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 12;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e50:	2104      	movs	r1, #4
 8001e52:	2002      	movs	r0, #2
 8001e54:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001e58:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001e5a:	2360      	movs	r3, #96	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e5c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001e5e:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001e60:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e62:	f002 fe9d 	bl	8004ba0 <HAL_RCC_OscConfig>
 8001e66:	b108      	cbz	r0, 8001e6c <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e68:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e6a:	e7fe      	b.n	8001e6a <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6c:	210f      	movs	r1, #15
 8001e6e:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e70:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001e74:	2280      	movs	r2, #128	@ 0x80
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e76:	a803      	add	r0, sp, #12
 8001e78:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e7e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e80:	f003 f8a4 	bl	8004fcc <HAL_RCC_ClockConfig>
 8001e84:	b108      	cbz	r0, 8001e8a <SystemClock_Config+0x92>
 8001e86:	b672      	cpsid	i
  while (1)
 8001e88:	e7fe      	b.n	8001e88 <SystemClock_Config+0x90>
}
 8001e8a:	b014      	add	sp, #80	@ 0x50
 8001e8c:	bd10      	pop	{r4, pc}
 8001e8e:	bf00      	nop
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40007000 	.word	0x40007000

08001e98 <main>:
{
 8001e98:	b508      	push	{r3, lr}
  HAL_Init();
 8001e9a:	f000 fd2b 	bl	80028f4 <HAL_Init>
  SystemClock_Config();
 8001e9e:	f7ff ffab 	bl	8001df8 <SystemClock_Config>
  MX_GPIO_Init();
 8001ea2:	f7ff fe97 	bl	8001bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ea6:	f7ff fcc3 	bl	8001830 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001eaa:	f000 fc61 	bl	8002770 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001eae:	f7ff ff01 	bl	8001cb4 <MX_I2C1_Init>
  MX_TIM5_Init();
 8001eb2:	f000 fbf9 	bl	80026a8 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001eb6:	f000 f943 	bl	8002140 <MX_TIM9_Init>
  MX_TIM3_Init();
 8001eba:	f000 fb91 	bl	80025e0 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001ebe:	f000 fb07 	bl	80024d0 <MX_TIM1_Init>
  App_Init();
 8001ec2:	f7ff f8c9 	bl	8001058 <App_Init>
  osKernelInitialize();
 8001ec6:	f004 fa03 	bl	80062d0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001eca:	f7ff fdf9 	bl	8001ac0 <MX_FREERTOS_Init>
  osKernelStart();
 8001ece:	f004 fa11 	bl	80062f4 <osKernelStart>
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <main+0x3a>

08001ed4 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM11)
 8001ed4:	4b03      	ldr	r3, [pc, #12]	@ (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001ed6:	6802      	ldr	r2, [r0, #0]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d000      	beq.n	8001ede <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001edc:	4770      	bx	lr
    HAL_IncTick();
 8001ede:	f000 bd23 	b.w	8002928 <HAL_IncTick>
 8001ee2:	bf00      	nop
 8001ee4:	40014800 	.word	0x40014800

08001ee8 <Error_Handler>:
 8001ee8:	b672      	cpsid	i
  while (1)
 8001eea:	e7fe      	b.n	8001eea <Error_Handler+0x2>

08001eec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eec:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eee:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <HAL_MspInit+0x3c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001ef6:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8001efa:	6459      	str	r1, [r3, #68]	@ 0x44
 8001efc:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8001efe:	f400 4080 	and.w	r0, r0, #16384	@ 0x4000
 8001f02:	9000      	str	r0, [sp, #0]
 8001f04:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f06:	9201      	str	r2, [sp, #4]
 8001f08:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001f0a:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001f0e:	6418      	str	r0, [r3, #64]	@ 0x40
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f1a:	210f      	movs	r1, #15
 8001f1c:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f20:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f22:	f000 bd37 	b.w	8002994 <HAL_NVIC_SetPriority>
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b570      	push	{r4, r5, r6, lr}
 8001f2e:	b088      	sub	sp, #32
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001f30:	2500      	movs	r5, #0
 8001f32:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb0 <HAL_InitTick+0x84>)
 8001f34:	9502      	str	r5, [sp, #8]
 8001f36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001f38:	4c1e      	ldr	r4, [pc, #120]	@ (8001fb4 <HAL_InitTick+0x88>)
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001f3a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001f3e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f46:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001f48:	9302      	str	r3, [sp, #8]
{
 8001f4a:	4606      	mov	r6, r0
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f4c:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001f4e:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f50:	f003 f8fa 	bl	8005148 <HAL_RCC_GetClockConfig>
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001f54:	f003 f8e8 	bl	8005128 <HAL_RCC_GetPCLK2Freq>
  htim11.Instance = TIM11;
 8001f58:	4a17      	ldr	r2, [pc, #92]	@ (8001fb8 <HAL_InitTick+0x8c>)
 8001f5a:	6022      	str	r2, [r4, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001f5c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f60:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f62:	4a16      	ldr	r2, [pc, #88]	@ (8001fbc <HAL_InitTick+0x90>)
  htim11.Init.Prescaler = uwPrescalerValue;
  htim11.Init.ClockDivision = 0;
 8001f64:	6125      	str	r5, [r4, #16]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f66:	fba2 2300 	umull	r2, r3, r2, r0
 8001f6a:	0c9b      	lsrs	r3, r3, #18
 8001f6c:	3b01      	subs	r3, #1
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim11);
 8001f6e:	4620      	mov	r0, r4
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f70:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f74:	61a5      	str	r5, [r4, #24]
  status = HAL_TIM_Base_Init(&htim11);
 8001f76:	f003 f909 	bl	800518c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001f7a:	4605      	mov	r5, r0
 8001f7c:	b110      	cbz	r0, 8001f84 <HAL_InitTick+0x58>
    }
  }

 /* Return function status */
  return status;
}
 8001f7e:	4628      	mov	r0, r5
 8001f80:	b008      	add	sp, #32
 8001f82:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001f84:	4620      	mov	r0, r4
 8001f86:	f003 f97b 	bl	8005280 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001f8a:	4605      	mov	r5, r0
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d1f6      	bne.n	8001f7e <HAL_InitTick+0x52>
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001f90:	201a      	movs	r0, #26
 8001f92:	f000 fd3b 	bl	8002a0c <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f96:	2e0f      	cmp	r6, #15
 8001f98:	d901      	bls.n	8001f9e <HAL_InitTick+0x72>
        status = HAL_ERROR;
 8001f9a:	2501      	movs	r5, #1
 8001f9c:	e7ef      	b.n	8001f7e <HAL_InitTick+0x52>
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001f9e:	462a      	mov	r2, r5
 8001fa0:	4631      	mov	r1, r6
 8001fa2:	201a      	movs	r0, #26
 8001fa4:	f000 fcf6 	bl	8002994 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <HAL_InitTick+0x94>)
 8001faa:	601e      	str	r6, [r3, #0]
 8001fac:	e7e7      	b.n	8001f7e <HAL_InitTick+0x52>
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	2000074c 	.word	0x2000074c
 8001fb8:	40014800 	.word	0x40014800
 8001fbc:	431bde83 	.word	0x431bde83
 8001fc0:	20000008 	.word	0x20000008

08001fc4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc4:	e7fe      	b.n	8001fc4 <NMI_Handler>
 8001fc6:	bf00      	nop

08001fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fc8:	b508      	push	{r3, lr}

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Toggle LED/Pin
 8001fca:	4c09      	ldr	r4, [pc, #36]	@ (8001ff0 <HardFault_Handler+0x28>)
 8001fcc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	f001 f8eb 	bl	80031ac <HAL_GPIO_TogglePin>
	    HAL_Delay(250);                          // 250ms on
 8001fd6:	20fa      	movs	r0, #250	@ 0xfa
 8001fd8:	f000 fcb8 	bl	800294c <HAL_Delay>
	    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);  // Toggle LED/Pin
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fe2:	f001 f8e3 	bl	80031ac <HAL_GPIO_TogglePin>
	    HAL_Delay(750);                          // 750ms off
 8001fe6:	f240 20ee 	movw	r0, #750	@ 0x2ee
 8001fea:	f000 fcaf 	bl	800294c <HAL_Delay>
  while (1)
 8001fee:	e7ed      	b.n	8001fcc <HardFault_Handler+0x4>
 8001ff0:	40020800 	.word	0x40020800

08001ff4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ff4:	e7fe      	b.n	8001ff4 <MemManage_Handler>
 8001ff6:	bf00      	nop

08001ff8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <BusFault_Handler>
 8001ffa:	bf00      	nop

08001ffc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ffc:	e7fe      	b.n	8001ffc <UsageFault_Handler>
 8001ffe:	bf00      	nop

08002000 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop

08002004 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002004:	4801      	ldr	r0, [pc, #4]	@ (800200c <DMA1_Stream0_IRQHandler+0x8>)
 8002006:	f000 be3b 	b.w	8002c80 <HAL_DMA_IRQHandler>
 800200a:	bf00      	nop
 800200c:	20000638 	.word	0x20000638

08002010 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002010:	4801      	ldr	r0, [pc, #4]	@ (8002018 <DMA1_Stream1_IRQHandler+0x8>)
 8002012:	f000 be35 	b.w	8002c80 <HAL_DMA_IRQHandler>
 8002016:	bf00      	nop
 8002018:	20000698 	.word	0x20000698

0800201c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800201c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800201e:	4804      	ldr	r0, [pc, #16]	@ (8002030 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002020:	f003 fbf2 	bl	8005808 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002024:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim11);
 8002028:	4802      	ldr	r0, [pc, #8]	@ (8002034 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 800202a:	f003 bbed 	b.w	8005808 <HAL_TIM_IRQHandler>
 800202e:	bf00      	nop
 8002030:	20000870 	.word	0x20000870
 8002034:	2000074c 	.word	0x2000074c

08002038 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002038:	4801      	ldr	r0, [pc, #4]	@ (8002040 <I2C1_EV_IRQHandler+0x8>)
 800203a:	f002 b803 	b.w	8004044 <HAL_I2C_EV_IRQHandler>
 800203e:	bf00      	nop
 8002040:	200006f8 	.word	0x200006f8

08002044 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002044:	4801      	ldr	r0, [pc, #4]	@ (800204c <I2C1_ER_IRQHandler+0x8>)
 8002046:	f002 bcdd 	b.w	8004a04 <HAL_I2C_ER_IRQHandler>
 800204a:	bf00      	nop
 800204c:	200006f8 	.word	0x200006f8

08002050 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002050:	4801      	ldr	r0, [pc, #4]	@ (8002058 <USART1_IRQHandler+0x8>)
 8002052:	f003 bf0b 	b.w	8005e6c <HAL_UART_IRQHandler>
 8002056:	bf00      	nop
 8002058:	20000978 	.word	0x20000978

0800205c <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800205c:	4801      	ldr	r0, [pc, #4]	@ (8002064 <DMA2_Stream2_IRQHandler+0x8>)
 800205e:	f000 be0f 	b.w	8002c80 <HAL_DMA_IRQHandler>
 8002062:	bf00      	nop
 8002064:	20000918 	.word	0x20000918

08002068 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002068:	4801      	ldr	r0, [pc, #4]	@ (8002070 <DMA2_Stream7_IRQHandler+0x8>)
 800206a:	f000 be09 	b.w	8002c80 <HAL_DMA_IRQHandler>
 800206e:	bf00      	nop
 8002070:	200008b8 	.word	0x200008b8

08002074 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002074:	2001      	movs	r0, #1
 8002076:	4770      	bx	lr

08002078 <_kill>:

int _kill(int pid, int sig)
{
 8002078:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207a:	f009 f845 	bl	800b108 <__errno>
 800207e:	2316      	movs	r3, #22
 8002080:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002082:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002086:	bd08      	pop	{r3, pc}

08002088 <_exit>:

void _exit (int status)
{
 8002088:	b508      	push	{r3, lr}
  errno = EINVAL;
 800208a:	f009 f83d 	bl	800b108 <__errno>
 800208e:	2316      	movs	r3, #22
 8002090:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8002092:	e7fe      	b.n	8002092 <_exit+0xa>

08002094 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002094:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	1e16      	subs	r6, r2, #0
 8002098:	dd07      	ble.n	80020aa <_read+0x16>
 800209a:	460c      	mov	r4, r1
 800209c:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800209e:	f3af 8000 	nop.w
 80020a2:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a6:	42a5      	cmp	r5, r4
 80020a8:	d1f9      	bne.n	800209e <_read+0xa>
  }

  return len;
}
 80020aa:	4630      	mov	r0, r6
 80020ac:	bd70      	pop	{r4, r5, r6, pc}
 80020ae:	bf00      	nop

080020b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020b0:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	1e16      	subs	r6, r2, #0
 80020b4:	dd07      	ble.n	80020c6 <_write+0x16>
 80020b6:	460c      	mov	r4, r1
 80020b8:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 80020ba:	f814 0b01 	ldrb.w	r0, [r4], #1
 80020be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c2:	42a5      	cmp	r5, r4
 80020c4:	d1f9      	bne.n	80020ba <_write+0xa>
  }
  return len;
}
 80020c6:	4630      	mov	r0, r6
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	bf00      	nop

080020cc <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop

080020d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80020d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020d8:	604b      	str	r3, [r1, #4]
  return 0;
}
 80020da:	2000      	movs	r0, #0
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop

080020e0 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80020e0:	2001      	movs	r0, #1
 80020e2:	4770      	bx	lr

080020e4 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80020e4:	2000      	movs	r0, #0
 80020e6:	4770      	bx	lr

080020e8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	490c      	ldr	r1, [pc, #48]	@ (800211c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002120 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80020ec:	680b      	ldr	r3, [r1, #0]
{
 80020ee:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4c0c      	ldr	r4, [pc, #48]	@ (8002124 <_sbrk+0x3c>)
 80020f2:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80020f4:	b12b      	cbz	r3, 8002102 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4418      	add	r0, r3
 80020f8:	4290      	cmp	r0, r2
 80020fa:	d807      	bhi.n	800210c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80020fc:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80020fe:	4618      	mov	r0, r3
 8002100:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002102:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <_sbrk+0x40>)
 8002104:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002106:	4418      	add	r0, r3
 8002108:	4290      	cmp	r0, r2
 800210a:	d9f7      	bls.n	80020fc <_sbrk+0x14>
    errno = ENOMEM;
 800210c:	f008 fffc 	bl	800b108 <__errno>
 8002110:	230c      	movs	r3, #12
 8002112:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002114:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd10      	pop	{r4, pc}
 800211c:	20000794 	.word	0x20000794
 8002120:	20020000 	.word	0x20020000
 8002124:	00000400 	.word	0x00000400
 8002128:	200054f8 	.word	0x200054f8

0800212c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800212c:	4a03      	ldr	r2, [pc, #12]	@ (800213c <SystemInit+0x10>)
 800212e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002132:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002136:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800213a:	4770      	bx	lr
 800213c:	e000ed00 	.word	0xe000ed00

08002140 <MX_TIM9_Init>:
  HAL_TIM_MspPostInit(&htim5);

}
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002140:	b530      	push	{r4, r5, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002142:	4c65      	ldr	r4, [pc, #404]	@ (80022d8 <MX_TIM9_Init+0x198>)
 8002144:	4a65      	ldr	r2, [pc, #404]	@ (80022dc <MX_TIM9_Init+0x19c>)
{
 8002146:	b097      	sub	sp, #92	@ 0x5c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002148:	2300      	movs	r3, #0
  htim9.Instance = TIM9;
 800214a:	6022      	str	r2, [r4, #0]
  htim9.Init.Prescaler = 65535;
 800214c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	e9c4 2301 	strd	r2, r3, [r4, #4]
  htim9.Init.Period = 65535;
 8002154:	60e2      	str	r2, [r4, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002156:	4620      	mov	r0, r4
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002158:	2280      	movs	r2, #128	@ 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800215a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800215e:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002162:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
 8002166:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
 800216a:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
 800216e:	9314      	str	r3, [sp, #80]	@ 0x50
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002170:	6123      	str	r3, [r4, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002172:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002174:	f003 f80a 	bl	800518c <HAL_TIM_Base_Init>
 8002178:	2800      	cmp	r0, #0
 800217a:	d139      	bne.n	80021f0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800217c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002180:	4855      	ldr	r0, [pc, #340]	@ (80022d8 <MX_TIM9_Init+0x198>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002182:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002184:	a904      	add	r1, sp, #16
 8002186:	f003 fa8d 	bl	80056a4 <HAL_TIM_ConfigClockSource>
 800218a:	bb70      	cbnz	r0, 80021ea <MX_TIM9_Init+0xaa>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 800218c:	4852      	ldr	r0, [pc, #328]	@ (80022d8 <MX_TIM9_Init+0x198>)
 800218e:	f003 f8ab 	bl	80052e8 <HAL_TIM_OC_Init>
 8002192:	bb38      	cbnz	r0, 80021e4 <MX_TIM9_Init+0xa4>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002194:	ed9f 7b48 	vldr	d7, [pc, #288]	@ 80022b8 <MX_TIM9_Init+0x178>
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002198:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800219a:	484f      	ldr	r0, [pc, #316]	@ (80022d8 <MX_TIM9_Init+0x198>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800219c:	9210      	str	r2, [sp, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800219e:	a90e      	add	r1, sp, #56	@ 0x38
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80021a0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021a4:	9212      	str	r2, [sp, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021a6:	f003 f9c1 	bl	800552c <HAL_TIM_OC_ConfigChannel>
 80021aa:	b9c0      	cbnz	r0, 80021de <MX_TIM9_Init+0x9e>
  {
    Error_Handler();
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 80021ac:	6822      	ldr	r2, [r4, #0]
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 80021ae:	484c      	ldr	r0, [pc, #304]	@ (80022e0 <MX_TIM9_Init+0x1a0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 80021b0:	6991      	ldr	r1, [r2, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b2:	2300      	movs	r3, #0
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 80021b4:	f041 0108 	orr.w	r1, r1, #8
  if(timHandle->Instance==TIM1)
 80021b8:	4282      	cmp	r2, r0
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 80021ba:	6191      	str	r1, [r2, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80021c0:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80021c4:	930c      	str	r3, [sp, #48]	@ 0x30
  if(timHandle->Instance==TIM1)
 80021c6:	d02e      	beq.n	8002226 <MX_TIM9_Init+0xe6>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 80021c8:	4946      	ldr	r1, [pc, #280]	@ (80022e4 <MX_TIM9_Init+0x1a4>)
 80021ca:	428a      	cmp	r2, r1
 80021cc:	d043      	beq.n	8002256 <MX_TIM9_Init+0x116>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM5)
 80021ce:	4946      	ldr	r1, [pc, #280]	@ (80022e8 <MX_TIM9_Init+0x1a8>)
 80021d0:	428a      	cmp	r2, r1
 80021d2:	d057      	beq.n	8002284 <MX_TIM9_Init+0x144>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM9)
 80021d4:	4941      	ldr	r1, [pc, #260]	@ (80022dc <MX_TIM9_Init+0x19c>)
 80021d6:	428a      	cmp	r2, r1
 80021d8:	d00d      	beq.n	80021f6 <MX_TIM9_Init+0xb6>
}
 80021da:	b017      	add	sp, #92	@ 0x5c
 80021dc:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80021de:	f7ff fe83 	bl	8001ee8 <Error_Handler>
 80021e2:	e7e3      	b.n	80021ac <MX_TIM9_Init+0x6c>
    Error_Handler();
 80021e4:	f7ff fe80 	bl	8001ee8 <Error_Handler>
 80021e8:	e7d4      	b.n	8002194 <MX_TIM9_Init+0x54>
    Error_Handler();
 80021ea:	f7ff fe7d 	bl	8001ee8 <Error_Handler>
 80021ee:	e7cd      	b.n	800218c <MX_TIM9_Init+0x4c>
    Error_Handler();
 80021f0:	f7ff fe7a 	bl	8001ee8 <Error_Handler>
 80021f4:	e7c2      	b.n	800217c <MX_TIM9_Init+0x3c>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	4a3d      	ldr	r2, [pc, #244]	@ (80022ec <MX_TIM9_Init+0x1ac>)
 80021f8:	9303      	str	r3, [sp, #12]
 80021fa:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fc:	483c      	ldr	r0, [pc, #240]	@ (80022f0 <MX_TIM9_Init+0x1b0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	f041 0101 	orr.w	r1, r1, #1
 8002202:	6311      	str	r1, [r2, #48]	@ 0x30
 8002204:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002206:	f002 0201 	and.w	r2, r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800220c:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800220e:	2404      	movs	r4, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002210:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002212:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002214:	e9cd 4308 	strd	r4, r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002218:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800221e:	920c      	str	r2, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002220:	f000 fe08 	bl	8002e34 <HAL_GPIO_Init>
}
 8002224:	e7d9      	b.n	80021da <MX_TIM9_Init+0x9a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	4a31      	ldr	r2, [pc, #196]	@ (80022ec <MX_TIM9_Init+0x1ac>)
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002234:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80022c0 <MX_TIM9_Init+0x180>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002240:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002242:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002246:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800224a:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800224c:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f000 fdf1 	bl	8002e34 <HAL_GPIO_Init>
}
 8002252:	b017      	add	sp, #92	@ 0x5c
 8002254:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002256:	4a25      	ldr	r2, [pc, #148]	@ (80022ec <MX_TIM9_Init+0x1ac>)
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225c:	4824      	ldr	r0, [pc, #144]	@ (80022f0 <MX_TIM9_Init+0x1b0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6313      	str	r3, [r2, #48]	@ 0x30
 8002264:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002266:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80022c8 <MX_TIM9_Init+0x188>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002270:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002272:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002274:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002278:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800227a:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227c:	f000 fdda 	bl	8002e34 <HAL_GPIO_Init>
}
 8002280:	b017      	add	sp, #92	@ 0x5c
 8002282:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002284:	4a19      	ldr	r2, [pc, #100]	@ (80022ec <MX_TIM9_Init+0x1ac>)
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228a:	4819      	ldr	r0, [pc, #100]	@ (80022f0 <MX_TIM9_Init+0x1b0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6313      	str	r3, [r2, #48]	@ 0x30
 8002292:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002294:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80022d0 <MX_TIM9_Init+0x190>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800229e:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80022a0:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022a2:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80022a8:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022aa:	f000 fdc3 	bl	8002e34 <HAL_GPIO_Init>
}
 80022ae:	b017      	add	sp, #92	@ 0x5c
 80022b0:	bd30      	pop	{r4, r5, pc}
 80022b2:	bf00      	nop
 80022b4:	f3af 8000 	nop.w
 80022b8:	00000030 	.word	0x00000030
 80022bc:	00000000 	.word	0x00000000
 80022c0:	00000800 	.word	0x00000800
 80022c4:	00000002 	.word	0x00000002
 80022c8:	00000040 	.word	0x00000040
 80022cc:	00000002 	.word	0x00000002
 80022d0:	00000001 	.word	0x00000001
 80022d4:	00000002 	.word	0x00000002
 80022d8:	20000798 	.word	0x20000798
 80022dc:	40014000 	.word	0x40014000
 80022e0:	40010000 	.word	0x40010000
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40000c00 	.word	0x40000c00
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40020000 	.word	0x40020000

080022f4 <HAL_TIM_Base_MspInit>:
{
 80022f4:	b500      	push	{lr}
  if(tim_baseHandle->Instance==TIM1)
 80022f6:	4a2a      	ldr	r2, [pc, #168]	@ (80023a0 <HAL_TIM_Base_MspInit+0xac>)
 80022f8:	6803      	ldr	r3, [r0, #0]
 80022fa:	4293      	cmp	r3, r2
{
 80022fc:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM1)
 80022fe:	d029      	beq.n	8002354 <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM3)
 8002300:	4a28      	ldr	r2, [pc, #160]	@ (80023a4 <HAL_TIM_Base_MspInit+0xb0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d008      	beq.n	8002318 <HAL_TIM_Base_MspInit+0x24>
  else if(tim_baseHandle->Instance==TIM5)
 8002306:	4a28      	ldr	r2, [pc, #160]	@ (80023a8 <HAL_TIM_Base_MspInit+0xb4>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d014      	beq.n	8002336 <HAL_TIM_Base_MspInit+0x42>
  else if(tim_baseHandle->Instance==TIM9)
 800230c:	4a27      	ldr	r2, [pc, #156]	@ (80023ac <HAL_TIM_Base_MspInit+0xb8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d036      	beq.n	8002380 <HAL_TIM_Base_MspInit+0x8c>
}
 8002312:	b005      	add	sp, #20
 8002314:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002318:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <HAL_TIM_Base_MspInit+0xbc>)
 800231a:	2200      	movs	r2, #0
 800231c:	9201      	str	r2, [sp, #4]
 800231e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002320:	f042 0202 	orr.w	r2, r2, #2
 8002324:	641a      	str	r2, [r3, #64]	@ 0x40
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	9b01      	ldr	r3, [sp, #4]
}
 8002330:	b005      	add	sp, #20
 8002332:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002336:	4b1e      	ldr	r3, [pc, #120]	@ (80023b0 <HAL_TIM_Base_MspInit+0xbc>)
 8002338:	2200      	movs	r2, #0
 800233a:	9202      	str	r2, [sp, #8]
 800233c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800233e:	f042 0208 	orr.w	r2, r2, #8
 8002342:	641a      	str	r2, [r3, #64]	@ 0x40
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	9302      	str	r3, [sp, #8]
 800234c:	9b02      	ldr	r3, [sp, #8]
}
 800234e:	b005      	add	sp, #20
 8002350:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002354:	4b16      	ldr	r3, [pc, #88]	@ (80023b0 <HAL_TIM_Base_MspInit+0xbc>)
 8002356:	2200      	movs	r2, #0
 8002358:	9200      	str	r2, [sp, #0]
 800235a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800235c:	f041 0101 	orr.w	r1, r1, #1
 8002360:	6459      	str	r1, [r3, #68]	@ 0x44
 8002362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800236a:	2105      	movs	r1, #5
 800236c:	201a      	movs	r0, #26
    __HAL_RCC_TIM1_CLK_ENABLE();
 800236e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8002370:	f000 fb10 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002374:	201a      	movs	r0, #26
}
 8002376:	b005      	add	sp, #20
 8002378:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800237c:	f000 bb46 	b.w	8002a0c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_TIM_Base_MspInit+0xbc>)
 8002382:	2200      	movs	r2, #0
 8002384:	9203      	str	r2, [sp, #12]
 8002386:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002388:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800238c:	645a      	str	r2, [r3, #68]	@ 0x44
 800238e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002394:	9303      	str	r3, [sp, #12]
 8002396:	9b03      	ldr	r3, [sp, #12]
}
 8002398:	b005      	add	sp, #20
 800239a:	f85d fb04 	ldr.w	pc, [sp], #4
 800239e:	bf00      	nop
 80023a0:	40010000 	.word	0x40010000
 80023a4:	40000400 	.word	0x40000400
 80023a8:	40000c00 	.word	0x40000c00
 80023ac:	40014000 	.word	0x40014000
 80023b0:	40023800 	.word	0x40023800
 80023b4:	00000000 	.word	0x00000000

080023b8 <HAL_TIM_MspPostInit>:
{
 80023b8:	b530      	push	{r4, r5, lr}
  if(timHandle->Instance==TIM1)
 80023ba:	6802      	ldr	r2, [r0, #0]
 80023bc:	493e      	ldr	r1, [pc, #248]	@ (80024b8 <HAL_TIM_MspPostInit+0x100>)
{
 80023be:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 80023c2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80023c8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80023cc:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 80023ce:	d022      	beq.n	8002416 <HAL_TIM_MspPostInit+0x5e>
  else if(timHandle->Instance==TIM3)
 80023d0:	493a      	ldr	r1, [pc, #232]	@ (80024bc <HAL_TIM_MspPostInit+0x104>)
 80023d2:	428a      	cmp	r2, r1
 80023d4:	d036      	beq.n	8002444 <HAL_TIM_MspPostInit+0x8c>
  else if(timHandle->Instance==TIM5)
 80023d6:	493a      	ldr	r1, [pc, #232]	@ (80024c0 <HAL_TIM_MspPostInit+0x108>)
 80023d8:	428a      	cmp	r2, r1
 80023da:	d04a      	beq.n	8002472 <HAL_TIM_MspPostInit+0xba>
  else if(timHandle->Instance==TIM9)
 80023dc:	4939      	ldr	r1, [pc, #228]	@ (80024c4 <HAL_TIM_MspPostInit+0x10c>)
 80023de:	428a      	cmp	r2, r1
 80023e0:	d001      	beq.n	80023e6 <HAL_TIM_MspPostInit+0x2e>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80023e2:	b00b      	add	sp, #44	@ 0x2c
 80023e4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e6:	4a38      	ldr	r2, [pc, #224]	@ (80024c8 <HAL_TIM_MspPostInit+0x110>)
 80023e8:	9303      	str	r3, [sp, #12]
 80023ea:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ec:	4837      	ldr	r0, [pc, #220]	@ (80024cc <HAL_TIM_MspPostInit+0x114>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ee:	f041 0101 	orr.w	r1, r1, #1
 80023f2:	6311      	str	r1, [r2, #48]	@ 0x30
 80023f4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80023f6:	f002 0201 	and.w	r2, r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fc:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023fe:	2404      	movs	r4, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002400:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002402:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	e9cd 4304 	strd	r4, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002408:	e9cd 3306 	strd	r3, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800240c:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800240e:	9208      	str	r2, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002410:	f000 fd10 	bl	8002e34 <HAL_GPIO_Init>
}
 8002414:	e7e5      	b.n	80023e2 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002416:	4a2c      	ldr	r2, [pc, #176]	@ (80024c8 <HAL_TIM_MspPostInit+0x110>)
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241c:	482b      	ldr	r0, [pc, #172]	@ (80024cc <HAL_TIM_MspPostInit+0x114>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6313      	str	r3, [r2, #48]	@ 0x30
 8002424:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002426:	ed9f 7b1e 	vldr	d7, [pc, #120]	@ 80024a0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002432:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002434:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002438:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800243a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243c:	f000 fcfa 	bl	8002e34 <HAL_GPIO_Init>
}
 8002440:	b00b      	add	sp, #44	@ 0x2c
 8002442:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002444:	4a20      	ldr	r2, [pc, #128]	@ (80024c8 <HAL_TIM_MspPostInit+0x110>)
 8002446:	9301      	str	r3, [sp, #4]
 8002448:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	4820      	ldr	r0, [pc, #128]	@ (80024cc <HAL_TIM_MspPostInit+0x114>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002454:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 80024a8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002460:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002462:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002466:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002468:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246a:	f000 fce3 	bl	8002e34 <HAL_GPIO_Init>
}
 800246e:	b00b      	add	sp, #44	@ 0x2c
 8002470:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002472:	4a15      	ldr	r2, [pc, #84]	@ (80024c8 <HAL_TIM_MspPostInit+0x110>)
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002478:	4814      	ldr	r0, [pc, #80]	@ (80024cc <HAL_TIM_MspPostInit+0x114>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002480:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002482:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80024b0 <HAL_TIM_MspPostInit+0xf8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800248e:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002490:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002494:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002496:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002498:	f000 fccc 	bl	8002e34 <HAL_GPIO_Init>
}
 800249c:	b00b      	add	sp, #44	@ 0x2c
 800249e:	bd30      	pop	{r4, r5, pc}
 80024a0:	00000800 	.word	0x00000800
 80024a4:	00000002 	.word	0x00000002
 80024a8:	00000040 	.word	0x00000040
 80024ac:	00000002 	.word	0x00000002
 80024b0:	00000001 	.word	0x00000001
 80024b4:	00000002 	.word	0x00000002
 80024b8:	40010000 	.word	0x40010000
 80024bc:	40000400 	.word	0x40000400
 80024c0:	40000c00 	.word	0x40000c00
 80024c4:	40014000 	.word	0x40014000
 80024c8:	40023800 	.word	0x40023800
 80024cc:	40020000 	.word	0x40020000

080024d0 <MX_TIM1_Init>:
{
 80024d0:	b530      	push	{r4, r5, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d2:	2400      	movs	r4, #0
{
 80024d4:	b097      	sub	sp, #92	@ 0x5c
  htim1.Instance = TIM1;
 80024d6:	4d40      	ldr	r5, [pc, #256]	@ (80025d8 <MX_TIM1_Init+0x108>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d8:	9402      	str	r4, [sp, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024da:	2220      	movs	r2, #32
 80024dc:	4621      	mov	r1, r4
 80024de:	a80e      	add	r0, sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024e0:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024e4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80024e8:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 80024ec:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f0:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024f2:	9406      	str	r4, [sp, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024f4:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f6:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024f8:	f008 fda0 	bl	800b03c <memset>
  htim1.Init.Prescaler = 65535;
 80024fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002500:	606b      	str	r3, [r5, #4]
  htim1.Init.Period = 65535;
 8002502:	60eb      	str	r3, [r5, #12]
  htim1.Instance = TIM1;
 8002504:	4b35      	ldr	r3, [pc, #212]	@ (80025dc <MX_TIM1_Init+0x10c>)
 8002506:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002508:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 0;
 800250a:	2380      	movs	r3, #128	@ 0x80
 800250c:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002510:	60ac      	str	r4, [r5, #8]
  htim1.Init.RepetitionCounter = 0;
 8002512:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002514:	f002 fe3a 	bl	800518c <HAL_TIM_Base_Init>
 8002518:	2800      	cmp	r0, #0
 800251a:	d142      	bne.n	80025a2 <MX_TIM1_Init+0xd2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800251c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002520:	482d      	ldr	r0, [pc, #180]	@ (80025d8 <MX_TIM1_Init+0x108>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002522:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002524:	a902      	add	r1, sp, #8
 8002526:	f003 f8bd 	bl	80056a4 <HAL_TIM_ConfigClockSource>
 800252a:	2800      	cmp	r0, #0
 800252c:	d14c      	bne.n	80025c8 <MX_TIM1_Init+0xf8>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800252e:	482a      	ldr	r0, [pc, #168]	@ (80025d8 <MX_TIM1_Init+0x108>)
 8002530:	f002 feda 	bl	80052e8 <HAL_TIM_OC_Init>
 8002534:	2800      	cmp	r0, #0
 8002536:	d144      	bne.n	80025c2 <MX_TIM1_Init+0xf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002538:	2200      	movs	r2, #0
 800253a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800253c:	4826      	ldr	r0, [pc, #152]	@ (80025d8 <MX_TIM1_Init+0x108>)
 800253e:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002540:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002544:	f003 f9fc 	bl	8005940 <HAL_TIMEx_MasterConfigSynchronization>
 8002548:	2800      	cmp	r0, #0
 800254a:	d137      	bne.n	80025bc <MX_TIM1_Init+0xec>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800254c:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 80025d0 <MX_TIM1_Init+0x100>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002550:	2230      	movs	r2, #48	@ 0x30
 8002552:	2300      	movs	r3, #0
 8002554:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002558:	481f      	ldr	r0, [pc, #124]	@ (80025d8 <MX_TIM1_Init+0x108>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800255a:	2300      	movs	r3, #0
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800255c:	a906      	add	r1, sp, #24
 800255e:	220c      	movs	r2, #12
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002560:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002564:	9308      	str	r3, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002566:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002568:	f002 ffe0 	bl	800552c <HAL_TIM_OC_ConfigChannel>
 800256c:	bb18      	cbnz	r0, 80025b6 <MX_TIM1_Init+0xe6>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 800256e:	6828      	ldr	r0, [r5, #0]
 8002570:	69c2      	ldr	r2, [r0, #28]
 8002572:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002576:	2300      	movs	r3, #0
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8002578:	61c2      	str	r2, [r0, #28]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800257a:	2400      	movs	r4, #0
 800257c:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002580:	4815      	ldr	r0, [pc, #84]	@ (80025d8 <MX_TIM1_Init+0x108>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002582:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002584:	a90e      	add	r1, sp, #56	@ 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002586:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800258a:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.DeadTime = 0;
 800258e:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002592:	f003 fa0d 	bl	80059b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002596:	b938      	cbnz	r0, 80025a8 <MX_TIM1_Init+0xd8>
  HAL_TIM_MspPostInit(&htim1);
 8002598:	480f      	ldr	r0, [pc, #60]	@ (80025d8 <MX_TIM1_Init+0x108>)
 800259a:	f7ff ff0d 	bl	80023b8 <HAL_TIM_MspPostInit>
}
 800259e:	b017      	add	sp, #92	@ 0x5c
 80025a0:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80025a2:	f7ff fca1 	bl	8001ee8 <Error_Handler>
 80025a6:	e7b9      	b.n	800251c <MX_TIM1_Init+0x4c>
    Error_Handler();
 80025a8:	f7ff fc9e 	bl	8001ee8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80025ac:	480a      	ldr	r0, [pc, #40]	@ (80025d8 <MX_TIM1_Init+0x108>)
 80025ae:	f7ff ff03 	bl	80023b8 <HAL_TIM_MspPostInit>
}
 80025b2:	b017      	add	sp, #92	@ 0x5c
 80025b4:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80025b6:	f7ff fc97 	bl	8001ee8 <Error_Handler>
 80025ba:	e7d8      	b.n	800256e <MX_TIM1_Init+0x9e>
    Error_Handler();
 80025bc:	f7ff fc94 	bl	8001ee8 <Error_Handler>
 80025c0:	e7c4      	b.n	800254c <MX_TIM1_Init+0x7c>
    Error_Handler();
 80025c2:	f7ff fc91 	bl	8001ee8 <Error_Handler>
 80025c6:	e7b7      	b.n	8002538 <MX_TIM1_Init+0x68>
    Error_Handler();
 80025c8:	f7ff fc8e 	bl	8001ee8 <Error_Handler>
 80025cc:	e7af      	b.n	800252e <MX_TIM1_Init+0x5e>
 80025ce:	bf00      	nop
	...
 80025d8:	20000870 	.word	0x20000870
 80025dc:	40010000 	.word	0x40010000

080025e0 <MX_TIM3_Init>:
{
 80025e0:	b510      	push	{r4, lr}
  htim3.Instance = TIM3;
 80025e2:	4c2f      	ldr	r4, [pc, #188]	@ (80026a0 <MX_TIM3_Init+0xc0>)
{
 80025e4:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e6:	2300      	movs	r3, #0
 80025e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80025ec:	e9cd 3304 	strd	r3, r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f0:	e9cd 3300 	strd	r3, r3, [sp]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80025f8:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80025fc:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8002600:	930c      	str	r3, [sp, #48]	@ 0x30
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002602:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002604:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	61a3      	str	r3, [r4, #24]
  htim3.Init.Prescaler = 65535;
 800260a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800260e:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 65535;
 8002610:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002612:	4620      	mov	r0, r4
  htim3.Instance = TIM3;
 8002614:	4b23      	ldr	r3, [pc, #140]	@ (80026a4 <MX_TIM3_Init+0xc4>)
 8002616:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002618:	f002 fdb8 	bl	800518c <HAL_TIM_Base_Init>
 800261c:	bb50      	cbnz	r0, 8002674 <MX_TIM3_Init+0x94>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800261e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002622:	481f      	ldr	r0, [pc, #124]	@ (80026a0 <MX_TIM3_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002624:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002626:	a902      	add	r1, sp, #8
 8002628:	f003 f83c 	bl	80056a4 <HAL_TIM_ConfigClockSource>
 800262c:	bb70      	cbnz	r0, 800268c <MX_TIM3_Init+0xac>
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800262e:	481c      	ldr	r0, [pc, #112]	@ (80026a0 <MX_TIM3_Init+0xc0>)
 8002630:	f002 fe5a 	bl	80052e8 <HAL_TIM_OC_Init>
 8002634:	bb38      	cbnz	r0, 8002686 <MX_TIM3_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002636:	2200      	movs	r2, #0
 8002638:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800263a:	4819      	ldr	r0, [pc, #100]	@ (80026a0 <MX_TIM3_Init+0xc0>)
 800263c:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002642:	f003 f97d 	bl	8005940 <HAL_TIMEx_MasterConfigSynchronization>
 8002646:	b9d8      	cbnz	r0, 8002680 <MX_TIM3_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002648:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 8002698 <MX_TIM3_Init+0xb8>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800264c:	2200      	movs	r2, #0
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800264e:	4814      	ldr	r0, [pc, #80]	@ (80026a0 <MX_TIM3_Init+0xc0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002650:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002652:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002654:	ed8d 7b06 	vstr	d7, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002658:	920a      	str	r2, [sp, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800265a:	f002 ff67 	bl	800552c <HAL_TIM_OC_ConfigChannel>
 800265e:	b960      	cbnz	r0, 800267a <MX_TIM3_Init+0x9a>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8002660:	6822      	ldr	r2, [r4, #0]
  HAL_TIM_MspPostInit(&htim3);
 8002662:	480f      	ldr	r0, [pc, #60]	@ (80026a0 <MX_TIM3_Init+0xc0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8002664:	6993      	ldr	r3, [r2, #24]
 8002666:	f043 0308 	orr.w	r3, r3, #8
 800266a:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim3);
 800266c:	f7ff fea4 	bl	80023b8 <HAL_TIM_MspPostInit>
}
 8002670:	b00e      	add	sp, #56	@ 0x38
 8002672:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002674:	f7ff fc38 	bl	8001ee8 <Error_Handler>
 8002678:	e7d1      	b.n	800261e <MX_TIM3_Init+0x3e>
    Error_Handler();
 800267a:	f7ff fc35 	bl	8001ee8 <Error_Handler>
 800267e:	e7ef      	b.n	8002660 <MX_TIM3_Init+0x80>
    Error_Handler();
 8002680:	f7ff fc32 	bl	8001ee8 <Error_Handler>
 8002684:	e7e0      	b.n	8002648 <MX_TIM3_Init+0x68>
    Error_Handler();
 8002686:	f7ff fc2f 	bl	8001ee8 <Error_Handler>
 800268a:	e7d4      	b.n	8002636 <MX_TIM3_Init+0x56>
    Error_Handler();
 800268c:	f7ff fc2c 	bl	8001ee8 <Error_Handler>
 8002690:	e7cd      	b.n	800262e <MX_TIM3_Init+0x4e>
 8002692:	bf00      	nop
 8002694:	f3af 8000 	nop.w
 8002698:	00000030 	.word	0x00000030
 800269c:	00000000 	.word	0x00000000
 80026a0:	20000828 	.word	0x20000828
 80026a4:	40000400 	.word	0x40000400

080026a8 <MX_TIM5_Init>:
{
 80026a8:	b510      	push	{r4, lr}
  htim5.Instance = TIM5;
 80026aa:	4c2f      	ldr	r4, [pc, #188]	@ (8002768 <MX_TIM5_Init+0xc0>)
{
 80026ac:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ae:	2300      	movs	r3, #0
 80026b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80026b4:	e9cd 3304 	strd	r3, r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b8:	e9cd 3300 	strd	r3, r3, [sp]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026bc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80026c0:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80026c4:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80026c8:	930c      	str	r3, [sp, #48]	@ 0x30
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ca:	60a3      	str	r3, [r4, #8]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026cc:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026ce:	2380      	movs	r3, #128	@ 0x80
 80026d0:	61a3      	str	r3, [r4, #24]
  htim5.Init.Prescaler = 65535;
 80026d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026d6:	6063      	str	r3, [r4, #4]
  htim5.Init.Period = 65535;
 80026d8:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80026da:	4620      	mov	r0, r4
  htim5.Instance = TIM5;
 80026dc:	4b23      	ldr	r3, [pc, #140]	@ (800276c <MX_TIM5_Init+0xc4>)
 80026de:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80026e0:	f002 fd54 	bl	800518c <HAL_TIM_Base_Init>
 80026e4:	bb50      	cbnz	r0, 800273c <MX_TIM5_Init+0x94>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80026ea:	481f      	ldr	r0, [pc, #124]	@ (8002768 <MX_TIM5_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ec:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80026ee:	a902      	add	r1, sp, #8
 80026f0:	f002 ffd8 	bl	80056a4 <HAL_TIM_ConfigClockSource>
 80026f4:	bb70      	cbnz	r0, 8002754 <MX_TIM5_Init+0xac>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80026f6:	481c      	ldr	r0, [pc, #112]	@ (8002768 <MX_TIM5_Init+0xc0>)
 80026f8:	f002 fdf6 	bl	80052e8 <HAL_TIM_OC_Init>
 80026fc:	bb38      	cbnz	r0, 800274e <MX_TIM5_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026fe:	2200      	movs	r2, #0
 8002700:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002702:	4819      	ldr	r0, [pc, #100]	@ (8002768 <MX_TIM5_Init+0xc0>)
 8002704:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002706:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800270a:	f003 f919 	bl	8005940 <HAL_TIMEx_MasterConfigSynchronization>
 800270e:	b9d8      	cbnz	r0, 8002748 <MX_TIM5_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002710:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 8002760 <MX_TIM5_Init+0xb8>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002714:	2200      	movs	r2, #0
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002716:	4814      	ldr	r0, [pc, #80]	@ (8002768 <MX_TIM5_Init+0xc0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002718:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800271a:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800271c:	ed8d 7b06 	vstr	d7, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002720:	920a      	str	r2, [sp, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002722:	f002 ff03 	bl	800552c <HAL_TIM_OC_ConfigChannel>
 8002726:	b960      	cbnz	r0, 8002742 <MX_TIM5_Init+0x9a>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8002728:	6822      	ldr	r2, [r4, #0]
  HAL_TIM_MspPostInit(&htim5);
 800272a:	480f      	ldr	r0, [pc, #60]	@ (8002768 <MX_TIM5_Init+0xc0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 800272c:	6993      	ldr	r3, [r2, #24]
 800272e:	f043 0308 	orr.w	r3, r3, #8
 8002732:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim5);
 8002734:	f7ff fe40 	bl	80023b8 <HAL_TIM_MspPostInit>
}
 8002738:	b00e      	add	sp, #56	@ 0x38
 800273a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800273c:	f7ff fbd4 	bl	8001ee8 <Error_Handler>
 8002740:	e7d1      	b.n	80026e6 <MX_TIM5_Init+0x3e>
    Error_Handler();
 8002742:	f7ff fbd1 	bl	8001ee8 <Error_Handler>
 8002746:	e7ef      	b.n	8002728 <MX_TIM5_Init+0x80>
    Error_Handler();
 8002748:	f7ff fbce 	bl	8001ee8 <Error_Handler>
 800274c:	e7e0      	b.n	8002710 <MX_TIM5_Init+0x68>
    Error_Handler();
 800274e:	f7ff fbcb 	bl	8001ee8 <Error_Handler>
 8002752:	e7d4      	b.n	80026fe <MX_TIM5_Init+0x56>
    Error_Handler();
 8002754:	f7ff fbc8 	bl	8001ee8 <Error_Handler>
 8002758:	e7cd      	b.n	80026f6 <MX_TIM5_Init+0x4e>
 800275a:	bf00      	nop
 800275c:	f3af 8000 	nop.w
 8002760:	00000030 	.word	0x00000030
 8002764:	00000000 	.word	0x00000000
 8002768:	200007e0 	.word	0x200007e0
 800276c:	40000c00 	.word	0x40000c00

08002770 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002770:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002772:	480b      	ldr	r0, [pc, #44]	@ (80027a0 <MX_USART1_UART_Init+0x30>)
 8002774:	4c0b      	ldr	r4, [pc, #44]	@ (80027a4 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002776:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 8002778:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800277c:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 800277e:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002782:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002786:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800278a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800278e:	f003 f93d 	bl	8005a0c <HAL_UART_Init>
 8002792:	b900      	cbnz	r0, 8002796 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002794:	bd10      	pop	{r4, pc}
 8002796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800279a:	f7ff bba5 	b.w	8001ee8 <Error_Handler>
 800279e:	bf00      	nop
 80027a0:	20000978 	.word	0x20000978
 80027a4:	40011000 	.word	0x40011000

080027a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80027a8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 80027aa:	4b37      	ldr	r3, [pc, #220]	@ (8002888 <HAL_UART_MspInit+0xe0>)
 80027ac:	6802      	ldr	r2, [r0, #0]
{
 80027ae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b0:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 80027b2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80027b8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80027bc:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 80027be:	d001      	beq.n	80027c4 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027c0:	b008      	add	sp, #32
 80027c2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80027c4:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80027c8:	9400      	str	r4, [sp, #0]
 80027ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80027cc:	4e2f      	ldr	r6, [pc, #188]	@ (800288c <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80027ce:	f042 0210 	orr.w	r2, r2, #16
 80027d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80027d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027d6:	f002 0210 	and.w	r2, r2, #16
 80027da:	9200      	str	r2, [sp, #0]
 80027dc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	9401      	str	r4, [sp, #4]
 80027e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027e2:	f042 0201 	orr.w	r2, r2, #1
 80027e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80027f0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80027f4:	2302      	movs	r3, #2
 80027f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80027fa:	4605      	mov	r5, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027fc:	2203      	movs	r2, #3
 80027fe:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002800:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002802:	4823      	ldr	r0, [pc, #140]	@ (8002890 <HAL_UART_MspInit+0xe8>)
 8002804:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002806:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280a:	f000 fb13 	bl	8002e34 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800280e:	4a21      	ldr	r2, [pc, #132]	@ (8002894 <HAL_UART_MspInit+0xec>)
 8002810:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002814:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002818:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800281a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800281e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002822:	e9c6 3404 	strd	r3, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002826:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800282a:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800282e:	f000 f8fb 	bl	8002a28 <HAL_DMA_Init>
 8002832:	bb18      	cbnz	r0, 800287c <HAL_UART_MspInit+0xd4>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002834:	4c18      	ldr	r4, [pc, #96]	@ (8002898 <HAL_UART_MspInit+0xf0>)
 8002836:	4919      	ldr	r1, [pc, #100]	@ (800289c <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002838:	63ee      	str	r6, [r5, #60]	@ 0x3c
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800283a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800283e:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002840:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002844:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002846:	2140      	movs	r1, #64	@ 0x40
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002848:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800284c:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002850:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002854:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002858:	63b5      	str	r5, [r6, #56]	@ 0x38
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285a:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800285c:	6263      	str	r3, [r4, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800285e:	f000 f8e3 	bl	8002a28 <HAL_DMA_Init>
 8002862:	b970      	cbnz	r0, 8002882 <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002864:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	2105      	movs	r1, #5
 800286a:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800286c:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800286e:	f000 f891 	bl	8002994 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002872:	2025      	movs	r0, #37	@ 0x25
 8002874:	f000 f8ca 	bl	8002a0c <HAL_NVIC_EnableIRQ>
}
 8002878:	b008      	add	sp, #32
 800287a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800287c:	f7ff fb34 	bl	8001ee8 <Error_Handler>
 8002880:	e7d8      	b.n	8002834 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8002882:	f7ff fb31 	bl	8001ee8 <Error_Handler>
 8002886:	e7ed      	b.n	8002864 <HAL_UART_MspInit+0xbc>
 8002888:	40011000 	.word	0x40011000
 800288c:	20000918 	.word	0x20000918
 8002890:	40020000 	.word	0x40020000
 8002894:	40026440 	.word	0x40026440
 8002898:	200008b8 	.word	0x200008b8
 800289c:	400264b8 	.word	0x400264b8

080028a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028a4:	f7ff fc42 	bl	800212c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028a8:	480c      	ldr	r0, [pc, #48]	@ (80028dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028aa:	490d      	ldr	r1, [pc, #52]	@ (80028e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028ac:	4a0d      	ldr	r2, [pc, #52]	@ (80028e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028b0:	e002      	b.n	80028b8 <LoopCopyDataInit>

080028b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028b6:	3304      	adds	r3, #4

080028b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028bc:	d3f9      	bcc.n	80028b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028be:	4a0a      	ldr	r2, [pc, #40]	@ (80028e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028c0:	4c0a      	ldr	r4, [pc, #40]	@ (80028ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028c4:	e001      	b.n	80028ca <LoopFillZerobss>

080028c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c8:	3204      	adds	r2, #4

080028ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028cc:	d3fb      	bcc.n	80028c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028ce:	f008 fc21 	bl	800b114 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028d2:	f7ff fae1 	bl	8001e98 <main>
  bx  lr    
 80028d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028e0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80028e4:	08013238 	.word	0x08013238
  ldr r2, =_sbss
 80028e8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80028ec:	200054f4 	.word	0x200054f4

080028f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028f0:	e7fe      	b.n	80028f0 <ADC_IRQHandler>
	...

080028f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028f4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002924 <HAL_Init+0x30>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028fe:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002906:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800290e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002910:	2003      	movs	r0, #3
 8002912:	f000 f82d 	bl	8002970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002916:	2005      	movs	r0, #5
 8002918:	f7ff fb08 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800291c:	f7ff fae6 	bl	8001eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002920:	2000      	movs	r0, #0
 8002922:	bd08      	pop	{r3, pc}
 8002924:	40023c00 	.word	0x40023c00

08002928 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002928:	4a03      	ldr	r2, [pc, #12]	@ (8002938 <HAL_IncTick+0x10>)
 800292a:	4b04      	ldr	r3, [pc, #16]	@ (800293c <HAL_IncTick+0x14>)
 800292c:	6811      	ldr	r1, [r2, #0]
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	440b      	add	r3, r1
 8002932:	6013      	str	r3, [r2, #0]
}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	200009c0 	.word	0x200009c0
 800293c:	20000004 	.word	0x20000004

08002940 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002940:	4b01      	ldr	r3, [pc, #4]	@ (8002948 <HAL_GetTick+0x8>)
 8002942:	6818      	ldr	r0, [r3, #0]
}
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	200009c0 	.word	0x200009c0

0800294c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800294c:	b538      	push	{r3, r4, r5, lr}
 800294e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002950:	f7ff fff6 	bl	8002940 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002954:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002956:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002958:	d002      	beq.n	8002960 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800295a:	4b04      	ldr	r3, [pc, #16]	@ (800296c <HAL_Delay+0x20>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002960:	f7ff ffee 	bl	8002940 <HAL_GetTick>
 8002964:	1b40      	subs	r0, r0, r5
 8002966:	42a0      	cmp	r0, r4
 8002968:	d3fa      	bcc.n	8002960 <HAL_Delay+0x14>
  {
  }
}
 800296a:	bd38      	pop	{r3, r4, r5, pc}
 800296c:	20000004 	.word	0x20000004

08002970 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002970:	4907      	ldr	r1, [pc, #28]	@ (8002990 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002972:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002974:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002976:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800297a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800297e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002980:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002982:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002986:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800298a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002994:	4b1b      	ldr	r3, [pc, #108]	@ (8002a04 <HAL_NVIC_SetPriority+0x70>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800299c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800299e:	f1c3 0e07 	rsb	lr, r3, #7
 80029a2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029a6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029aa:	bf28      	it	cs
 80029ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029b0:	f1bc 0f06 	cmp.w	ip, #6
 80029b4:	d91c      	bls.n	80029f0 <HAL_NVIC_SetPriority+0x5c>
 80029b6:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029be:	fa03 f30c 	lsl.w	r3, r3, ip
 80029c2:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80029ca:	fa03 f30e 	lsl.w	r3, r3, lr
 80029ce:	ea21 0303 	bic.w	r3, r1, r3
 80029d2:	fa03 f30c 	lsl.w	r3, r3, ip
 80029d6:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d8:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80029da:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029dc:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80029de:	db0a      	blt.n	80029f6 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80029e4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80029e8:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80029ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80029f0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f2:	4694      	mov	ip, r2
 80029f4:	e7e7      	b.n	80029c6 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f6:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <HAL_NVIC_SetPriority+0x74>)
 80029f8:	f000 000f 	and.w	r0, r0, #15
 80029fc:	4402      	add	r2, r0
 80029fe:	7613      	strb	r3, [r2, #24]
 8002a00:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a04:	e000ed00 	.word	0xe000ed00
 8002a08:	e000ecfc 	.word	0xe000ecfc

08002a0c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a0c:	2800      	cmp	r0, #0
 8002a0e:	db07      	blt.n	8002a20 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a10:	4a04      	ldr	r2, [pc, #16]	@ (8002a24 <HAL_NVIC_EnableIRQ+0x18>)
 8002a12:	0941      	lsrs	r1, r0, #5
 8002a14:	2301      	movs	r3, #1
 8002a16:	f000 001f 	and.w	r0, r0, #31
 8002a1a:	4083      	lsls	r3, r0
 8002a1c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000e100 	.word	0xe000e100

08002a28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a28:	b538      	push	{r3, r4, r5, lr}
 8002a2a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002a2c:	f7ff ff88 	bl	8002940 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a30:	2c00      	cmp	r4, #0
 8002a32:	d06d      	beq.n	8002b10 <HAL_DMA_Init+0xe8>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a34:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002a36:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a38:	2102      	movs	r1, #2
 8002a3a:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8002a3e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	f022 0201 	bic.w	r2, r2, #1
 8002a48:	4605      	mov	r5, r0
 8002a4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a4c:	e005      	b.n	8002a5a <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a4e:	f7ff ff77 	bl	8002940 <HAL_GetTick>
 8002a52:	1b43      	subs	r3, r0, r5
 8002a54:	2b05      	cmp	r3, #5
 8002a56:	d837      	bhi.n	8002ac8 <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	07d1      	lsls	r1, r2, #31
 8002a5e:	d4f6      	bmi.n	8002a4e <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a60:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8002a64:	68e1      	ldr	r1, [r4, #12]
 8002a66:	4302      	orrs	r2, r0
 8002a68:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6a:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a6e:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a70:	432a      	orrs	r2, r5
 8002a72:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a74:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8002a76:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a78:	4302      	orrs	r2, r0
 8002a7a:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a7c:	4931      	ldr	r1, [pc, #196]	@ (8002b44 <HAL_DMA_Init+0x11c>)
 8002a7e:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a80:	6a25      	ldr	r5, [r4, #32]
 8002a82:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a84:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a86:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002a88:	2904      	cmp	r1, #4
 8002a8a:	d024      	beq.n	8002ad6 <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a8c:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a8e:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a90:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a94:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a96:	b2d8      	uxtb	r0, r3
 8002a98:	4a2b      	ldr	r2, [pc, #172]	@ (8002b48 <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8002a9a:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a9c:	3810      	subs	r0, #16
 8002a9e:	fba2 5200 	umull	r5, r2, r2, r0
 8002aa2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aa4:	4929      	ldr	r1, [pc, #164]	@ (8002b4c <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aa6:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aaa:	5c89      	ldrb	r1, [r1, r2]
 8002aac:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 8002aae:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ab0:	bf88      	it	hi
 8002ab2:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ab4:	223f      	movs	r2, #63	@ 0x3f
 8002ab6:	408a      	lsls	r2, r1
 8002ab8:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aba:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002abc:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8002abe:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac0:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002ac2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8002ac6:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aca:	2220      	movs	r2, #32
 8002acc:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ace:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 8002ad2:	4618      	mov	r0, r3
}
 8002ad4:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ad6:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8002ada:	4329      	orrs	r1, r5
 8002adc:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 8002ade:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002ae0:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002ae2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ae4:	f021 0107 	bic.w	r1, r1, #7
 8002ae8:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002aea:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002aee:	2d00      	cmp	r5, #0
 8002af0:	d0d1      	beq.n	8002a96 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002af2:	b178      	cbz	r0, 8002b14 <HAL_DMA_Init+0xec>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002af4:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8002af8:	d016      	beq.n	8002b28 <HAL_DMA_Init+0x100>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002afa:	2a02      	cmp	r2, #2
 8002afc:	d903      	bls.n	8002b06 <HAL_DMA_Init+0xde>
 8002afe:	2a03      	cmp	r2, #3
 8002b00:	d1c9      	bne.n	8002a96 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b02:	01ea      	lsls	r2, r5, #7
 8002b04:	d5c7      	bpl.n	8002a96 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b06:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8002b08:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b0a:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002b0c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8002b10:	2001      	movs	r0, #1
}
 8002b12:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002b14:	2a01      	cmp	r2, #1
 8002b16:	d003      	beq.n	8002b20 <HAL_DMA_Init+0xf8>
 8002b18:	f032 0202 	bics.w	r2, r2, #2
 8002b1c:	d1bb      	bne.n	8002a96 <HAL_DMA_Init+0x6e>
 8002b1e:	e7f0      	b.n	8002b02 <HAL_DMA_Init+0xda>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b20:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8002b24:	d1b7      	bne.n	8002a96 <HAL_DMA_Init+0x6e>
 8002b26:	e7ee      	b.n	8002b06 <HAL_DMA_Init+0xde>
    switch (tmp)
 8002b28:	2a03      	cmp	r2, #3
 8002b2a:	d8b4      	bhi.n	8002a96 <HAL_DMA_Init+0x6e>
 8002b2c:	a001      	add	r0, pc, #4	@ (adr r0, 8002b34 <HAL_DMA_Init+0x10c>)
 8002b2e:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002b32:	bf00      	nop
 8002b34:	08002b07 	.word	0x08002b07
 8002b38:	08002b03 	.word	0x08002b03
 8002b3c:	08002b07 	.word	0x08002b07
 8002b40:	08002b21 	.word	0x08002b21
 8002b44:	f010803f 	.word	0xf010803f
 8002b48:	aaaaaaab 	.word	0xaaaaaaab
 8002b4c:	08012df8 	.word	0x08012df8

08002b50 <HAL_DMA_Start_IT>:
{
 8002b50:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8002b52:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b56:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8002b58:	2c01      	cmp	r4, #1
 8002b5a:	d00a      	beq.n	8002b72 <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b5c:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8002b60:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b64:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8002b66:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b6a:	d005      	beq.n	8002b78 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8002b72:	2002      	movs	r0, #2
}
 8002b74:	bc70      	pop	{r4, r5, r6}
 8002b76:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b78:	2602      	movs	r6, #2
 8002b7a:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b7e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b80:	2600      	movs	r6, #0
 8002b82:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b84:	6826      	ldr	r6, [r4, #0]
 8002b86:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 8002b8a:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002b8c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b8e:	6883      	ldr	r3, [r0, #8]
 8002b90:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8002b92:	bf0e      	itee	eq
 8002b94:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8002b96:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b98:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b9a:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002b9c:	bf08      	it	eq
 8002b9e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba0:	233f      	movs	r3, #63	@ 0x3f
 8002ba2:	4093      	lsls	r3, r2
 8002ba4:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ba6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002ba8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002baa:	f043 0316 	orr.w	r3, r3, #22
 8002bae:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002bb0:	b11a      	cbz	r2, 8002bba <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	f043 0308 	orr.w	r3, r3, #8
 8002bb8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002bc0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002bc2:	6023      	str	r3, [r4, #0]
}
 8002bc4:	bc70      	pop	{r4, r5, r6}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_DMA_Abort>:
{
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bcc:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 8002bce:	f7ff feb7 	bl	8002940 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bd2:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d006      	beq.n	8002be8 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bda:	2380      	movs	r3, #128	@ 0x80
 8002bdc:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8002bde:	2300      	movs	r3, #0
 8002be0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8002be4:	2001      	movs	r0, #1
}
 8002be6:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	f022 0216 	bic.w	r2, r2, #22
 8002bf0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bf2:	695a      	ldr	r2, [r3, #20]
 8002bf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bf8:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bfa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002bfc:	4605      	mov	r5, r0
 8002bfe:	b342      	cbz	r2, 8002c52 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	f022 0208 	bic.w	r2, r2, #8
 8002c06:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c10:	e005      	b.n	8002c1e <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c12:	f7ff fe95 	bl	8002940 <HAL_GetTick>
 8002c16:	1b43      	subs	r3, r0, r5
 8002c18:	2b05      	cmp	r3, #5
 8002c1a:	d810      	bhi.n	8002c3e <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c1c:	6823      	ldr	r3, [r4, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f013 0301 	ands.w	r3, r3, #1
 8002c24:	d1f5      	bne.n	8002c12 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c26:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002c28:	223f      	movs	r2, #63	@ 0x3f
 8002c2a:	408a      	lsls	r2, r1
  return HAL_OK;
 8002c2c:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8002c2e:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8002c30:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c32:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002c34:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002c38:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002c3c:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c40:	2220      	movs	r2, #32
 8002c42:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002c44:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c46:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8002c50:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c52:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002c54:	2a00      	cmp	r2, #0
 8002c56:	d1d3      	bne.n	8002c00 <HAL_DMA_Abort+0x38>
 8002c58:	e7d6      	b.n	8002c08 <HAL_DMA_Abort+0x40>
 8002c5a:	bf00      	nop

08002c5c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c5c:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d003      	beq.n	8002c6c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c64:	2380      	movs	r3, #128	@ 0x80
 8002c66:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002c68:	2001      	movs	r0, #1
 8002c6a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002c6c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c6e:	2305      	movs	r3, #5
 8002c70:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002c74:	6813      	ldr	r3, [r2, #0]
 8002c76:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8002c7a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002c7c:	6013      	str	r3, [r2, #0]
}
 8002c7e:	4770      	bx	lr

08002c80 <HAL_DMA_IRQHandler>:
{
 8002c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c82:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c84:	4a67      	ldr	r2, [pc, #412]	@ (8002e24 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c86:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c88:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c8e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8002c90:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c92:	2208      	movs	r2, #8
 8002c94:	409a      	lsls	r2, r3
 8002c96:	422a      	tst	r2, r5
{
 8002c98:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c9a:	d003      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c9c:	6801      	ldr	r1, [r0, #0]
 8002c9e:	6808      	ldr	r0, [r1, #0]
 8002ca0:	0740      	lsls	r0, r0, #29
 8002ca2:	d478      	bmi.n	8002d96 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	422a      	tst	r2, r5
 8002caa:	d003      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cac:	6821      	ldr	r1, [r4, #0]
 8002cae:	6949      	ldr	r1, [r1, #20]
 8002cb0:	0608      	lsls	r0, r1, #24
 8002cb2:	d46a      	bmi.n	8002d8a <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb4:	2204      	movs	r2, #4
 8002cb6:	409a      	lsls	r2, r3
 8002cb8:	422a      	tst	r2, r5
 8002cba:	d003      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cbc:	6821      	ldr	r1, [r4, #0]
 8002cbe:	6809      	ldr	r1, [r1, #0]
 8002cc0:	0789      	lsls	r1, r1, #30
 8002cc2:	d45c      	bmi.n	8002d7e <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc4:	2210      	movs	r2, #16
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	422a      	tst	r2, r5
 8002cca:	d003      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ccc:	6821      	ldr	r1, [r4, #0]
 8002cce:	6808      	ldr	r0, [r1, #0]
 8002cd0:	0700      	lsls	r0, r0, #28
 8002cd2:	d441      	bmi.n	8002d58 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	409a      	lsls	r2, r3
 8002cd8:	422a      	tst	r2, r5
 8002cda:	d014      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cdc:	6821      	ldr	r1, [r4, #0]
 8002cde:	6808      	ldr	r0, [r1, #0]
 8002ce0:	06c0      	lsls	r0, r0, #27
 8002ce2:	d510      	bpl.n	8002d06 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ce4:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ce6:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8002cea:	2a05      	cmp	r2, #5
 8002cec:	d063      	beq.n	8002db6 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cee:	680b      	ldr	r3, [r1, #0]
 8002cf0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cf4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002cf6:	d07e      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cf8:	0319      	lsls	r1, r3, #12
 8002cfa:	f140 8089 	bpl.w	8002e10 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8002cfe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002d00:	b10b      	cbz	r3, 8002d06 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8002d02:	4620      	mov	r0, r4
 8002d04:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d06:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002d08:	b323      	cbz	r3, 8002d54 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d0a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002d0c:	07da      	lsls	r2, r3, #31
 8002d0e:	d51a      	bpl.n	8002d46 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8002d10:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d12:	4945      	ldr	r1, [pc, #276]	@ (8002e28 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d14:	2305      	movs	r3, #5
 8002d16:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002d1a:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d1c:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8002d20:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d24:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8002d26:	6013      	str	r3, [r2, #0]
 8002d28:	e002      	b.n	8002d30 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d2a:	6813      	ldr	r3, [r2, #0]
 8002d2c:	07db      	lsls	r3, r3, #31
 8002d2e:	d504      	bpl.n	8002d3a <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8002d30:	9b01      	ldr	r3, [sp, #4]
 8002d32:	3301      	adds	r3, #1
 8002d34:	42b3      	cmp	r3, r6
 8002d36:	9301      	str	r3, [sp, #4]
 8002d38:	d9f7      	bls.n	8002d2a <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002d3c:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002d42:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8002d46:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002d48:	b123      	cbz	r3, 8002d54 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8002d4a:	4620      	mov	r0, r4
}
 8002d4c:	b003      	add	sp, #12
 8002d4e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8002d52:	4718      	bx	r3
}
 8002d54:	b003      	add	sp, #12
 8002d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d58:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d5a:	680a      	ldr	r2, [r1, #0]
 8002d5c:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d60:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d62:	d122      	bne.n	8002daa <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d64:	05d2      	lsls	r2, r2, #23
 8002d66:	d403      	bmi.n	8002d70 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d68:	680a      	ldr	r2, [r1, #0]
 8002d6a:	f022 0208 	bic.w	r2, r2, #8
 8002d6e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002d70:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002d72:	2a00      	cmp	r2, #0
 8002d74:	d0ae      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002d76:	4620      	mov	r0, r4
 8002d78:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d7a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d7c:	e7aa      	b.n	8002cd4 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d7e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d82:	f042 0204 	orr.w	r2, r2, #4
 8002d86:	6562      	str	r2, [r4, #84]	@ 0x54
 8002d88:	e79c      	b.n	8002cc4 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d8a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d8e:	f042 0202 	orr.w	r2, r2, #2
 8002d92:	6562      	str	r2, [r4, #84]	@ 0x54
 8002d94:	e78e      	b.n	8002cb4 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d96:	6808      	ldr	r0, [r1, #0]
 8002d98:	f020 0004 	bic.w	r0, r0, #4
 8002d9c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d9e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002da0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002da2:	f042 0201 	orr.w	r2, r2, #1
 8002da6:	6562      	str	r2, [r4, #84]	@ 0x54
 8002da8:	e77c      	b.n	8002ca4 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002daa:	0311      	lsls	r1, r2, #12
 8002dac:	d5e0      	bpl.n	8002d70 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dae:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002db0:	2a00      	cmp	r2, #0
 8002db2:	d1e0      	bne.n	8002d76 <HAL_DMA_IRQHandler+0xf6>
 8002db4:	e78e      	b.n	8002cd4 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002db6:	680a      	ldr	r2, [r1, #0]
 8002db8:	f022 0216 	bic.w	r2, r2, #22
 8002dbc:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dbe:	694a      	ldr	r2, [r1, #20]
 8002dc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dc4:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dc6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002dc8:	b33a      	cbz	r2, 8002e1a <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dca:	680a      	ldr	r2, [r1, #0]
 8002dcc:	f022 0208 	bic.w	r2, r2, #8
 8002dd0:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd2:	223f      	movs	r2, #63	@ 0x3f
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8002dd8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dda:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002ddc:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8002dde:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002de0:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002de4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8002de8:	2900      	cmp	r1, #0
 8002dea:	d0b3      	beq.n	8002d54 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8002dec:	4620      	mov	r0, r4
}
 8002dee:	b003      	add	sp, #12
 8002df0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8002df4:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002df6:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002dfa:	d180      	bne.n	8002cfe <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dfc:	680a      	ldr	r2, [r1, #0]
 8002dfe:	f022 0210 	bic.w	r2, r2, #16
 8002e02:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002e04:	2201      	movs	r2, #1
 8002e06:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002e0a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8002e0e:	e776      	b.n	8002cfe <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8002e10:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f47f af75 	bne.w	8002d02 <HAL_DMA_IRQHandler+0x82>
 8002e18:	e775      	b.n	8002d06 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e1a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002e1c:	2a00      	cmp	r2, #0
 8002e1e:	d1d4      	bne.n	8002dca <HAL_DMA_IRQHandler+0x14a>
 8002e20:	e7d7      	b.n	8002dd2 <HAL_DMA_IRQHandler+0x152>
 8002e22:	bf00      	nop
 8002e24:	20000000 	.word	0x20000000
 8002e28:	1b4e81b5 	.word	0x1b4e81b5

08002e2c <HAL_DMA_GetState>:
  return hdma->State;
 8002e2c:	f890 0035 	ldrb.w	r0, [r0, #53]	@ 0x35
}
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop

08002e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e38:	4bc0      	ldr	r3, [pc, #768]	@ (800313c <HAL_GPIO_Init+0x308>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e3a:	680a      	ldr	r2, [r1, #0]
 8002e3c:	4298      	cmp	r0, r3
{
 8002e3e:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e40:	f04f 0300 	mov.w	r3, #0
    ioposition = 0x01U << position;
 8002e44:	f04f 0b01 	mov.w	fp, #1
 8002e48:	f000 80c4 	beq.w	8002fd4 <HAL_GPIO_Init+0x1a0>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e4c:	f8df a2fc 	ldr.w	sl, [pc, #764]	@ 800314c <HAL_GPIO_Init+0x318>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e50:	4689      	mov	r9, r1
 8002e52:	e002      	b.n	8002e5a <HAL_GPIO_Init+0x26>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e54:	3301      	adds	r3, #1
 8002e56:	2b10      	cmp	r3, #16
 8002e58:	d07b      	beq.n	8002f52 <HAL_GPIO_Init+0x11e>
    ioposition = 0x01U << position;
 8002e5a:	fa0b f103 	lsl.w	r1, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e5e:	ea01 0802 	and.w	r8, r1, r2
    if(iocurrent == ioposition)
 8002e62:	4391      	bics	r1, r2
 8002e64:	d1f6      	bne.n	8002e54 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e66:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8002e6a:	f004 0c03 	and.w	ip, r4, #3
 8002e6e:	0059      	lsls	r1, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e70:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e72:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e76:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e78:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e7a:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e7e:	d96b      	bls.n	8002f58 <HAL_GPIO_Init+0x124>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e80:	f1bc 0f03 	cmp.w	ip, #3
 8002e84:	f040 8174 	bne.w	8003170 <HAL_GPIO_Init+0x33c>
      temp = GPIOx->MODER;
 8002e88:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e8a:	fa0c f101 	lsl.w	r1, ip, r1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e8e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e90:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e92:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002e96:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e98:	d0dc      	beq.n	8002e54 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	9103      	str	r1, [sp, #12]
 8002e9e:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 8002ea2:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8002ea6:	f8ca 1044 	str.w	r1, [sl, #68]	@ 0x44
 8002eaa:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 8002eae:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8002eb2:	9103      	str	r1, [sp, #12]
 8002eb4:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002eb6:	f023 0103 	bic.w	r1, r3, #3
 8002eba:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ebe:	f003 0603 	and.w	r6, r3, #3
 8002ec2:	270f      	movs	r7, #15
 8002ec4:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 8002ec8:	00b6      	lsls	r6, r6, #2
 8002eca:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ece:	4f9c      	ldr	r7, [pc, #624]	@ (8003140 <HAL_GPIO_Init+0x30c>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8002ed0:	688d      	ldr	r5, [r1, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ed2:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ed4:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ed8:	d076      	beq.n	8002fc8 <HAL_GPIO_Init+0x194>
 8002eda:	4f9a      	ldr	r7, [pc, #616]	@ (8003144 <HAL_GPIO_Init+0x310>)
 8002edc:	42b8      	cmp	r0, r7
 8002ede:	f000 813b 	beq.w	8003158 <HAL_GPIO_Init+0x324>
 8002ee2:	f8df c26c 	ldr.w	ip, [pc, #620]	@ 8003150 <HAL_GPIO_Init+0x31c>
 8002ee6:	4560      	cmp	r0, ip
 8002ee8:	f000 813c 	beq.w	8003164 <HAL_GPIO_Init+0x330>
 8002eec:	f8df c264 	ldr.w	ip, [pc, #612]	@ 8003154 <HAL_GPIO_Init+0x320>
 8002ef0:	4560      	cmp	r0, ip
 8002ef2:	bf0c      	ite	eq
 8002ef4:	f04f 0c04 	moveq.w	ip, #4
 8002ef8:	f04f 0c07 	movne.w	ip, #7
 8002efc:	fa0c f606 	lsl.w	r6, ip, r6
 8002f00:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f02:	608d      	str	r5, [r1, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f04:	4990      	ldr	r1, [pc, #576]	@ (8003148 <HAL_GPIO_Init+0x314>)
 8002f06:	6889      	ldr	r1, [r1, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f08:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8002f0a:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002f0e:	4e8e      	ldr	r6, [pc, #568]	@ (8003148 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002f10:	bf54      	ite	pl
 8002f12:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002f14:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->RTSR = temp;
 8002f18:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8002f1a:	68f1      	ldr	r1, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002f1c:	4e8a      	ldr	r6, [pc, #552]	@ (8003148 <HAL_GPIO_Init+0x314>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f1e:	02a7      	lsls	r7, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002f20:	bf54      	ite	pl
 8002f22:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002f24:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->FTSR = temp;
 8002f28:	60f1      	str	r1, [r6, #12]

        temp = EXTI->EMR;
 8002f2a:	6871      	ldr	r1, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f2c:	03a6      	lsls	r6, r4, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002f2e:	4e86      	ldr	r6, [pc, #536]	@ (8003148 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002f30:	bf54      	ite	pl
 8002f32:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002f34:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR = temp;
 8002f38:	6071      	str	r1, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f3a:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f3c:	03e4      	lsls	r4, r4, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3e:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002f42:	4c81      	ldr	r4, [pc, #516]	@ (8003148 <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8002f44:	bf54      	ite	pl
 8002f46:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002f48:	ea48 0101 	orrmi.w	r1, r8, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f4c:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8002f4e:	6021      	str	r1, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f50:	d183      	bne.n	8002e5a <HAL_GPIO_Init+0x26>
      }
    }
  }
}
 8002f52:	b005      	add	sp, #20
 8002f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8002f58:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f5a:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f5e:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8002f62:	408e      	lsls	r6, r1
 8002f64:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8002f68:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8002f6a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f6c:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f70:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8002f74:	409e      	lsls	r6, r3
 8002f76:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 8002f7a:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8002f7c:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f7e:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f82:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8002f86:	408e      	lsls	r6, r1
 8002f88:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f8c:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8002f90:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f92:	f47f af79 	bne.w	8002e88 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3U];
 8002f96:	08de      	lsrs	r6, r3, #3
 8002f98:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8002f9c:	9601      	str	r6, [sp, #4]
 8002f9e:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fa0:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8002fa4:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fa6:	f003 0e07 	and.w	lr, r3, #7
 8002faa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002fae:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fb0:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fb4:	fa07 fe0e 	lsl.w	lr, r7, lr
 8002fb8:	9f00      	ldr	r7, [sp, #0]
 8002fba:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002fbe:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fc0:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002fc4:	623e      	str	r6, [r7, #32]
 8002fc6:	e75f      	b.n	8002e88 <HAL_GPIO_Init+0x54>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fc8:	f04f 0c01 	mov.w	ip, #1
 8002fcc:	fa0c f606 	lsl.w	r6, ip, r6
 8002fd0:	4335      	orrs	r5, r6
 8002fd2:	e796      	b.n	8002f02 <HAL_GPIO_Init+0xce>
        temp = EXTI->RTSR;
 8002fd4:	f8df 8170 	ldr.w	r8, [pc, #368]	@ 8003148 <HAL_GPIO_Init+0x314>
 8002fd8:	e002      	b.n	8002fe0 <HAL_GPIO_Init+0x1ac>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fda:	3301      	adds	r3, #1
 8002fdc:	2b10      	cmp	r3, #16
 8002fde:	d0b8      	beq.n	8002f52 <HAL_GPIO_Init+0x11e>
    ioposition = 0x01U << position;
 8002fe0:	fa0b f403 	lsl.w	r4, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fe4:	ea02 0604 	and.w	r6, r2, r4
    if(iocurrent == ioposition)
 8002fe8:	4394      	bics	r4, r2
 8002fea:	d1f6      	bne.n	8002fda <HAL_GPIO_Init+0x1a6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fec:	684d      	ldr	r5, [r1, #4]
 8002fee:	f005 0403 	and.w	r4, r5, #3
 8002ff2:	9400      	str	r4, [sp, #0]
 8002ff4:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ff6:	2403      	movs	r4, #3
 8002ff8:	fa04 fc07 	lsl.w	ip, r4, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ffc:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ffe:	ea6f 0a0c 	mvn.w	sl, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003002:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8003006:	f1bc 0f01 	cmp.w	ip, #1
 800300a:	d94c      	bls.n	80030a6 <HAL_GPIO_Init+0x272>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800300c:	2c03      	cmp	r4, #3
 800300e:	f040 80b9 	bne.w	8003184 <HAL_GPIO_Init+0x350>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8003016:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003018:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800301c:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800301e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003022:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003024:	d0d9      	beq.n	8002fda <HAL_GPIO_Init+0x1a6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003026:	4f49      	ldr	r7, [pc, #292]	@ (800314c <HAL_GPIO_Init+0x318>)
 8003028:	2400      	movs	r4, #0
 800302a:	9403      	str	r4, [sp, #12]
 800302c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800302e:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8003032:	647c      	str	r4, [r7, #68]	@ 0x44
 8003034:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003036:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 800303a:	9403      	str	r4, [sp, #12]
 800303c:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800303e:	f023 0403 	bic.w	r4, r3, #3
 8003042:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8003046:	f504 349c 	add.w	r4, r4, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800304a:	f003 0703 	and.w	r7, r3, #3
 800304e:	f04f 0c0f 	mov.w	ip, #15
 8003052:	00bf      	lsls	r7, r7, #2
 8003054:	fa0c f707 	lsl.w	r7, ip, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 8003058:	f8d4 c008 	ldr.w	ip, [r4, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800305c:	ea2c 0707 	bic.w	r7, ip, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003060:	60a7      	str	r7, [r4, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003062:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp = EXTI->RTSR;
 8003066:	f8d8 4008 	ldr.w	r4, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 800306a:	ea6f 0706 	mvn.w	r7, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800306e:	d162      	bne.n	8003136 <HAL_GPIO_Init+0x302>
        temp &= ~((uint32_t)iocurrent);
 8003070:	403c      	ands	r4, r7
        EXTI->RTSR = temp;
 8003072:	f8c8 4008 	str.w	r4, [r8, #8]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003076:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        temp = EXTI->FTSR;
 800307a:	f8d8 400c 	ldr.w	r4, [r8, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800307e:	d158      	bne.n	8003132 <HAL_GPIO_Init+0x2fe>
        temp &= ~((uint32_t)iocurrent);
 8003080:	403c      	ands	r4, r7
        EXTI->FTSR = temp;
 8003082:	f8c8 400c 	str.w	r4, [r8, #12]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003086:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        temp = EXTI->EMR;
 800308a:	f8d8 4004 	ldr.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800308e:	d14e      	bne.n	800312e <HAL_GPIO_Init+0x2fa>
        temp &= ~((uint32_t)iocurrent);
 8003090:	403c      	ands	r4, r7
        EXTI->EMR = temp;
 8003092:	f8c8 4004 	str.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003096:	03ed      	lsls	r5, r5, #15
        temp = EXTI->IMR;
 8003098:	f8d8 4000 	ldr.w	r4, [r8]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800309c:	d445      	bmi.n	800312a <HAL_GPIO_Init+0x2f6>
        temp &= ~((uint32_t)iocurrent);
 800309e:	403c      	ands	r4, r7
        EXTI->IMR = temp;
 80030a0:	f8c8 4000 	str.w	r4, [r8]
 80030a4:	e799      	b.n	8002fda <HAL_GPIO_Init+0x1a6>
        temp = GPIOx->OSPEEDR; 
 80030a6:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030aa:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030ac:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030b0:	fa04 fc07 	lsl.w	ip, r4, r7
 80030b4:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 80030b8:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 80030bc:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030c0:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c4:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030c8:	fa0c fc03 	lsl.w	ip, ip, r3
 80030cc:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 80030d0:	f8c0 c004 	str.w	ip, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030d4:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 80030d6:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030da:	fa04 fc07 	lsl.w	ip, r4, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030de:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030e0:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030e4:	ea4c 0c0e 	orr.w	ip, ip, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030e8:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80030ea:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ee:	d190      	bne.n	8003012 <HAL_GPIO_Init+0x1de>
        temp = GPIOx->AFR[position >> 3U];
 80030f0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80030f4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030f8:	690c      	ldr	r4, [r1, #16]
 80030fa:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030fe:	f003 0e07 	and.w	lr, r3, #7
 8003102:	f50c 3c00 	add.w	ip, ip, #131072	@ 0x20000
 8003106:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800310a:	fa04 f40e 	lsl.w	r4, r4, lr
        temp = GPIOx->AFR[position >> 3U];
 800310e:	f8dc 9020 	ldr.w	r9, [ip, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003112:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003114:	240f      	movs	r4, #15
 8003116:	fa04 fe0e 	lsl.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800311a:	9c01      	ldr	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800311c:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003120:	ea44 0e09 	orr.w	lr, r4, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003124:	f8cc e020 	str.w	lr, [ip, #32]
 8003128:	e773      	b.n	8003012 <HAL_GPIO_Init+0x1de>
          temp |= iocurrent;
 800312a:	4334      	orrs	r4, r6
 800312c:	e7b8      	b.n	80030a0 <HAL_GPIO_Init+0x26c>
          temp |= iocurrent;
 800312e:	4334      	orrs	r4, r6
 8003130:	e7af      	b.n	8003092 <HAL_GPIO_Init+0x25e>
          temp |= iocurrent;
 8003132:	4334      	orrs	r4, r6
 8003134:	e7a5      	b.n	8003082 <HAL_GPIO_Init+0x24e>
          temp |= iocurrent;
 8003136:	4334      	orrs	r4, r6
 8003138:	e79b      	b.n	8003072 <HAL_GPIO_Init+0x23e>
 800313a:	bf00      	nop
 800313c:	40020000 	.word	0x40020000
 8003140:	40020400 	.word	0x40020400
 8003144:	40020800 	.word	0x40020800
 8003148:	40013c00 	.word	0x40013c00
 800314c:	40023800 	.word	0x40023800
 8003150:	40020c00 	.word	0x40020c00
 8003154:	40021000 	.word	0x40021000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003158:	f04f 0c02 	mov.w	ip, #2
 800315c:	fa0c f606 	lsl.w	r6, ip, r6
 8003160:	4335      	orrs	r5, r6
 8003162:	e6ce      	b.n	8002f02 <HAL_GPIO_Init+0xce>
 8003164:	f04f 0c03 	mov.w	ip, #3
 8003168:	fa0c f606 	lsl.w	r6, ip, r6
 800316c:	4335      	orrs	r5, r6
 800316e:	e6c8      	b.n	8002f02 <HAL_GPIO_Init+0xce>
        temp = GPIOx->PUPDR;
 8003170:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003172:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003176:	f8d9 6008 	ldr.w	r6, [r9, #8]
 800317a:	408e      	lsls	r6, r1
 800317c:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 8003180:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003182:	e681      	b.n	8002e88 <HAL_GPIO_Init+0x54>
        temp = GPIOx->PUPDR;
 8003184:	f8df e018 	ldr.w	lr, [pc, #24]	@ 80031a0 <HAL_GPIO_Init+0x36c>
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003188:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 800318a:	f8de 900c 	ldr.w	r9, [lr, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800318e:	fa04 fc07 	lsl.w	ip, r4, r7
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003192:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003196:	ea4c 0c09 	orr.w	ip, ip, r9
        GPIOx->PUPDR = temp;
 800319a:	f8ce c00c 	str.w	ip, [lr, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800319e:	e738      	b.n	8003012 <HAL_GPIO_Init+0x1de>
 80031a0:	40020000 	.word	0x40020000

080031a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031a4:	b902      	cbnz	r2, 80031a8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031a6:	0409      	lsls	r1, r1, #16
 80031a8:	6181      	str	r1, [r0, #24]
  }
}
 80031aa:	4770      	bx	lr

080031ac <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031ac:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031ae:	ea01 0203 	and.w	r2, r1, r3
 80031b2:	ea21 0103 	bic.w	r1, r1, r3
 80031b6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80031ba:	6181      	str	r1, [r0, #24]
}
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop

080031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80031c0:	b530      	push	{r4, r5, lr}
 80031c2:	4604      	mov	r4, r0
 80031c4:	1c48      	adds	r0, r1, #1
 80031c6:	b083      	sub	sp, #12
 80031c8:	d121      	bne.n	800320e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	e002      	b.n	80031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x14>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	0555      	lsls	r5, r2, #21
 80031d2:	d405      	bmi.n	80031e0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	0792      	lsls	r2, r2, #30
 80031d8:	d5f9      	bpl.n	80031ce <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0xe>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80031da:	2000      	movs	r0, #0
}
 80031dc:	b003      	add	sp, #12
 80031de:	bd30      	pop	{r4, r5, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80031e8:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031ea:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80031ee:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031f0:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80031f2:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031f4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031f8:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031fe:	f043 0304 	orr.w	r3, r3, #4
 8003202:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003204:	2300      	movs	r3, #0
 8003206:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800320a:	2001      	movs	r0, #1
 800320c:	e7e6      	b.n	80031dc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
 800320e:	6820      	ldr	r0, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003210:	6945      	ldr	r5, [r0, #20]
 8003212:	07ad      	lsls	r5, r5, #30
 8003214:	4603      	mov	r3, r0
 8003216:	d4e0      	bmi.n	80031da <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003218:	6940      	ldr	r0, [r0, #20]
 800321a:	0540      	lsls	r0, r0, #21
 800321c:	d4e0      	bmi.n	80031e0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
 800321e:	e9cd 1200 	strd	r1, r2, [sp]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003222:	f7ff fb8d 	bl	8002940 <HAL_GetTick>
 8003226:	9a01      	ldr	r2, [sp, #4]
 8003228:	9900      	ldr	r1, [sp, #0]
 800322a:	1a83      	subs	r3, r0, r2
 800322c:	4299      	cmp	r1, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800322e:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003230:	d301      	bcc.n	8003236 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x76>
 8003232:	2900      	cmp	r1, #0
 8003234:	d1ec      	bne.n	8003210 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x50>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003236:	6943      	ldr	r3, [r0, #20]
 8003238:	079b      	lsls	r3, r3, #30
 800323a:	d4e9      	bmi.n	8003210 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x50>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800323c:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 800323e:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003240:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003242:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003246:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800324a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800324c:	4313      	orrs	r3, r2
 800324e:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8003250:	e7d8      	b.n	8003204 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x44>
 8003252:	bf00      	nop

08003254 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003254:	b530      	push	{r4, r5, lr}
 8003256:	4604      	mov	r4, r0
 8003258:	1c48      	adds	r0, r1, #1
 800325a:	b083      	sub	sp, #12
 800325c:	d121      	bne.n	80032a2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x4e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	e002      	b.n	8003268 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x14>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003262:	695a      	ldr	r2, [r3, #20]
 8003264:	0555      	lsls	r5, r2, #21
 8003266:	d405      	bmi.n	8003274 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	0712      	lsls	r2, r2, #28
 800326c:	d5f9      	bpl.n	8003262 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0xe>
  return HAL_OK;
 800326e:	2000      	movs	r0, #0
}
 8003270:	b003      	add	sp, #12
 8003272:	bd30      	pop	{r4, r5, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800327a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800327c:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800327e:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8003282:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003286:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003288:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800328c:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003290:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003292:	f043 0304 	orr.w	r3, r3, #4
 8003296:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003298:	2300      	movs	r3, #0
 800329a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800329e:	2001      	movs	r0, #1
 80032a0:	e7e6      	b.n	8003270 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1c>
 80032a2:	6820      	ldr	r0, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032a4:	6945      	ldr	r5, [r0, #20]
 80032a6:	072d      	lsls	r5, r5, #28
 80032a8:	4603      	mov	r3, r0
 80032aa:	d4e0      	bmi.n	800326e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ac:	6940      	ldr	r0, [r0, #20]
 80032ae:	0540      	lsls	r0, r0, #21
 80032b0:	d4e0      	bmi.n	8003274 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
 80032b2:	e9cd 1200 	strd	r1, r2, [sp]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b6:	f7ff fb43 	bl	8002940 <HAL_GetTick>
 80032ba:	9a01      	ldr	r2, [sp, #4]
 80032bc:	9900      	ldr	r1, [sp, #0]
 80032be:	1a83      	subs	r3, r0, r2
 80032c0:	4299      	cmp	r1, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032c2:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c4:	d301      	bcc.n	80032ca <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x76>
 80032c6:	2900      	cmp	r1, #0
 80032c8:	d1ec      	bne.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x50>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032ca:	6943      	ldr	r3, [r0, #20]
 80032cc:	071b      	lsls	r3, r3, #28
 80032ce:	d4e9      	bmi.n	80032a4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x50>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032d0:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 80032d2:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032d4:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032d6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032da:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80032e0:	4313      	orrs	r3, r2
 80032e2:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 80032e4:	e7d8      	b.n	8003298 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x44>
 80032e6:	bf00      	nop

080032e8 <I2C_RequestMemoryRead>:
{
 80032e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ec:	6805      	ldr	r5, [r0, #0]
{
 80032ee:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032f0:	682b      	ldr	r3, [r5, #0]
{
 80032f2:	b085      	sub	sp, #20
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032f8:	602b      	str	r3, [r5, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032fa:	682b      	ldr	r3, [r5, #0]
{
 80032fc:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003304:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
{
 8003308:	4606      	mov	r6, r0
 800330a:	4617      	mov	r7, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800330c:	602b      	str	r3, [r5, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800330e:	d13a      	bne.n	8003386 <I2C_RequestMemoryRead+0x9e>
 8003310:	696c      	ldr	r4, [r5, #20]
 8003312:	07e2      	lsls	r2, r4, #31
 8003314:	d5fc      	bpl.n	8003310 <I2C_RequestMemoryRead+0x28>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003316:	f001 03fe 	and.w	r3, r1, #254	@ 0xfe
 800331a:	b2cc      	uxtb	r4, r1
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800331c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800331e:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003320:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003324:	4630      	mov	r0, r6
 8003326:	f7ff ff4b 	bl	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 800332a:	b118      	cbz	r0, 8003334 <I2C_RequestMemoryRead+0x4c>
    return HAL_ERROR;
 800332c:	2001      	movs	r0, #1
}
 800332e:	b005      	add	sp, #20
 8003330:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003334:	9003      	str	r0, [sp, #12]
 8003336:	6830      	ldr	r0, [r6, #0]
 8003338:	6943      	ldr	r3, [r0, #20]
 800333a:	9303      	str	r3, [sp, #12]
 800333c:	6983      	ldr	r3, [r0, #24]
 800333e:	9303      	str	r3, [sp, #12]
 8003340:	9b03      	ldr	r3, [sp, #12]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003342:	6943      	ldr	r3, [r0, #20]
 8003344:	0619      	lsls	r1, r3, #24
 8003346:	d467      	bmi.n	8003418 <I2C_RequestMemoryRead+0x130>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003348:	6943      	ldr	r3, [r0, #20]
 800334a:	055a      	lsls	r2, r3, #21
 800334c:	d5f9      	bpl.n	8003342 <I2C_RequestMemoryRead+0x5a>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 800334e:	2300      	movs	r3, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003350:	f46f 6180 	mvn.w	r1, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8003354:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003356:	6141      	str	r1, [r0, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003358:	6333      	str	r3, [r6, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800335a:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800335e:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003362:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	6433      	str	r3, [r6, #64]	@ 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800336a:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800336c:	2200      	movs	r2, #0
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800336e:	2b04      	cmp	r3, #4
          __HAL_UNLOCK(hi2c);
 8003370:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003374:	d1da      	bne.n	800332c <I2C_RequestMemoryRead+0x44>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003376:	6803      	ldr	r3, [r0, #0]
 8003378:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800337c:	6003      	str	r3, [r0, #0]
 800337e:	e7d5      	b.n	800332c <I2C_RequestMemoryRead+0x44>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003380:	f1b9 0f00 	cmp.w	r9, #0
 8003384:	d00b      	beq.n	800339e <I2C_RequestMemoryRead+0xb6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003386:	696b      	ldr	r3, [r5, #20]
 8003388:	07d8      	lsls	r0, r3, #31
 800338a:	d46d      	bmi.n	8003468 <I2C_RequestMemoryRead+0x180>
 800338c:	9101      	str	r1, [sp, #4]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800338e:	f7ff fad7 	bl	8002940 <HAL_GetTick>
 8003392:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003394:	6835      	ldr	r5, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003396:	9901      	ldr	r1, [sp, #4]
 8003398:	1ac3      	subs	r3, r0, r3
 800339a:	4599      	cmp	r9, r3
 800339c:	d2f0      	bcs.n	8003380 <I2C_RequestMemoryRead+0x98>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800339e:	696b      	ldr	r3, [r5, #20]
 80033a0:	07db      	lsls	r3, r3, #31
 80033a2:	d4f0      	bmi.n	8003386 <I2C_RequestMemoryRead+0x9e>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033a4:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 80033a6:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033a8:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033aa:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033ae:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033b2:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80033b4:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033b8:	f043 0320 	orr.w	r3, r3, #32
 80033bc:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033be:	682b      	ldr	r3, [r5, #0]
 80033c0:	05dc      	lsls	r4, r3, #23
 80033c2:	d425      	bmi.n	8003410 <I2C_RequestMemoryRead+0x128>
    return HAL_TIMEOUT;
 80033c4:	2003      	movs	r0, #3
 80033c6:	e7b2      	b.n	800332e <I2C_RequestMemoryRead+0x46>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033c8:	6803      	ldr	r3, [r0, #0]
 80033ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ce:	6003      	str	r3, [r0, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033d0:	6943      	ldr	r3, [r0, #20]
 80033d2:	07db      	lsls	r3, r3, #31
 80033d4:	d43c      	bmi.n	8003450 <I2C_RequestMemoryRead+0x168>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033d6:	f7ff fab3 	bl	8002940 <HAL_GetTick>
 80033da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80033dc:	1ac3      	subs	r3, r0, r3
 80033de:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033e0:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e2:	d302      	bcc.n	80033ea <I2C_RequestMemoryRead+0x102>
 80033e4:	f1b9 0f00 	cmp.w	r9, #0
 80033e8:	d1f2      	bne.n	80033d0 <I2C_RequestMemoryRead+0xe8>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80033ea:	6943      	ldr	r3, [r0, #20]
 80033ec:	07d9      	lsls	r1, r3, #31
 80033ee:	d4ef      	bmi.n	80033d0 <I2C_RequestMemoryRead+0xe8>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033f0:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 80033f2:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033f4:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033f6:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033fa:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033fe:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003400:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003404:	f043 0320 	orr.w	r3, r3, #32
 8003408:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800340a:	6803      	ldr	r3, [r0, #0]
 800340c:	05da      	lsls	r2, r3, #23
 800340e:	d5d9      	bpl.n	80033c4 <I2C_RequestMemoryRead+0xdc>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003410:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003414:	6433      	str	r3, [r6, #64]	@ 0x40
 8003416:	e7d5      	b.n	80033c4 <I2C_RequestMemoryRead+0xdc>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003418:	f1b8 0f01 	cmp.w	r8, #1
 800341c:	d008      	beq.n	8003430 <I2C_RequestMemoryRead+0x148>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800341e:	0a3b      	lsrs	r3, r7, #8
 8003420:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003422:	6943      	ldr	r3, [r0, #20]
 8003424:	0619      	lsls	r1, r3, #24
 8003426:	d403      	bmi.n	8003430 <I2C_RequestMemoryRead+0x148>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003428:	6943      	ldr	r3, [r0, #20]
 800342a:	055a      	lsls	r2, r3, #21
 800342c:	d5f9      	bpl.n	8003422 <I2C_RequestMemoryRead+0x13a>
 800342e:	e78e      	b.n	800334e <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003430:	b2ff      	uxtb	r7, r7
 8003432:	6107      	str	r7, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003434:	6943      	ldr	r3, [r0, #20]
 8003436:	061a      	lsls	r2, r3, #24
 8003438:	d403      	bmi.n	8003442 <I2C_RequestMemoryRead+0x15a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800343a:	6943      	ldr	r3, [r0, #20]
 800343c:	055b      	lsls	r3, r3, #21
 800343e:	d5f9      	bpl.n	8003434 <I2C_RequestMemoryRead+0x14c>
 8003440:	e785      	b.n	800334e <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003442:	6803      	ldr	r3, [r0, #0]
 8003444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003448:	6003      	str	r3, [r0, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800344a:	6943      	ldr	r3, [r0, #20]
 800344c:	07dd      	lsls	r5, r3, #31
 800344e:	d5fc      	bpl.n	800344a <I2C_RequestMemoryRead+0x162>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003450:	f044 0401 	orr.w	r4, r4, #1
 8003454:	6104      	str	r4, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003456:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003458:	4649      	mov	r1, r9
 800345a:	4630      	mov	r0, r6
 800345c:	f7ff feb0 	bl	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8003460:	3800      	subs	r0, #0
 8003462:	bf18      	it	ne
 8003464:	2001      	movne	r0, #1
 8003466:	e762      	b.n	800332e <I2C_RequestMemoryRead+0x46>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003468:	f001 03fe 	and.w	r3, r1, #254	@ 0xfe
 800346c:	b2cc      	uxtb	r4, r1
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800346e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003470:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003472:	4649      	mov	r1, r9
 8003474:	4630      	mov	r0, r6
 8003476:	f7ff fea3 	bl	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 800347a:	2800      	cmp	r0, #0
 800347c:	f47f af56 	bne.w	800332c <I2C_RequestMemoryRead+0x44>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003480:	9003      	str	r0, [sp, #12]
 8003482:	6830      	ldr	r0, [r6, #0]
 8003484:	6943      	ldr	r3, [r0, #20]
 8003486:	9303      	str	r3, [sp, #12]
 8003488:	6983      	ldr	r3, [r0, #24]
 800348a:	9303      	str	r3, [sp, #12]
 800348c:	9b03      	ldr	r3, [sp, #12]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800348e:	6943      	ldr	r3, [r0, #20]
 8003490:	061d      	lsls	r5, r3, #24
 8003492:	d41b      	bmi.n	80034cc <I2C_RequestMemoryRead+0x1e4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003494:	6943      	ldr	r3, [r0, #20]
 8003496:	055b      	lsls	r3, r3, #21
 8003498:	f53f af59 	bmi.w	800334e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349c:	f7ff fa50 	bl	8002940 <HAL_GetTick>
 80034a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034a2:	1ac3      	subs	r3, r0, r3
 80034a4:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034a6:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a8:	d302      	bcc.n	80034b0 <I2C_RequestMemoryRead+0x1c8>
 80034aa:	f1b9 0f00 	cmp.w	r9, #0
 80034ae:	d1ee      	bne.n	800348e <I2C_RequestMemoryRead+0x1a6>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034b0:	6943      	ldr	r3, [r0, #20]
 80034b2:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 80034b6:	d1ea      	bne.n	800348e <I2C_RequestMemoryRead+0x1a6>
          hi2c->State               = HAL_I2C_STATE_READY;
 80034b8:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034bc:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c0:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034c4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 80034c6:	4313      	orrs	r3, r2
 80034c8:	6433      	str	r3, [r6, #64]	@ 0x40
          return HAL_ERROR;
 80034ca:	e74e      	b.n	800336a <I2C_RequestMemoryRead+0x82>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034cc:	f1b8 0f01 	cmp.w	r8, #1
 80034d0:	d017      	beq.n	8003502 <I2C_RequestMemoryRead+0x21a>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034d2:	0a3b      	lsrs	r3, r7, #8
 80034d4:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d6:	6943      	ldr	r3, [r0, #20]
 80034d8:	061d      	lsls	r5, r3, #24
 80034da:	d412      	bmi.n	8003502 <I2C_RequestMemoryRead+0x21a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034dc:	6943      	ldr	r3, [r0, #20]
 80034de:	055b      	lsls	r3, r3, #21
 80034e0:	f53f af35 	bmi.w	800334e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034e4:	f7ff fa2c 	bl	8002940 <HAL_GetTick>
 80034e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034ea:	1ac3      	subs	r3, r0, r3
 80034ec:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034ee:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f0:	d302      	bcc.n	80034f8 <I2C_RequestMemoryRead+0x210>
 80034f2:	f1b9 0f00 	cmp.w	r9, #0
 80034f6:	d1ee      	bne.n	80034d6 <I2C_RequestMemoryRead+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034f8:	6943      	ldr	r3, [r0, #20]
 80034fa:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 80034fe:	d1ea      	bne.n	80034d6 <I2C_RequestMemoryRead+0x1ee>
 8003500:	e7da      	b.n	80034b8 <I2C_RequestMemoryRead+0x1d0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003502:	b2ff      	uxtb	r7, r7
 8003504:	6107      	str	r7, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003506:	6943      	ldr	r3, [r0, #20]
 8003508:	061f      	lsls	r7, r3, #24
 800350a:	f53f af5d 	bmi.w	80033c8 <I2C_RequestMemoryRead+0xe0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350e:	6943      	ldr	r3, [r0, #20]
 8003510:	0559      	lsls	r1, r3, #21
 8003512:	f53f af1c 	bmi.w	800334e <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003516:	f7ff fa13 	bl	8002940 <HAL_GetTick>
 800351a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800351c:	1ac3      	subs	r3, r0, r3
 800351e:	4599      	cmp	r9, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003520:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003522:	d302      	bcc.n	800352a <I2C_RequestMemoryRead+0x242>
 8003524:	f1b9 0f00 	cmp.w	r9, #0
 8003528:	d1ed      	bne.n	8003506 <I2C_RequestMemoryRead+0x21e>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800352a:	6943      	ldr	r3, [r0, #20]
 800352c:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8003530:	d1e9      	bne.n	8003506 <I2C_RequestMemoryRead+0x21e>
 8003532:	e7c1      	b.n	80034b8 <I2C_RequestMemoryRead+0x1d0>

08003534 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003534:	2800      	cmp	r0, #0
 8003536:	f000 80b8 	beq.w	80036aa <HAL_I2C_Init+0x176>
{
 800353a:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800353c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003540:	4604      	mov	r4, r0
 8003542:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8098 	beq.w	800367c <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 800354c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800354e:	2224      	movs	r2, #36	@ 0x24
 8003550:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	f022 0201 	bic.w	r2, r2, #1
 800355a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003562:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800356a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800356c:	f001 fdcc 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003570:	4b4f      	ldr	r3, [pc, #316]	@ (80036b0 <HAL_I2C_Init+0x17c>)
 8003572:	6865      	ldr	r5, [r4, #4]
 8003574:	429d      	cmp	r5, r3
 8003576:	d84f      	bhi.n	8003618 <HAL_I2C_Init+0xe4>
 8003578:	4b4e      	ldr	r3, [pc, #312]	@ (80036b4 <HAL_I2C_Init+0x180>)
 800357a:	4298      	cmp	r0, r3
 800357c:	d97c      	bls.n	8003678 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 800357e:	4b4e      	ldr	r3, [pc, #312]	@ (80036b8 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003580:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8003582:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003586:	1e43      	subs	r3, r0, #1
 8003588:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800358c:	6822      	ldr	r2, [r4, #0]
 800358e:	6851      	ldr	r1, [r2, #4]
 8003590:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003594:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 8003598:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800359a:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 800359c:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035a0:	f10c 0c01 	add.w	ip, ip, #1
 80035a4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80035a8:	ea41 010c 	orr.w	r1, r1, ip
 80035ac:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035ae:	69d1      	ldr	r1, [r2, #28]
 80035b0:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80035b4:	3301      	adds	r3, #1
 80035b6:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 80035ba:	4203      	tst	r3, r0
 80035bc:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80035c0:	d161      	bne.n	8003686 <HAL_I2C_Init+0x152>
 80035c2:	2304      	movs	r3, #4
 80035c4:	430b      	orrs	r3, r1
 80035c6:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035c8:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80035cc:	6811      	ldr	r1, [r2, #0]
 80035ce:	4303      	orrs	r3, r0
 80035d0:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 80035d4:	430b      	orrs	r3, r1
 80035d6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035d8:	6891      	ldr	r1, [r2, #8]
 80035da:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80035de:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 80035e2:	4303      	orrs	r3, r0
 80035e4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80035e8:	430b      	orrs	r3, r1
 80035ea:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035ec:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80035f0:	68d1      	ldr	r1, [r2, #12]
 80035f2:	4303      	orrs	r3, r0
 80035f4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80035f8:	430b      	orrs	r3, r1
 80035fa:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80035fc:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035fe:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8003600:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8003604:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 8003606:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003608:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800360a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800360e:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 8003614:	4618      	mov	r0, r3
}
 8003616:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003618:	4b28      	ldr	r3, [pc, #160]	@ (80036bc <HAL_I2C_Init+0x188>)
 800361a:	4298      	cmp	r0, r3
 800361c:	d92c      	bls.n	8003678 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800361e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003620:	4b25      	ldr	r3, [pc, #148]	@ (80036b8 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003622:	4e27      	ldr	r6, [pc, #156]	@ (80036c0 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 8003624:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003628:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800362a:	6850      	ldr	r0, [r2, #4]
 800362c:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8003630:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 8003634:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8003636:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800363a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800363e:	fb00 f101 	mul.w	r1, r0, r1
 8003642:	fba6 6101 	umull	r6, r1, r6, r1
 8003646:	6a10      	ldr	r0, [r2, #32]
 8003648:	0989      	lsrs	r1, r1, #6
 800364a:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 800364e:	3101      	adds	r1, #1
 8003650:	4301      	orrs	r1, r0
 8003652:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003654:	69d1      	ldr	r1, [r2, #28]
 8003656:	68a0      	ldr	r0, [r4, #8]
 8003658:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 800365c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8003660:	b9a0      	cbnz	r0, 800368c <HAL_I2C_Init+0x158>
 8003662:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003666:	fbb3 f3f5 	udiv	r3, r3, r5
 800366a:	3301      	adds	r3, #1
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	b1cb      	cbz	r3, 80036a6 <HAL_I2C_Init+0x172>
 8003672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003676:	e7a5      	b.n	80035c4 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8003678:	2001      	movs	r0, #1
}
 800367a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800367c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8003680:	f7fe fb36 	bl	8001cf0 <HAL_I2C_MspInit>
 8003684:	e762      	b.n	800354c <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003686:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800368a:	e79b      	b.n	80035c4 <HAL_I2C_Init+0x90>
 800368c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8003690:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8003694:	fbb3 f3f5 	udiv	r3, r3, r5
 8003698:	3301      	adds	r3, #1
 800369a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369e:	b113      	cbz	r3, 80036a6 <HAL_I2C_Init+0x172>
 80036a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80036a4:	e78e      	b.n	80035c4 <HAL_I2C_Init+0x90>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e78c      	b.n	80035c4 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80036aa:	2001      	movs	r0, #1
}
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	000186a0 	.word	0x000186a0
 80036b4:	001e847f 	.word	0x001e847f
 80036b8:	431bde83 	.word	0x431bde83
 80036bc:	003d08ff 	.word	0x003d08ff
 80036c0:	10624dd3 	.word	0x10624dd3

080036c4 <HAL_I2C_Master_Transmit>:
{
 80036c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036c8:	4604      	mov	r4, r0
 80036ca:	b082      	sub	sp, #8
 80036cc:	4699      	mov	r9, r3
 80036ce:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80036d0:	4688      	mov	r8, r1
 80036d2:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 80036d4:	f7ff f934 	bl	8002940 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80036d8:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80036dc:	2b20      	cmp	r3, #32
 80036de:	d004      	beq.n	80036ea <HAL_I2C_Master_Transmit+0x26>
      return HAL_BUSY;
 80036e0:	2502      	movs	r5, #2
}
 80036e2:	4628      	mov	r0, r5
 80036e4:	b002      	add	sp, #8
 80036e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ea:	6825      	ldr	r5, [r4, #0]
 80036ec:	4606      	mov	r6, r0
 80036ee:	69ab      	ldr	r3, [r5, #24]
 80036f0:	079b      	lsls	r3, r3, #30
 80036f2:	d517      	bpl.n	8003724 <HAL_I2C_Master_Transmit+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f4:	f7ff f924 	bl	8002940 <HAL_GetTick>
 80036f8:	1b80      	subs	r0, r0, r6
 80036fa:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036fc:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036fe:	d9f6      	bls.n	80036ee <HAL_I2C_Master_Transmit+0x2a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003700:	69ab      	ldr	r3, [r5, #24]
 8003702:	43db      	mvns	r3, r3
 8003704:	f013 0302 	ands.w	r3, r3, #2
 8003708:	d1f1      	bne.n	80036ee <HAL_I2C_Master_Transmit+0x2a>
          hi2c->State             = HAL_I2C_STATE_READY;
 800370a:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 800370c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800370e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003712:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003716:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003718:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800371c:	f042 0220 	orr.w	r2, r2, #32
 8003720:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8003722:	e7dd      	b.n	80036e0 <HAL_I2C_Master_Transmit+0x1c>
    __HAL_LOCK(hi2c);
 8003724:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8003728:	2b01      	cmp	r3, #1
 800372a:	d0d9      	beq.n	80036e0 <HAL_I2C_Master_Transmit+0x1c>
 800372c:	2301      	movs	r3, #1
 800372e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003732:	682b      	ldr	r3, [r5, #0]
 8003734:	07d8      	lsls	r0, r3, #31
 8003736:	d565      	bpl.n	8003804 <HAL_I2C_Master_Transmit+0x140>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003738:	682b      	ldr	r3, [r5, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800373a:	4a86      	ldr	r2, [pc, #536]	@ (8003954 <HAL_I2C_Master_Transmit+0x290>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800373c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003740:	602b      	str	r3, [r5, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003742:	2321      	movs	r3, #33	@ 0x21
 8003744:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003748:	2310      	movs	r3, #16
 800374a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800374e:	2300      	movs	r3, #0
 8003750:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8003752:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003756:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003758:	62e2      	str	r2, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800375a:	8523      	strh	r3, [r4, #40]	@ 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800375c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    hi2c->pBuffPtr    = pData;
 800375e:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003762:	2b08      	cmp	r3, #8
 8003764:	d006      	beq.n	8003774 <HAL_I2C_Master_Transmit+0xb0>
 8003766:	2b01      	cmp	r3, #1
 8003768:	d004      	beq.n	8003774 <HAL_I2C_Master_Transmit+0xb0>
 800376a:	4293      	cmp	r3, r2
 800376c:	d002      	beq.n	8003774 <HAL_I2C_Master_Transmit+0xb0>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800376e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003770:	2b12      	cmp	r3, #18
 8003772:	d103      	bne.n	800377c <HAL_I2C_Master_Transmit+0xb8>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003774:	682b      	ldr	r3, [r5, #0]
 8003776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377a:	602b      	str	r3, [r5, #0]
 800377c:	1c79      	adds	r1, r7, #1
 800377e:	f040 80c1 	bne.w	8003904 <HAL_I2C_Master_Transmit+0x240>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003782:	696b      	ldr	r3, [r5, #20]
 8003784:	07da      	lsls	r2, r3, #31
 8003786:	d5fc      	bpl.n	8003782 <HAL_I2C_Master_Transmit+0xbe>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003788:	6923      	ldr	r3, [r4, #16]
 800378a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800378e:	d13e      	bne.n	800380e <HAL_I2C_Master_Transmit+0x14a>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003790:	f008 03fe 	and.w	r3, r8, #254	@ 0xfe
 8003794:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003796:	4632      	mov	r2, r6
 8003798:	4639      	mov	r1, r7
 800379a:	4620      	mov	r0, r4
 800379c:	f7ff fd10 	bl	80031c0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 80037a0:	4605      	mov	r5, r0
 80037a2:	2800      	cmp	r0, #0
 80037a4:	d129      	bne.n	80037fa <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	9001      	str	r0, [sp, #4]
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	9201      	str	r2, [sp, #4]
 80037ae:	699a      	ldr	r2, [r3, #24]
    while (hi2c->XferSize > 0U)
 80037b0:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037b2:	9201      	str	r2, [sp, #4]
 80037b4:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 80037b6:	2800      	cmp	r0, #0
 80037b8:	d069      	beq.n	800388e <HAL_I2C_Master_Transmit+0x1ca>
 80037ba:	1c7a      	adds	r2, r7, #1
 80037bc:	d179      	bne.n	80038b2 <HAL_I2C_Master_Transmit+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037be:	695a      	ldr	r2, [r3, #20]
 80037c0:	0611      	lsls	r1, r2, #24
 80037c2:	d438      	bmi.n	8003836 <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	0552      	lsls	r2, r2, #21
 80037c8:	d5f9      	bpl.n	80037be <HAL_I2C_Master_Transmit+0xfa>
    hi2c->PreviousState       = I2C_STATE_NONE;
 80037ca:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037cc:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80037d0:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037d2:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80037d4:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037d6:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037da:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037de:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80037e0:	f042 0204 	orr.w	r2, r2, #4
 80037e4:	6422      	str	r2, [r4, #64]	@ 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037e6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80037e8:	2100      	movs	r1, #0
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ea:	2a04      	cmp	r2, #4
          __HAL_UNLOCK(hi2c);
 80037ec:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f0:	d103      	bne.n	80037fa <HAL_I2C_Master_Transmit+0x136>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 80037fa:	2501      	movs	r5, #1
}
 80037fc:	4628      	mov	r0, r5
 80037fe:	b002      	add	sp, #8
 8003800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8003804:	682b      	ldr	r3, [r5, #0]
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	602b      	str	r3, [r5, #0]
 800380c:	e794      	b.n	8003738 <HAL_I2C_Master_Transmit+0x74>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800380e:	ea4f 13e8 	mov.w	r3, r8, asr #7
 8003812:	f003 0306 	and.w	r3, r3, #6
 8003816:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800381a:	612b      	str	r3, [r5, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800381c:	4632      	mov	r2, r6
 800381e:	4639      	mov	r1, r7
 8003820:	4620      	mov	r0, r4
 8003822:	f7ff fd17 	bl	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8003826:	2800      	cmp	r0, #0
 8003828:	d1e7      	bne.n	80037fa <HAL_I2C_Master_Transmit+0x136>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800382a:	6822      	ldr	r2, [r4, #0]
 800382c:	fa5f f388 	uxtb.w	r3, r8
 8003830:	6113      	str	r3, [r2, #16]
 8003832:	e7b0      	b.n	8003796 <HAL_I2C_Master_Transmit+0xd2>
 8003834:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003836:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 800383a:	4661      	mov	r1, ip
 800383c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003840:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8003842:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003844:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003846:	3a01      	subs	r2, #1
 8003848:	b292      	uxth	r2, r2
 800384a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800384c:	6959      	ldr	r1, [r3, #20]
      hi2c->XferSize--;
 800384e:	1e42      	subs	r2, r0, #1
 8003850:	b292      	uxth	r2, r2
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003852:	0749      	lsls	r1, r1, #29
      hi2c->XferSize--;
 8003854:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003856:	d50c      	bpl.n	8003872 <HAL_I2C_Master_Transmit+0x1ae>
 8003858:	b15a      	cbz	r2, 8003872 <HAL_I2C_Master_Transmit+0x1ae>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800385a:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800385e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003860:	f10c 0202 	add.w	r2, ip, #2
 8003864:	6262      	str	r2, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8003866:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003868:	3a01      	subs	r2, #1
        hi2c->XferSize--;
 800386a:	3802      	subs	r0, #2
        hi2c->XferCount--;
 800386c:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 800386e:	8520      	strh	r0, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8003870:	8562      	strh	r2, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8003872:	1c78      	adds	r0, r7, #1
 8003874:	d12b      	bne.n	80038ce <HAL_I2C_Master_Transmit+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003876:	695a      	ldr	r2, [r3, #20]
 8003878:	0751      	lsls	r1, r2, #29
 800387a:	d405      	bmi.n	8003888 <HAL_I2C_Master_Transmit+0x1c4>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800387c:	695a      	ldr	r2, [r3, #20]
 800387e:	0552      	lsls	r2, r2, #21
 8003880:	d4a3      	bmi.n	80037ca <HAL_I2C_Master_Transmit+0x106>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003882:	695a      	ldr	r2, [r3, #20]
 8003884:	0751      	lsls	r1, r2, #29
 8003886:	d5f9      	bpl.n	800387c <HAL_I2C_Master_Transmit+0x1b8>
    while (hi2c->XferSize > 0U)
 8003888:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800388a:	2800      	cmp	r0, #0
 800388c:	d197      	bne.n	80037be <HAL_I2C_Master_Transmit+0xfa>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800388e:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003890:	2100      	movs	r1, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003892:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8003896:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003898:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800389a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 800389e:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a2:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
    return HAL_OK;
 80038a6:	e71c      	b.n	80036e2 <HAL_I2C_Master_Transmit+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a8:	b91f      	cbnz	r7, 80038b2 <HAL_I2C_Master_Transmit+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038aa:	695a      	ldr	r2, [r3, #20]
 80038ac:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 80038b0:	d01e      	beq.n	80038f0 <HAL_I2C_Master_Transmit+0x22c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038b2:	695a      	ldr	r2, [r3, #20]
 80038b4:	0610      	lsls	r0, r2, #24
 80038b6:	d4bd      	bmi.n	8003834 <HAL_I2C_Master_Transmit+0x170>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	0552      	lsls	r2, r2, #21
 80038bc:	d485      	bmi.n	80037ca <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038be:	f7ff f83f 	bl	8002940 <HAL_GetTick>
 80038c2:	1b83      	subs	r3, r0, r6
 80038c4:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038c6:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c8:	d3ef      	bcc.n	80038aa <HAL_I2C_Master_Transmit+0x1e6>
 80038ca:	e7ed      	b.n	80038a8 <HAL_I2C_Master_Transmit+0x1e4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038cc:	b167      	cbz	r7, 80038e8 <HAL_I2C_Master_Transmit+0x224>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038ce:	695a      	ldr	r2, [r3, #20]
 80038d0:	0751      	lsls	r1, r2, #29
 80038d2:	d43b      	bmi.n	800394c <HAL_I2C_Master_Transmit+0x288>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038d4:	695a      	ldr	r2, [r3, #20]
 80038d6:	0550      	lsls	r0, r2, #21
 80038d8:	f53f af77 	bmi.w	80037ca <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038dc:	f7ff f830 	bl	8002940 <HAL_GetTick>
 80038e0:	1b83      	subs	r3, r0, r6
 80038e2:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038e4:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038e6:	d2f1      	bcs.n	80038cc <HAL_I2C_Master_Transmit+0x208>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038e8:	695a      	ldr	r2, [r3, #20]
 80038ea:	f012 0204 	ands.w	r2, r2, #4
 80038ee:	d1ee      	bne.n	80038ce <HAL_I2C_Master_Transmit+0x20a>
          hi2c->State               = HAL_I2C_STATE_READY;
 80038f0:	2120      	movs	r1, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038f2:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038f4:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f8:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038fc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80038fe:	430a      	orrs	r2, r1
 8003900:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8003902:	e770      	b.n	80037e6 <HAL_I2C_Master_Transmit+0x122>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003904:	696b      	ldr	r3, [r5, #20]
 8003906:	07d9      	lsls	r1, r3, #31
 8003908:	f53f af3e 	bmi.w	8003788 <HAL_I2C_Master_Transmit+0xc4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390c:	f7ff f818 	bl	8002940 <HAL_GetTick>
 8003910:	1b83      	subs	r3, r0, r6
 8003912:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003914:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003916:	d301      	bcc.n	800391c <HAL_I2C_Master_Transmit+0x258>
 8003918:	2f00      	cmp	r7, #0
 800391a:	d1f3      	bne.n	8003904 <HAL_I2C_Master_Transmit+0x240>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800391c:	696b      	ldr	r3, [r5, #20]
 800391e:	07db      	lsls	r3, r3, #31
 8003920:	d4f0      	bmi.n	8003904 <HAL_I2C_Master_Transmit+0x240>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003922:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8003924:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003926:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003928:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800392c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003930:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8003932:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003936:	f043 0320 	orr.w	r3, r3, #32
 800393a:	6423      	str	r3, [r4, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800393c:	682b      	ldr	r3, [r5, #0]
 800393e:	05d8      	lsls	r0, r3, #23
 8003940:	f57f af5b 	bpl.w	80037fa <HAL_I2C_Master_Transmit+0x136>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003944:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003948:	6423      	str	r3, [r4, #64]	@ 0x40
 800394a:	e756      	b.n	80037fa <HAL_I2C_Master_Transmit+0x136>
    while (hi2c->XferSize > 0U)
 800394c:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 800394e:	2800      	cmp	r0, #0
 8003950:	d1af      	bne.n	80038b2 <HAL_I2C_Master_Transmit+0x1ee>
 8003952:	e79c      	b.n	800388e <HAL_I2C_Master_Transmit+0x1ca>
 8003954:	ffff0000 	.word	0xffff0000

08003958 <HAL_I2C_Mem_Read>:
{
 8003958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800395c:	4604      	mov	r4, r0
 800395e:	b086      	sub	sp, #24
 8003960:	4699      	mov	r9, r3
 8003962:	f8bd a03c 	ldrh.w	sl, [sp, #60]	@ 0x3c
 8003966:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003968:	460f      	mov	r7, r1
 800396a:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 800396c:	f7fe ffe8 	bl	8002940 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003970:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003974:	2b20      	cmp	r3, #32
 8003976:	d004      	beq.n	8003982 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 8003978:	2702      	movs	r7, #2
}
 800397a:	4638      	mov	r0, r7
 800397c:	b006      	add	sp, #24
 800397e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003982:	4605      	mov	r5, r0
 8003984:	6820      	ldr	r0, [r4, #0]
 8003986:	6983      	ldr	r3, [r0, #24]
 8003988:	079b      	lsls	r3, r3, #30
 800398a:	d517      	bpl.n	80039bc <HAL_I2C_Mem_Read+0x64>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398c:	f7fe ffd8 	bl	8002940 <HAL_GetTick>
 8003990:	1b40      	subs	r0, r0, r5
 8003992:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003994:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003996:	d9f6      	bls.n	8003986 <HAL_I2C_Mem_Read+0x2e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003998:	6983      	ldr	r3, [r0, #24]
 800399a:	43db      	mvns	r3, r3
 800399c:	f013 0302 	ands.w	r3, r3, #2
 80039a0:	d1f1      	bne.n	8003986 <HAL_I2C_Mem_Read+0x2e>
          hi2c->State             = HAL_I2C_STATE_READY;
 80039a2:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80039a4:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80039a6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80039aa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039ae:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80039b0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039b4:	f042 0220 	orr.w	r2, r2, #32
 80039b8:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 80039ba:	e7dd      	b.n	8003978 <HAL_I2C_Mem_Read+0x20>
    __HAL_LOCK(hi2c);
 80039bc:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d0d9      	beq.n	8003978 <HAL_I2C_Mem_Read+0x20>
 80039c4:	2301      	movs	r3, #1
 80039c6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039ca:	6803      	ldr	r3, [r0, #0]
 80039cc:	07d9      	lsls	r1, r3, #31
 80039ce:	d561      	bpl.n	8003a94 <HAL_I2C_Mem_Read+0x13c>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039d0:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039d2:	6807      	ldr	r7, [r0, #0]
 80039d4:	f427 6700 	bic.w	r7, r7, #2048	@ 0x800
 80039d8:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 80039da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80039dc:	6260      	str	r0, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039de:	2022      	movs	r0, #34	@ 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039e0:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039e4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039e8:	2040      	movs	r0, #64	@ 0x40
 80039ea:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ee:	2000      	movs	r0, #0
 80039f0:	6420      	str	r0, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 80039f2:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039f6:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80039f8:	8520      	strh	r0, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039fa:	488b      	ldr	r0, [pc, #556]	@ (8003c28 <HAL_I2C_Mem_Read+0x2d0>)
 80039fc:	62e0      	str	r0, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039fe:	464b      	mov	r3, r9
 8003a00:	4642      	mov	r2, r8
 8003a02:	4620      	mov	r0, r4
 8003a04:	f7ff fc70 	bl	80032e8 <I2C_RequestMemoryRead>
 8003a08:	4607      	mov	r7, r0
 8003a0a:	2800      	cmp	r0, #0
 8003a0c:	d13d      	bne.n	8003a8a <HAL_I2C_Mem_Read+0x132>
    if (hi2c->XferSize == 0U)
 8003a0e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a10:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	d143      	bne.n	8003a9e <HAL_I2C_Mem_Read+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a16:	9002      	str	r0, [sp, #8]
 8003a18:	695a      	ldr	r2, [r3, #20]
 8003a1a:	9202      	str	r2, [sp, #8]
 8003a1c:	699a      	ldr	r2, [r3, #24]
 8003a1e:	9202      	str	r2, [sp, #8]
 8003a20:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a28:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a2a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8003a32:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a36:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 8003a3a:	e79e      	b.n	800397a <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a3c:	695a      	ldr	r2, [r3, #20]
 8003a3e:	0652      	lsls	r2, r2, #25
 8003a40:	f100 80ca 	bmi.w	8003bd8 <HAL_I2C_Mem_Read+0x280>
 8003a44:	2e00      	cmp	r6, #0
 8003a46:	f000 80c3 	beq.w	8003bd0 <HAL_I2C_Mem_Read+0x278>
 8003a4a:	e00d      	b.n	8003a68 <HAL_I2C_Mem_Read+0x110>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7fe ff78 	bl	8002940 <HAL_GetTick>
 8003a50:	1b40      	subs	r0, r0, r5
 8003a52:	4286      	cmp	r6, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a54:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a56:	d203      	bcs.n	8003a60 <HAL_I2C_Mem_Read+0x108>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a58:	695a      	ldr	r2, [r3, #20]
 8003a5a:	0651      	lsls	r1, r2, #25
 8003a5c:	f140 8081 	bpl.w	8003b62 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	0652      	lsls	r2, r2, #25
 8003a64:	f100 80b8 	bmi.w	8003bd8 <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a68:	695a      	ldr	r2, [r3, #20]
 8003a6a:	06d0      	lsls	r0, r2, #27
 8003a6c:	d5ee      	bpl.n	8003a4c <HAL_I2C_Mem_Read+0xf4>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6e:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a70:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a74:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a76:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a78:	6322      	str	r2, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a7a:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a7e:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003a84:	6423      	str	r3, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8003a86:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8003a8a:	2701      	movs	r7, #1
}
 8003a8c:	4638      	mov	r0, r7
 8003a8e:	b006      	add	sp, #24
 8003a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8003a94:	6803      	ldr	r3, [r0, #0]
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	6003      	str	r3, [r0, #0]
 8003a9c:	e798      	b.n	80039d0 <HAL_I2C_Mem_Read+0x78>
    else if (hi2c->XferSize == 1U)
 8003a9e:	2a01      	cmp	r2, #1
 8003aa0:	f000 8116 	beq.w	8003cd0 <HAL_I2C_Mem_Read+0x378>
    else if (hi2c->XferSize == 2U)
 8003aa4:	2a02      	cmp	r2, #2
 8003aa6:	d07b      	beq.n	8003ba0 <HAL_I2C_Mem_Read+0x248>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa8:	9005      	str	r0, [sp, #20]
 8003aaa:	6959      	ldr	r1, [r3, #20]
 8003aac:	9105      	str	r1, [sp, #20]
 8003aae:	6999      	ldr	r1, [r3, #24]
 8003ab0:	9105      	str	r1, [sp, #20]
 8003ab2:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8003ab4:	2a03      	cmp	r2, #3
 8003ab6:	d8c1      	bhi.n	8003a3c <HAL_I2C_Mem_Read+0xe4>
        if (hi2c->XferSize == 1U)
 8003ab8:	2a01      	cmp	r2, #1
 8003aba:	f000 80e0 	beq.w	8003c7e <HAL_I2C_Mem_Read+0x326>
        else if (hi2c->XferSize == 2U)
 8003abe:	2a02      	cmp	r2, #2
 8003ac0:	f000 80b4 	beq.w	8003c2c <HAL_I2C_Mem_Read+0x2d4>
 8003ac4:	1c71      	adds	r1, r6, #1
 8003ac6:	d13e      	bne.n	8003b46 <HAL_I2C_Mem_Read+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ac8:	695a      	ldr	r2, [r3, #20]
 8003aca:	0752      	lsls	r2, r2, #29
 8003acc:	d5fc      	bpl.n	8003ac8 <HAL_I2C_Mem_Read+0x170>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ace:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad6:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8003adc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003ade:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003ae0:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8003ae6:	3a01      	subs	r2, #1
          hi2c->pBuffPtr++;
 8003ae8:	3101      	adds	r1, #1
          hi2c->XferCount--;
 8003aea:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003aec:	1c73      	adds	r3, r6, #1
          hi2c->XferSize--;
 8003aee:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003af0:	6261      	str	r1, [r4, #36]	@ 0x24
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	d144      	bne.n	8003b80 <HAL_I2C_Mem_Read+0x228>
 8003af6:	6953      	ldr	r3, [r2, #20]
 8003af8:	0758      	lsls	r0, r3, #29
 8003afa:	d5fc      	bpl.n	8003af6 <HAL_I2C_Mem_Read+0x19e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afc:	6813      	ldr	r3, [r2, #0]
 8003afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b02:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b04:	6913      	ldr	r3, [r2, #16]
 8003b06:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8003b08:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 8003b0a:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003b0c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b0e:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8003b10:	3b01      	subs	r3, #1
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b16:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 8003b18:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 8003b1a:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 8003b1e:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003b20:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b24:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 8003b26:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003b28:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003b2a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003b2c:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8003b2e:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8003b30:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8003b32:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003b34:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 8003b36:	6261      	str	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003b38:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003b3a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b3c:	2a00      	cmp	r2, #0
 8003b3e:	f43f af74 	beq.w	8003a2a <HAL_I2C_Mem_Read+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	e7b6      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x15c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b46:	695a      	ldr	r2, [r3, #20]
 8003b48:	0752      	lsls	r2, r2, #29
 8003b4a:	d4c0      	bmi.n	8003ace <HAL_I2C_Mem_Read+0x176>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b4c:	f7fe fef8 	bl	8002940 <HAL_GetTick>
 8003b50:	1b43      	subs	r3, r0, r5
 8003b52:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b54:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b56:	d301      	bcc.n	8003b5c <HAL_I2C_Mem_Read+0x204>
 8003b58:	2e00      	cmp	r6, #0
 8003b5a:	d1f4      	bne.n	8003b46 <HAL_I2C_Mem_Read+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b5c:	695a      	ldr	r2, [r3, #20]
 8003b5e:	0751      	lsls	r1, r2, #29
 8003b60:	d4f1      	bmi.n	8003b46 <HAL_I2C_Mem_Read+0x1ee>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b62:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b64:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b68:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b6c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003b72:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b76:	f043 0320 	orr.w	r3, r3, #32
 8003b7a:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8003b7c:	2701      	movs	r7, #1
 8003b7e:	e785      	b.n	8003a8c <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b80:	6953      	ldr	r3, [r2, #20]
 8003b82:	075b      	lsls	r3, r3, #29
 8003b84:	f100 80b3 	bmi.w	8003cee <HAL_I2C_Mem_Read+0x396>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b88:	f7fe feda 	bl	8002940 <HAL_GetTick>
 8003b8c:	1b43      	subs	r3, r0, r5
 8003b8e:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b90:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b92:	d301      	bcc.n	8003b98 <HAL_I2C_Mem_Read+0x240>
 8003b94:	2e00      	cmp	r6, #0
 8003b96:	d1f3      	bne.n	8003b80 <HAL_I2C_Mem_Read+0x228>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b98:	6953      	ldr	r3, [r2, #20]
 8003b9a:	0759      	lsls	r1, r3, #29
 8003b9c:	d4f0      	bmi.n	8003b80 <HAL_I2C_Mem_Read+0x228>
 8003b9e:	e7e0      	b.n	8003b62 <HAL_I2C_Mem_Read+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba0:	6819      	ldr	r1, [r3, #0]
 8003ba2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8003ba6:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ba8:	6819      	ldr	r1, [r3, #0]
 8003baa:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8003bae:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb0:	9004      	str	r0, [sp, #16]
 8003bb2:	6959      	ldr	r1, [r3, #20]
 8003bb4:	9104      	str	r1, [sp, #16]
 8003bb6:	6999      	ldr	r1, [r3, #24]
 8003bb8:	9104      	str	r1, [sp, #16]
 8003bba:	9904      	ldr	r1, [sp, #16]
 8003bbc:	e77a      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x15c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bbe:	f7fe febf 	bl	8002940 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	695a      	ldr	r2, [r3, #20]
 8003bc6:	0651      	lsls	r1, r2, #25
 8003bc8:	d5cb      	bpl.n	8003b62 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bca:	695a      	ldr	r2, [r3, #20]
 8003bcc:	0652      	lsls	r2, r2, #25
 8003bce:	d403      	bmi.n	8003bd8 <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bd0:	695a      	ldr	r2, [r3, #20]
 8003bd2:	06d0      	lsls	r0, r2, #27
 8003bd4:	d5f3      	bpl.n	8003bbe <HAL_I2C_Mem_Read+0x266>
 8003bd6:	e74a      	b.n	8003a6e <HAL_I2C_Mem_Read+0x116>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 8003bde:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003be0:	6821      	ldr	r1, [r4, #0]
        hi2c->XferSize--;
 8003be2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 8003be4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bec:	694b      	ldr	r3, [r1, #20]
        hi2c->XferSize--;
 8003bee:	3a01      	subs	r2, #1
 8003bf0:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8003bf2:	f100 0c01 	add.w	ip, r0, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bf6:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 8003bf8:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 8003bfa:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bfe:	d59d      	bpl.n	8003b3c <HAL_I2C_Mem_Read+0x1e4>
          if (hi2c->XferSize == 3U)
 8003c00:	2a03      	cmp	r2, #3
 8003c02:	d103      	bne.n	8003c0c <HAL_I2C_Mem_Read+0x2b4>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c04:	680b      	ldr	r3, [r1, #0]
 8003c06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c0a:	600b      	str	r3, [r1, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c0c:	690b      	ldr	r3, [r1, #16]
 8003c0e:	7043      	strb	r3, [r0, #1]
          hi2c->pBuffPtr++;
 8003c10:	6a63      	ldr	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003c12:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003c14:	3301      	adds	r3, #1
 8003c16:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003c18:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 8003c1a:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8003c1c:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8003c1e:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003c20:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8003c22:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003c24:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003c26:	e789      	b.n	8003b3c <HAL_I2C_Mem_Read+0x1e4>
 8003c28:	ffff0000 	.word	0xffff0000
 8003c2c:	1c70      	adds	r0, r6, #1
 8003c2e:	d117      	bne.n	8003c60 <HAL_I2C_Mem_Read+0x308>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c30:	695a      	ldr	r2, [r3, #20]
 8003c32:	0751      	lsls	r1, r2, #29
 8003c34:	d5fc      	bpl.n	8003c30 <HAL_I2C_Mem_Read+0x2d8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c3c:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003c42:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8003c44:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003c46:	6a62      	ldr	r2, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	8563      	strh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 8003c4e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8003c50:	3b01      	subs	r3, #1
 8003c52:	8523      	strh	r3, [r4, #40]	@ 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003c56:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c58:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 8003c5a:	6261      	str	r1, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c5c:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003c5e:	e7d7      	b.n	8003c10 <HAL_I2C_Mem_Read+0x2b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c60:	695a      	ldr	r2, [r3, #20]
 8003c62:	0750      	lsls	r0, r2, #29
 8003c64:	d4e7      	bmi.n	8003c36 <HAL_I2C_Mem_Read+0x2de>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c66:	f7fe fe6b 	bl	8002940 <HAL_GetTick>
 8003c6a:	1b43      	subs	r3, r0, r5
 8003c6c:	429e      	cmp	r6, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c6e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c70:	d301      	bcc.n	8003c76 <HAL_I2C_Mem_Read+0x31e>
 8003c72:	2e00      	cmp	r6, #0
 8003c74:	d1f4      	bne.n	8003c60 <HAL_I2C_Mem_Read+0x308>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c76:	695a      	ldr	r2, [r3, #20]
 8003c78:	0752      	lsls	r2, r2, #29
 8003c7a:	d4f1      	bmi.n	8003c60 <HAL_I2C_Mem_Read+0x308>
 8003c7c:	e771      	b.n	8003b62 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c7e:	695a      	ldr	r2, [r3, #20]
 8003c80:	0650      	lsls	r0, r2, #25
 8003c82:	d421      	bmi.n	8003cc8 <HAL_I2C_Mem_Read+0x370>
 8003c84:	b1e6      	cbz	r6, 8003cc0 <HAL_I2C_Mem_Read+0x368>
 8003c86:	e00c      	b.n	8003ca2 <HAL_I2C_Mem_Read+0x34a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c88:	f7fe fe5a 	bl	8002940 <HAL_GetTick>
 8003c8c:	1b40      	subs	r0, r0, r5
 8003c8e:	4286      	cmp	r6, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c90:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c92:	d203      	bcs.n	8003c9c <HAL_I2C_Mem_Read+0x344>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c94:	695a      	ldr	r2, [r3, #20]
 8003c96:	0652      	lsls	r2, r2, #25
 8003c98:	f57f af63 	bpl.w	8003b62 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c9c:	695a      	ldr	r2, [r3, #20]
 8003c9e:	0650      	lsls	r0, r2, #25
 8003ca0:	d412      	bmi.n	8003cc8 <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	06d1      	lsls	r1, r2, #27
 8003ca6:	f53f aee2 	bmi.w	8003a6e <HAL_I2C_Mem_Read+0x116>
 8003caa:	e7ed      	b.n	8003c88 <HAL_I2C_Mem_Read+0x330>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cac:	f7fe fe48 	bl	8002940 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	695a      	ldr	r2, [r3, #20]
 8003cb4:	0652      	lsls	r2, r2, #25
 8003cb6:	f57f af54 	bpl.w	8003b62 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cba:	695a      	ldr	r2, [r3, #20]
 8003cbc:	0650      	lsls	r0, r2, #25
 8003cbe:	d403      	bmi.n	8003cc8 <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	06d1      	lsls	r1, r2, #27
 8003cc4:	d5f2      	bpl.n	8003cac <HAL_I2C_Mem_Read+0x354>
 8003cc6:	e6d2      	b.n	8003a6e <HAL_I2C_Mem_Read+0x116>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003ccc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003cce:	e79f      	b.n	8003c10 <HAL_I2C_Mem_Read+0x2b8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd0:	6819      	ldr	r1, [r3, #0]
 8003cd2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8003cd6:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cd8:	9003      	str	r0, [sp, #12]
 8003cda:	6959      	ldr	r1, [r3, #20]
 8003cdc:	9103      	str	r1, [sp, #12]
 8003cde:	6999      	ldr	r1, [r3, #24]
 8003ce0:	9103      	str	r1, [sp, #12]
 8003ce2:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce4:	6819      	ldr	r1, [r3, #0]
 8003ce6:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8003cea:	6019      	str	r1, [r3, #0]
 8003cec:	e6e2      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x15c>
 8003cee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003cf0:	e704      	b.n	8003afc <HAL_I2C_Mem_Read+0x1a4>
 8003cf2:	bf00      	nop

08003cf4 <HAL_I2C_MasterTxCpltCallback>:
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop

08003cf8 <HAL_I2C_MasterRxCpltCallback>:
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop

08003cfc <HAL_I2C_SlaveTxCpltCallback>:
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop

08003d00 <HAL_I2C_SlaveRxCpltCallback>:
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop

08003d04 <HAL_I2C_AddrCallback>:
}
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop

08003d08 <HAL_I2C_ListenCpltCallback>:
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop

08003d0c <HAL_I2C_MemTxCpltCallback>:
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop

08003d10 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d10:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  if (hi2c->EventCount == 0U)
 8003d14:	6d01      	ldr	r1, [r0, #80]	@ 0x50
{
 8003d16:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8003d18:	b959      	cbnz	r1, 8003d32 <I2C_MemoryTransmit_TXE_BTF+0x22>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d1a:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d1c:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d1e:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d20:	6c82      	ldr	r2, [r0, #72]	@ 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d22:	d01c      	beq.n	8003d5e <I2C_MemoryTransmit_TXE_BTF+0x4e>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003d24:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003d28:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 8003d2a:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003d2c:	3201      	adds	r2, #1
 8003d2e:	6502      	str	r2, [r0, #80]	@ 0x50
 8003d30:	4770      	bx	lr
  else if (hi2c->EventCount == 1U)
 8003d32:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8003d34:	2901      	cmp	r1, #1
 8003d36:	d00a      	beq.n	8003d4e <I2C_MemoryTransmit_TXE_BTF+0x3e>
  else if (hi2c->EventCount == 2U)
 8003d38:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8003d3a:	2902      	cmp	r1, #2
 8003d3c:	d015      	beq.n	8003d6a <I2C_MemoryTransmit_TXE_BTF+0x5a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003d3e:	6803      	ldr	r3, [r0, #0]
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	0612      	lsls	r2, r2, #24
 8003d44:	d502      	bpl.n	8003d4c <I2C_MemoryTransmit_TXE_BTF+0x3c>
    hi2c->Instance->DR = 0x00U;
 8003d46:	2200      	movs	r2, #0
 8003d48:	611a      	str	r2, [r3, #16]
}
 8003d4a:	4770      	bx	lr
 8003d4c:	4770      	bx	lr
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d4e:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8003d50:	6801      	ldr	r1, [r0, #0]
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8003d56:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003d58:	3201      	adds	r2, #1
 8003d5a:	6502      	str	r2, [r0, #80]	@ 0x50
 8003d5c:	4770      	bx	lr
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8003d62:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003d64:	3202      	adds	r2, #2
 8003d66:	6502      	str	r2, [r0, #80]	@ 0x50
 8003d68:	4770      	bx	lr
 8003d6a:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003d6c:	2a22      	cmp	r2, #34	@ 0x22
 8003d6e:	d01f      	beq.n	8003db0 <I2C_MemoryTransmit_TXE_BTF+0xa0>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d70:	8d41      	ldrh	r1, [r0, #42]	@ 0x2a
 8003d72:	b289      	uxth	r1, r1
 8003d74:	b9c1      	cbnz	r1, 8003da8 <I2C_MemoryTransmit_TXE_BTF+0x98>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d76:	8d41      	ldrh	r1, [r0, #42]	@ 0x2a
 8003d78:	b289      	uxth	r1, r1
 8003d7a:	2900      	cmp	r1, #0
 8003d7c:	d1e6      	bne.n	8003d4c <I2C_MemoryTransmit_TXE_BTF+0x3c>
 8003d7e:	2a21      	cmp	r2, #33	@ 0x21
 8003d80:	d1e4      	bne.n	8003d4c <I2C_MemoryTransmit_TXE_BTF+0x3c>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d82:	6802      	ldr	r2, [r0, #0]
{
 8003d84:	b510      	push	{r4, lr}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d86:	6854      	ldr	r4, [r2, #4]
 8003d88:	f424 64e0 	bic.w	r4, r4, #1792	@ 0x700
 8003d8c:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8e:	6814      	ldr	r4, [r2, #0]
 8003d90:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
 8003d94:	6014      	str	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8003d96:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d98:	6301      	str	r1, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d9a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d9e:	f880 103e 	strb.w	r1, [r0, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003da2:	f7ff ffb3 	bl	8003d0c <HAL_I2C_MemTxCpltCallback>
}
 8003da6:	bd10      	pop	{r4, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003da8:	2a21      	cmp	r2, #33	@ 0x21
 8003daa:	d00a      	beq.n	8003dc2 <I2C_MemoryTransmit_TXE_BTF+0xb2>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dae:	4770      	bx	lr
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003db0:	6801      	ldr	r1, [r0, #0]
 8003db2:	680a      	ldr	r2, [r1, #0]
 8003db4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003db8:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 8003dba:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8003dbc:	3201      	adds	r2, #1
 8003dbe:	6502      	str	r2, [r0, #80]	@ 0x50
 8003dc0:	4770      	bx	lr
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dc2:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8003dc4:	6802      	ldr	r2, [r0, #0]
 8003dc6:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003dca:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003dcc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8003dce:	6259      	str	r1, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003dd0:	3a01      	subs	r2, #1
 8003dd2:	b292      	uxth	r2, r2
 8003dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_I2C_MemRxCpltCallback>:
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop

08003ddc <HAL_I2C_ErrorCallback>:
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop

08003de0 <HAL_I2C_AbortCpltCallback>:
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop

08003de4 <I2C_DMAAbort>:
{
 8003de4:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003de6:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed0 <I2C_DMAAbort+0xec>)
 8003de8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ed4 <I2C_DMAAbort+0xf0>)
 8003dea:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003dec:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8003dee:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003df0:	08db      	lsrs	r3, r3, #3
  __IO uint32_t count = 0U;
 8003df2:	2100      	movs	r1, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 8003df8:	9101      	str	r1, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003dfa:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dfc:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e00:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003e06:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e0a:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	e005      	b.n	8003e1c <I2C_DMAAbort+0x38>
    count--;
 8003e10:	9b01      	ldr	r3, [sp, #4]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003e16:	6813      	ldr	r3, [r2, #0]
 8003e18:	059b      	lsls	r3, r3, #22
 8003e1a:	d506      	bpl.n	8003e2a <I2C_DMAAbort+0x46>
    if (count == 0U)
 8003e1c:	9b01      	ldr	r3, [sp, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f6      	bne.n	8003e10 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e22:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003e24:	f043 0320 	orr.w	r3, r3, #32
 8003e28:	6403      	str	r3, [r0, #64]	@ 0x40
  if (hi2c->hdmarx != NULL)
 8003e2a:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	@ 0x34
  if (hi2c->hdmatx != NULL)
 8003e2e:	b344      	cbz	r4, 8003e82 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003e30:	2500      	movs	r5, #0
 8003e32:	63e5      	str	r5, [r4, #60]	@ 0x3c
  if (hi2c->hdmarx != NULL)
 8003e34:	b1f3      	cbz	r3, 8003e74 <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e36:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003e38:	63dd      	str	r5, [r3, #60]	@ 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e3a:	f426 6680 	bic.w	r6, r6, #1024	@ 0x400
 8003e3e:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8003e40:	8545      	strh	r5, [r0, #42]	@ 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003e42:	6525      	str	r5, [r4, #80]	@ 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003e44:	2400      	movs	r4, #0
 8003e46:	651c      	str	r4, [r3, #80]	@ 0x50
  __HAL_I2C_DISABLE(hi2c);
 8003e48:	6813      	ldr	r3, [r2, #0]
 8003e4a:	f023 0301 	bic.w	r3, r3, #1
 8003e4e:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003e50:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003e54:	2b60      	cmp	r3, #96	@ 0x60
 8003e56:	d029      	beq.n	8003eac <I2C_DMAAbort+0xc8>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e58:	f001 0128 	and.w	r1, r1, #40	@ 0x28
 8003e5c:	2928      	cmp	r1, #40	@ 0x28
 8003e5e:	d018      	beq.n	8003e92 <I2C_DMAAbort+0xae>
      hi2c->State = HAL_I2C_STATE_READY;
 8003e60:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e62:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e68:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003e6c:	f7ff ffb6 	bl	8003ddc <HAL_I2C_ErrorCallback>
}
 8003e70:	b002      	add	sp, #8
 8003e72:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e74:	6815      	ldr	r5, [r2, #0]
 8003e76:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8003e7a:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003e7c:	8543      	strh	r3, [r0, #42]	@ 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003e7e:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hi2c->hdmarx != NULL)
 8003e80:	e7e2      	b.n	8003e48 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003e82:	b1f3      	cbz	r3, 8003ec2 <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e84:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003e86:	63dc      	str	r4, [r3, #60]	@ 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e88:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8003e8c:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003e8e:	8544      	strh	r4, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 8003e90:	e7d8      	b.n	8003e44 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003e92:	6813      	ldr	r3, [r2, #0]
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e9a:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e9c:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ea2:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ea4:	6304      	str	r4, [r0, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ea6:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
 8003eaa:	e7df      	b.n	8003e6c <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003eac:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003eb4:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003eb8:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003eba:	f7ff ff91 	bl	8003de0 <HAL_I2C_AbortCpltCallback>
}
 8003ebe:	b002      	add	sp, #8
 8003ec0:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ec2:	6814      	ldr	r4, [r2, #0]
 8003ec4:	f424 6480 	bic.w	r4, r4, #1024	@ 0x400
 8003ec8:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003eca:	8543      	strh	r3, [r0, #42]	@ 0x2a
  if (hi2c->hdmatx != NULL)
 8003ecc:	e7bc      	b.n	8003e48 <I2C_DMAAbort+0x64>
 8003ece:	bf00      	nop
 8003ed0:	20000000 	.word	0x20000000
 8003ed4:	14f8b589 	.word	0x14f8b589

08003ed8 <I2C_ITError>:
{
 8003ed8:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003eda:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003ede:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ee2:	2b10      	cmp	r3, #16
{
 8003ee4:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ee6:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ee8:	d039      	beq.n	8003f5e <I2C_ITError+0x86>
 8003eea:	b2d9      	uxtb	r1, r3
 8003eec:	2940      	cmp	r1, #64	@ 0x40
 8003eee:	d036      	beq.n	8003f5e <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ef0:	f002 0128 	and.w	r1, r2, #40	@ 0x28
 8003ef4:	2928      	cmp	r1, #40	@ 0x28
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003ef6:	6823      	ldr	r3, [r4, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ef8:	d03c      	beq.n	8003f74 <I2C_ITError+0x9c>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003efa:	6859      	ldr	r1, [r3, #4]
 8003efc:	0508      	lsls	r0, r1, #20
 8003efe:	d407      	bmi.n	8003f10 <I2C_ITError+0x38>
 8003f00:	2a60      	cmp	r2, #96	@ 0x60
 8003f02:	d005      	beq.n	8003f10 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003f04:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f06:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003f08:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f0c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f10:	2200      	movs	r2, #0
 8003f12:	6322      	str	r2, [r4, #48]	@ 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8003f1a:	d133      	bne.n	8003f84 <I2C_ITError+0xac>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003f1c:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 8003f20:	2960      	cmp	r1, #96	@ 0x60
 8003f22:	d074      	beq.n	800400e <I2C_ITError+0x136>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f24:	695a      	ldr	r2, [r3, #20]
 8003f26:	0650      	lsls	r0, r2, #25
 8003f28:	d505      	bpl.n	8003f36 <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f2a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003f30:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003f32:	3301      	adds	r3, #1
 8003f34:	6263      	str	r3, [r4, #36]	@ 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003f36:	4620      	mov	r0, r4
 8003f38:	f7ff ff50 	bl	8003ddc <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003f3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f3e:	0719      	lsls	r1, r3, #28
 8003f40:	d004      	beq.n	8003f4c <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f42:	6822      	ldr	r2, [r4, #0]
 8003f44:	6853      	ldr	r3, [r2, #4]
 8003f46:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003f4a:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003f4c:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003f50:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003f52:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8003f54:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003f56:	d501      	bpl.n	8003f5c <I2C_ITError+0x84>
 8003f58:	2b28      	cmp	r3, #40	@ 0x28
 8003f5a:	d02e      	beq.n	8003fba <I2C_ITError+0xe2>
}
 8003f5c:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f5e:	2a22      	cmp	r2, #34	@ 0x22
 8003f60:	d1c6      	bne.n	8003ef0 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f6a:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	0512      	lsls	r2, r2, #20
 8003f70:	d5c8      	bpl.n	8003f04 <I2C_ITError+0x2c>
 8003f72:	e7cd      	b.n	8003f10 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f74:	2200      	movs	r2, #0
 8003f76:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f78:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8003f82:	d0cb      	beq.n	8003f1c <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f84:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f86:	6b60      	ldr	r0, [r4, #52]	@ 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f8c:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f8e:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d01e      	beq.n	8003fd4 <I2C_ITError+0xfc>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f96:	4b29      	ldr	r3, [pc, #164]	@ (800403c <I2C_ITError+0x164>)
 8003f98:	6503      	str	r3, [r0, #80]	@ 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f9a:	f7fe fe5f 	bl	8002c5c <HAL_DMA_Abort_IT>
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d0cc      	beq.n	8003f3c <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8003fa2:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003fa4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003fa6:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003fa8:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003faa:	f023 0301 	bic.w	r3, r3, #1
 8003fae:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003fb0:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003fb4:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003fb6:	4798      	blx	r3
 8003fb8:	e7c0      	b.n	8003f3c <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	2300      	movs	r3, #0
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003fbc:	4920      	ldr	r1, [pc, #128]	@ (8004040 <I2C_ITError+0x168>)
 8003fbe:	62e1      	str	r1, [r4, #44]	@ 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fc0:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fc2:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fc4:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fc6:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fca:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fce:	f7ff fe9b 	bl	8003d08 <HAL_I2C_ListenCpltCallback>
}
 8003fd2:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003fd4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003fd6:	4b19      	ldr	r3, [pc, #100]	@ (800403c <I2C_ITError+0x164>)
 8003fd8:	6503      	str	r3, [r0, #80]	@ 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003fda:	f7fe fe3f 	bl	8002c5c <HAL_DMA_Abort_IT>
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d0ac      	beq.n	8003f3c <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	0651      	lsls	r1, r2, #25
 8003fe8:	d506      	bpl.n	8003ff8 <I2C_ITError+0x120>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8003ff0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003ff2:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003ff4:	3201      	adds	r2, #1
 8003ff6:	6262      	str	r2, [r4, #36]	@ 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003ff8:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ffa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004000:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8004002:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004004:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004008:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800400a:	4798      	blx	r3
 800400c:	e796      	b.n	8003f3c <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 800400e:	2120      	movs	r1, #32
 8004010:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004014:	6422      	str	r2, [r4, #64]	@ 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004016:	695a      	ldr	r2, [r3, #20]
 8004018:	0652      	lsls	r2, r2, #25
 800401a:	d506      	bpl.n	800402a <I2C_ITError+0x152>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8004022:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 8004024:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8004026:	3201      	adds	r2, #1
 8004028:	6262      	str	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE(hi2c);
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	f022 0201 	bic.w	r2, r2, #1
    HAL_I2C_AbortCpltCallback(hi2c);
 8004030:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8004032:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004034:	f7ff fed4 	bl	8003de0 <HAL_I2C_AbortCpltCallback>
 8004038:	e780      	b.n	8003f3c <I2C_ITError+0x64>
 800403a:	bf00      	nop
 800403c:	08003de5 	.word	0x08003de5
 8004040:	ffff0000 	.word	0xffff0000

08004044 <HAL_I2C_EV_IRQHandler>:
{
 8004044:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004046:	6803      	ldr	r3, [r0, #0]
 8004048:	685f      	ldr	r7, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800404a:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800404c:	f890 203e 	ldrb.w	r2, [r0, #62]	@ 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004050:	f890 103d 	ldrb.w	r1, [r0, #61]	@ 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004054:	2a10      	cmp	r2, #16
{
 8004056:	4604      	mov	r4, r0
 8004058:	b08f      	sub	sp, #60	@ 0x3c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800405a:	b2c9      	uxtb	r1, r1
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800405c:	b2d0      	uxtb	r0, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800405e:	d023      	beq.n	80040a8 <HAL_I2C_EV_IRQHandler+0x64>
 8004060:	2840      	cmp	r0, #64	@ 0x40
 8004062:	d021      	beq.n	80040a8 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004064:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004066:	2a00      	cmp	r2, #0
 8004068:	f000 80ce 	beq.w	8004208 <HAL_I2C_EV_IRQHandler+0x1c4>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800406c:	695a      	ldr	r2, [r3, #20]
  uint32_t sr2itflags               = 0U;
 800406e:	2000      	movs	r0, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004070:	f012 0502 	ands.w	r5, r2, #2
 8004074:	f000 808e 	beq.w	8004194 <HAL_I2C_EV_IRQHandler+0x150>
 8004078:	05bd      	lsls	r5, r7, #22
 800407a:	f140 808d 	bpl.w	8004198 <HAL_I2C_EV_IRQHandler+0x154>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800407e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004080:	b102      	cbz	r2, 8004084 <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004082:	6998      	ldr	r0, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004084:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8004088:	f002 0228 	and.w	r2, r2, #40	@ 0x28
 800408c:	2a28      	cmp	r2, #40	@ 0x28
 800408e:	f000 824f 	beq.w	8004530 <HAL_I2C_EV_IRQHandler+0x4ec>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004092:	2200      	movs	r2, #0
 8004094:	920c      	str	r2, [sp, #48]	@ 0x30
 8004096:	6959      	ldr	r1, [r3, #20]
 8004098:	910c      	str	r1, [sp, #48]	@ 0x30
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	930c      	str	r3, [sp, #48]	@ 0x30
 800409e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80040a0:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
}
 80040a4:	b00f      	add	sp, #60	@ 0x3c
 80040a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80040a8:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80040aa:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80040ac:	f012 0f01 	tst.w	r2, #1
 80040b0:	d120      	bne.n	80040f4 <HAL_I2C_EV_IRQHandler+0xb0>
 80040b2:	f5b5 0f2a 	cmp.w	r5, #11141120	@ 0xaa0000
 80040b6:	d0f5      	beq.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80040b8:	f1b5 4f2a 	cmp.w	r5, #2852126720	@ 0xaa000000
 80040bc:	d0f2      	beq.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040be:	f012 0508 	ands.w	r5, r2, #8
 80040c2:	f040 80ce 	bne.w	8004262 <HAL_I2C_EV_IRQHandler+0x21e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040c6:	f012 0f02 	tst.w	r2, #2
 80040ca:	d036      	beq.n	800413a <HAL_I2C_EV_IRQHandler+0xf6>
 80040cc:	f417 7f00 	tst.w	r7, #512	@ 0x200
 80040d0:	d033      	beq.n	800413a <HAL_I2C_EV_IRQHandler+0xf6>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80040d2:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80040d6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 80040d8:	6b26      	ldr	r6, [r4, #48]	@ 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040da:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
 80040de:	2922      	cmp	r1, #34	@ 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80040e0:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040e2:	f000 81fe 	beq.w	80044e2 <HAL_I2C_EV_IRQHandler+0x49e>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040e6:	950a      	str	r5, [sp, #40]	@ 0x28
 80040e8:	695a      	ldr	r2, [r3, #20]
 80040ea:	920a      	str	r2, [sp, #40]	@ 0x28
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80040f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040f2:	e7d7      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040f4:	05bd      	lsls	r5, r7, #22
 80040f6:	d520      	bpl.n	800413a <HAL_I2C_EV_IRQHandler+0xf6>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80040f8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80040fa:	f5b2 0f2a 	cmp.w	r2, #11141120	@ 0xaa0000
 80040fe:	f000 8214 	beq.w	800452a <HAL_I2C_EV_IRQHandler+0x4e6>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004102:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004104:	f1b2 4f2a 	cmp.w	r2, #2852126720	@ 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004108:	bf04      	itt	eq
 800410a:	2208      	moveq	r2, #8
 800410c:	62e2      	streq	r2, [r4, #44]	@ 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800410e:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8004112:	2a40      	cmp	r2, #64	@ 0x40
 8004114:	f000 8202 	beq.w	800451c <HAL_I2C_EV_IRQHandler+0x4d8>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004118:	6922      	ldr	r2, [r4, #16]
 800411a:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 800411e:	f000 81c6 	beq.w	80044ae <HAL_I2C_EV_IRQHandler+0x46a>
      if (hi2c->EventCount == 0U)
 8004122:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8004124:	2a00      	cmp	r2, #0
 8004126:	f040 8217 	bne.w	8004558 <HAL_I2C_EV_IRQHandler+0x514>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800412a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800412c:	11d2      	asrs	r2, r2, #7
 800412e:	f002 0206 	and.w	r2, r2, #6
 8004132:	f042 02f0 	orr.w	r2, r2, #240	@ 0xf0
 8004136:	611a      	str	r2, [r3, #16]
 8004138:	e7b4      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800413a:	0776      	lsls	r6, r6, #29
 800413c:	d567      	bpl.n	800420e <HAL_I2C_EV_IRQHandler+0x1ca>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800413e:	685d      	ldr	r5, [r3, #4]
 8004140:	052d      	lsls	r5, r5, #20
 8004142:	d4af      	bmi.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004144:	0616      	lsls	r6, r2, #24
 8004146:	f002 0504 	and.w	r5, r2, #4
 800414a:	f140 8147 	bpl.w	80043dc <HAL_I2C_EV_IRQHandler+0x398>
 800414e:	057a      	lsls	r2, r7, #21
 8004150:	f140 8144 	bpl.w	80043dc <HAL_I2C_EV_IRQHandler+0x398>
 8004154:	2d00      	cmp	r5, #0
 8004156:	f040 8144 	bne.w	80043e2 <HAL_I2C_EV_IRQHandler+0x39e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800415a:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800415e:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004160:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004164:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004166:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004168:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800416a:	2800      	cmp	r0, #0
 800416c:	f040 829d 	bne.w	80046aa <HAL_I2C_EV_IRQHandler+0x666>
 8004170:	2a21      	cmp	r2, #33	@ 0x21
 8004172:	f000 83a4 	beq.w	80048be <HAL_I2C_EV_IRQHandler+0x87a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004176:	2940      	cmp	r1, #64	@ 0x40
 8004178:	d194      	bne.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800417a:	2a22      	cmp	r2, #34	@ 0x22
 800417c:	d192      	bne.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->XferCount == 0U)
 800417e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004180:	b292      	uxth	r2, r2
 8004182:	2a00      	cmp	r2, #0
 8004184:	f000 8324 	beq.w	80047d0 <HAL_I2C_EV_IRQHandler+0x78c>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004188:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 800418c:	2a40      	cmp	r2, #64	@ 0x40
 800418e:	f040 810c 	bne.w	80043aa <HAL_I2C_EV_IRQHandler+0x366>
 8004192:	e12f      	b.n	80043f4 <HAL_I2C_EV_IRQHandler+0x3b0>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004194:	06d6      	lsls	r6, r2, #27
 8004196:	d477      	bmi.n	8004288 <HAL_I2C_EV_IRQHandler+0x244>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004198:	f001 01f7 	and.w	r1, r1, #247	@ 0xf7
 800419c:	2921      	cmp	r1, #33	@ 0x21
 800419e:	f002 0004 	and.w	r0, r2, #4
 80041a2:	f000 80cd 	beq.w	8004340 <HAL_I2C_EV_IRQHandler+0x2fc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041a6:	0655      	lsls	r5, r2, #25
 80041a8:	f140 8109 	bpl.w	80043be <HAL_I2C_EV_IRQHandler+0x37a>
 80041ac:	0579      	lsls	r1, r7, #21
 80041ae:	f140 8106 	bpl.w	80043be <HAL_I2C_EV_IRQHandler+0x37a>
 80041b2:	2800      	cmp	r0, #0
 80041b4:	f040 8106 	bne.w	80043c4 <HAL_I2C_EV_IRQHandler+0x380>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041b8:	f894 103d 	ldrb.w	r1, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 80041bc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80041be:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041c0:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80041c2:	2a00      	cmp	r2, #0
 80041c4:	f43f af6e 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80041ce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80041d0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80041d2:	3b01      	subs	r3, #1
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80041d8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80041da:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80041dc:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80041de:	6262      	str	r2, [r4, #36]	@ 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f47f af5f 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80041e6:	292a      	cmp	r1, #42	@ 0x2a
 80041e8:	f47f af5c 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041ec:	6822      	ldr	r2, [r4, #0]
 80041ee:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80041f0:	2522      	movs	r5, #34	@ 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041f2:	2128      	movs	r1, #40	@ 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041f8:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041fa:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80041fc:	6325      	str	r5, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80041fe:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004202:	f7ff fd7d 	bl	8003d00 <HAL_I2C_SlaveRxCpltCallback>
 8004206:	e74d      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004208:	6998      	ldr	r0, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800420a:	695a      	ldr	r2, [r3, #20]
 800420c:	e730      	b.n	8004070 <HAL_I2C_EV_IRQHandler+0x2c>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800420e:	6859      	ldr	r1, [r3, #4]
 8004210:	050d      	lsls	r5, r1, #20
 8004212:	f53f af47 	bmi.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004216:	0650      	lsls	r0, r2, #25
 8004218:	f002 0104 	and.w	r1, r2, #4
 800421c:	f100 80f0 	bmi.w	8004400 <HAL_I2C_EV_IRQHandler+0x3bc>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004220:	2900      	cmp	r1, #0
 8004222:	f43f af3f 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 8004226:	05be      	lsls	r6, r7, #22
 8004228:	f57f af3c 	bpl.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800422c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  if (hi2c->XferCount == 4U)
 800422e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004230:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  if (hi2c->XferCount == 4U)
 8004232:	b292      	uxth	r2, r2
 8004234:	2a04      	cmp	r2, #4
 8004236:	f000 8206 	beq.w	8004646 <HAL_I2C_EV_IRQHandler+0x602>
  else if (hi2c->XferCount == 3U)
 800423a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800423c:	b292      	uxth	r2, r2
 800423e:	2a03      	cmp	r2, #3
 8004240:	f000 8245 	beq.w	80046ce <HAL_I2C_EV_IRQHandler+0x68a>
  else if (hi2c->XferCount == 2U)
 8004244:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004246:	b292      	uxth	r2, r2
 8004248:	2a02      	cmp	r2, #2
 800424a:	f000 8276 	beq.w	800473a <HAL_I2C_EV_IRQHandler+0x6f6>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8004252:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8004254:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8004256:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 8004258:	3201      	adds	r2, #1
    hi2c->XferCount--;
 800425a:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 800425c:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 800425e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      }
 8004260:	e720      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004262:	05bd      	lsls	r5, r7, #22
 8004264:	f57f af69 	bpl.w	800413a <HAL_I2C_EV_IRQHandler+0xf6>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004268:	6c62      	ldr	r2, [r4, #68]	@ 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800426a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800426c:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800426e:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004270:	2900      	cmp	r1, #0
 8004272:	f000 812d 	beq.w	80044d0 <HAL_I2C_EV_IRQHandler+0x48c>
 8004276:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 8004278:	2a00      	cmp	r2, #0
 800427a:	f000 8129 	beq.w	80044d0 <HAL_I2C_EV_IRQHandler+0x48c>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004284:	605a      	str	r2, [r3, #4]
 8004286:	e70d      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004288:	05b8      	lsls	r0, r7, #22
 800428a:	d585      	bpl.n	8004198 <HAL_I2C_EV_IRQHandler+0x154>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800428c:	f894 603d 	ldrb.w	r6, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004296:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004298:	950d      	str	r5, [sp, #52]	@ 0x34
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	920d      	str	r2, [sp, #52]	@ 0x34
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	f042 0201 	orr.w	r2, r2, #1
 80042a4:	601a      	str	r2, [r3, #0]
 80042a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ae:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80042b0:	685a      	ldr	r2, [r3, #4]
 80042b2:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042b4:	b2f6      	uxtb	r6, r6
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80042b6:	f100 80c9 	bmi.w	800444c <HAL_I2C_EV_IRQHandler+0x408>
  if (hi2c->XferCount != 0U)
 80042ba:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80042bc:	b29b      	uxth	r3, r3
 80042be:	b313      	cbz	r3, 8004306 <HAL_I2C_EV_IRQHandler+0x2c2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	695a      	ldr	r2, [r3, #20]
 80042c4:	0752      	lsls	r2, r2, #29
 80042c6:	d50a      	bpl.n	80042de <HAL_I2C_EV_IRQHandler+0x29a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80042ce:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80042d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80042d2:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 80042d4:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 80042d6:	b292      	uxth	r2, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042d8:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 80042da:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80042dc:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80042de:	695a      	ldr	r2, [r3, #20]
 80042e0:	0657      	lsls	r7, r2, #25
 80042e2:	d509      	bpl.n	80042f8 <HAL_I2C_EV_IRQHandler+0x2b4>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80042ea:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 80042ec:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80042ee:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 80042f0:	3201      	adds	r2, #1
      hi2c->XferCount--;
 80042f2:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 80042f4:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80042f6:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80042f8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	b11b      	cbz	r3, 8004306 <HAL_I2C_EV_IRQHandler+0x2c2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042fe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004300:	f043 0304 	orr.w	r3, r3, #4
 8004304:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004306:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004308:	2b00      	cmp	r3, #0
 800430a:	f040 80ca 	bne.w	80044a2 <HAL_I2C_EV_IRQHandler+0x45e>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800430e:	2e2a      	cmp	r6, #42	@ 0x2a
 8004310:	f000 8155 	beq.w	80045be <HAL_I2C_EV_IRQHandler+0x57a>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004314:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8004318:	2b28      	cmp	r3, #40	@ 0x28
 800431a:	f000 8160 	beq.w	80045de <HAL_I2C_EV_IRQHandler+0x59a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800431e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004320:	2b22      	cmp	r3, #34	@ 0x22
 8004322:	d002      	beq.n	800432a <HAL_I2C_EV_IRQHandler+0x2e6>
 8004324:	2e22      	cmp	r6, #34	@ 0x22
 8004326:	f47f aebd 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        hi2c->PreviousState = I2C_STATE_NONE;
 800432a:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800432c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800432e:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004330:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8004332:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004336:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800433a:	f7ff fce1 	bl	8003d00 <HAL_I2C_SlaveRxCpltCallback>
 800433e:	e6b1      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004340:	0615      	lsls	r5, r2, #24
 8004342:	d527      	bpl.n	8004394 <HAL_I2C_EV_IRQHandler+0x350>
 8004344:	057a      	lsls	r2, r7, #21
 8004346:	d525      	bpl.n	8004394 <HAL_I2C_EV_IRQHandler+0x350>
 8004348:	bb38      	cbnz	r0, 800439a <HAL_I2C_EV_IRQHandler+0x356>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800434a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
  if (hi2c->XferCount != 0U)
 800434e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004350:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004352:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8004354:	2a00      	cmp	r2, #0
 8004356:	f43f aea5 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800435a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800435c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004360:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8004362:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8004364:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004366:	3a01      	subs	r2, #1
 8004368:	b292      	uxth	r2, r2
 800436a:	8562      	strh	r2, [r4, #42]	@ 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800436c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800436e:	b292      	uxth	r2, r2
 8004370:	2a00      	cmp	r2, #0
 8004372:	f47f ae97 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 8004376:	2829      	cmp	r0, #41	@ 0x29
 8004378:	f47f ae94 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800437c:	685a      	ldr	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800437e:	2528      	movs	r5, #40	@ 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004380:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004384:	605a      	str	r2, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004386:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004388:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800438a:	f884 503d 	strb.w	r5, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800438e:	f7ff fcb5 	bl	8003cfc <HAL_I2C_SlaveTxCpltCallback>
 8004392:	e687      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004394:	2800      	cmp	r0, #0
 8004396:	f43f ae85 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 800439a:	05be      	lsls	r6, r7, #22
 800439c:	f57f ae82 	bpl.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
  if (hi2c->XferCount != 0U)
 80043a0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80043a2:	b292      	uxth	r2, r2
 80043a4:	2a00      	cmp	r2, #0
 80043a6:	f43f ae7d 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043aa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80043ac:	f812 1b01 	ldrb.w	r1, [r2], #1
 80043b0:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 80043b2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 80043b4:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 80043b6:	3b01      	subs	r3, #1
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80043bc:	e672      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043be:	2800      	cmp	r0, #0
 80043c0:	f43f ae70 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80043c4:	05ba      	lsls	r2, r7, #22
 80043c6:	f57f ae6d 	bpl.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
  if (hi2c->XferCount != 0U)
 80043ca:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80043cc:	b292      	uxth	r2, r2
 80043ce:	2a00      	cmp	r2, #0
 80043d0:	f43f ae68 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	7013      	strb	r3, [r2, #0]
 80043da:	e73a      	b.n	8004252 <HAL_I2C_EV_IRQHandler+0x20e>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043dc:	2d00      	cmp	r5, #0
 80043de:	f43f ae61 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80043e2:	05be      	lsls	r6, r7, #22
 80043e4:	f57f ae5e 	bpl.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80043e8:	2921      	cmp	r1, #33	@ 0x21
 80043ea:	f000 8133 	beq.w	8004654 <HAL_I2C_EV_IRQHandler+0x610>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80043ee:	2840      	cmp	r0, #64	@ 0x40
 80043f0:	f47f ae58 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80043f4:	4620      	mov	r0, r4
}
 80043f6:	b00f      	add	sp, #60	@ 0x3c
 80043f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80043fc:	f7ff bc88 	b.w	8003d10 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004400:	057a      	lsls	r2, r7, #21
 8004402:	f57f af0d 	bpl.w	8004220 <HAL_I2C_EV_IRQHandler+0x1dc>
 8004406:	2900      	cmp	r1, #0
 8004408:	f47f af0d 	bne.w	8004226 <HAL_I2C_EV_IRQHandler+0x1e2>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800440c:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 8004410:	2a22      	cmp	r2, #34	@ 0x22
 8004412:	f47f ae47 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    CurrentXferOptions = hi2c->XferOptions;
 8004416:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    tmp = hi2c->XferCount;
 8004418:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800441a:	b292      	uxth	r2, r2
    if (tmp > 3U)
 800441c:	2a03      	cmp	r2, #3
 800441e:	f240 8217 	bls.w	8004850 <HAL_I2C_EV_IRQHandler+0x80c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004422:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004428:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 800442a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800442c:	3b01      	subs	r3, #1
 800442e:	b29b      	uxth	r3, r3
 8004430:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8004432:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004434:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8004436:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8004438:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 800443a:	6262      	str	r2, [r4, #36]	@ 0x24
      if (hi2c->XferCount == (uint16_t)3)
 800443c:	f47f ae32 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004440:	6822      	ldr	r2, [r4, #0]
 8004442:	6853      	ldr	r3, [r2, #4]
 8004444:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004448:	6053      	str	r3, [r2, #4]
 800444a:	e62b      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800444c:	f006 02f7 	and.w	r2, r6, #247	@ 0xf7
 8004450:	2a22      	cmp	r2, #34	@ 0x22
 8004452:	f000 8093 	beq.w	800457c <HAL_I2C_EV_IRQHandler+0x538>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004456:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8004458:	6802      	ldr	r2, [r0, #0]
 800445a:	6852      	ldr	r2, [r2, #4]
 800445c:	b292      	uxth	r2, r2
 800445e:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8004460:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004462:	b292      	uxth	r2, r2
 8004464:	b11a      	cbz	r2, 800446e <HAL_I2C_EV_IRQHandler+0x42a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004466:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004468:	f042 0204 	orr.w	r2, r2, #4
 800446c:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004474:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004476:	f7fe fcd9 	bl	8002e2c <HAL_DMA_GetState>
 800447a:	2801      	cmp	r0, #1
 800447c:	d008      	beq.n	8004490 <HAL_I2C_EV_IRQHandler+0x44c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800447e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8004480:	4b9a      	ldr	r3, [pc, #616]	@ (80046ec <HAL_I2C_EV_IRQHandler+0x6a8>)
 8004482:	6503      	str	r3, [r0, #80]	@ 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004484:	f7fe fbea 	bl	8002c5c <HAL_DMA_Abort_IT>
 8004488:	b110      	cbz	r0, 8004490 <HAL_I2C_EV_IRQHandler+0x44c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800448a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800448c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800448e:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8004490:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004492:	b29b      	uxth	r3, r3
 8004494:	2b00      	cmp	r3, #0
 8004496:	f47f af13 	bne.w	80042c0 <HAL_I2C_EV_IRQHandler+0x27c>
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800449a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800449c:	2b00      	cmp	r3, #0
 800449e:	f43f af39 	beq.w	8004314 <HAL_I2C_EV_IRQHandler+0x2d0>
    I2C_ITError(hi2c);
 80044a2:	4620      	mov	r0, r4
}
 80044a4:	b00f      	add	sp, #60	@ 0x3c
 80044a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80044aa:	f7ff bd15 	b.w	8003ed8 <I2C_ITError>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80044ae:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 80044b2:	2a21      	cmp	r2, #33	@ 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044b4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044b6:	bf16      	itet	ne
 80044b8:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044bc:	f002 02fe 	andeq.w	r2, r2, #254	@ 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044c0:	b2d2      	uxtbne	r2, r2
 80044c2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80044c4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80044c6:	b11a      	cbz	r2, 80044d0 <HAL_I2C_EV_IRQHandler+0x48c>
 80044c8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044ca:	2a00      	cmp	r2, #0
 80044cc:	f47f aed7 	bne.w	800427e <HAL_I2C_EV_IRQHandler+0x23a>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80044d0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80044d2:	2a00      	cmp	r2, #0
 80044d4:	f43f ade6 	beq.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80044d8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044da:	2a00      	cmp	r2, #0
 80044dc:	f47f aecf 	bne.w	800427e <HAL_I2C_EV_IRQHandler+0x23a>
 80044e0:	e5e0      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80044e2:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80044e4:	b911      	cbnz	r1, 80044ec <HAL_I2C_EV_IRQHandler+0x4a8>
 80044e6:	2a40      	cmp	r2, #64	@ 0x40
 80044e8:	f000 80d8 	beq.w	800469c <HAL_I2C_EV_IRQHandler+0x658>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80044ec:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80044ee:	b922      	cbnz	r2, 80044fa <HAL_I2C_EV_IRQHandler+0x4b6>
 80044f0:	6921      	ldr	r1, [r4, #16]
 80044f2:	f5b1 4f40 	cmp.w	r1, #49152	@ 0xc000
 80044f6:	f000 80dc 	beq.w	80046b2 <HAL_I2C_EV_IRQHandler+0x66e>
      if (hi2c->XferCount == 0U)
 80044fa:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80044fc:	b292      	uxth	r2, r2
 80044fe:	2a00      	cmp	r2, #0
 8004500:	d17a      	bne.n	80045f8 <HAL_I2C_EV_IRQHandler+0x5b4>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004502:	9203      	str	r2, [sp, #12]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	9203      	str	r2, [sp, #12]
 8004508:	699a      	ldr	r2, [r3, #24]
 800450a:	9203      	str	r2, [sp, #12]
 800450c:	9a03      	ldr	r2, [sp, #12]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004514:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8004516:	2300      	movs	r3, #0
 8004518:	6523      	str	r3, [r4, #80]	@ 0x50
 800451a:	e5c3      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->EventCount == 0U)
 800451c:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800451e:	bb3a      	cbnz	r2, 8004570 <HAL_I2C_EV_IRQHandler+0x52c>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004520:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004522:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004526:	611a      	str	r2, [r3, #16]
 8004528:	e5bc      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800452a:	2201      	movs	r2, #1
 800452c:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800452e:	e5ee      	b.n	800410e <HAL_I2C_EV_IRQHandler+0xca>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004536:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004538:	0607      	lsls	r7, r0, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800453a:	f080 0104 	eor.w	r1, r0, #4
    __HAL_UNLOCK(hi2c);
 800453e:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004542:	bf54      	ite	pl
 8004544:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004546:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8004548:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800454c:	f3c1 0180 	ubfx	r1, r1, #2, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004550:	4620      	mov	r0, r4
 8004552:	f7ff fbd7 	bl	8003d04 <HAL_I2C_AddrCallback>
 8004556:	e5a5      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if (hi2c->EventCount == 1U)
 8004558:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800455a:	2a01      	cmp	r2, #1
 800455c:	f47f ada2 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004560:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004562:	11d2      	asrs	r2, r2, #7
 8004564:	f002 0206 	and.w	r2, r2, #6
 8004568:	f042 02f1 	orr.w	r2, r2, #241	@ 0xf1
 800456c:	611a      	str	r2, [r3, #16]
 800456e:	e599      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004570:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	611a      	str	r2, [r3, #16]
 800457a:	e593      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800457c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800457e:	6802      	ldr	r2, [r0, #0]
 8004580:	6852      	ldr	r2, [r2, #4]
 8004582:	b292      	uxth	r2, r2
 8004584:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if (hi2c->XferCount != 0U)
 8004586:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004588:	b292      	uxth	r2, r2
 800458a:	b11a      	cbz	r2, 8004594 <HAL_I2C_EV_IRQHandler+0x550>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800458c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800458e:	f042 0204 	orr.w	r2, r2, #4
 8004592:	6422      	str	r2, [r4, #64]	@ 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800459a:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800459c:	f7fe fc46 	bl	8002e2c <HAL_DMA_GetState>
 80045a0:	2801      	cmp	r0, #1
 80045a2:	f43f ae8a 	beq.w	80042ba <HAL_I2C_EV_IRQHandler+0x276>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80045a6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80045a8:	4b50      	ldr	r3, [pc, #320]	@ (80046ec <HAL_I2C_EV_IRQHandler+0x6a8>)
 80045aa:	6503      	str	r3, [r0, #80]	@ 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80045ac:	f7fe fb56 	bl	8002c5c <HAL_DMA_Abort_IT>
 80045b0:	2800      	cmp	r0, #0
 80045b2:	f43f ae82 	beq.w	80042ba <HAL_I2C_EV_IRQHandler+0x276>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80045b6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80045b8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80045ba:	4798      	blx	r3
 80045bc:	e67d      	b.n	80042ba <HAL_I2C_EV_IRQHandler+0x276>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045be:	2228      	movs	r2, #40	@ 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 80045c0:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045c2:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045c4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045c8:	f7ff fb9a 	bl	8003d00 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045cc:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80045d0:	2b28      	cmp	r3, #40	@ 0x28
 80045d2:	d004      	beq.n	80045de <HAL_I2C_EV_IRQHandler+0x59a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80045d4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80045d6:	2b22      	cmp	r3, #34	@ 0x22
 80045d8:	f47f ad64 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 80045dc:	e6a5      	b.n	800432a <HAL_I2C_EV_IRQHandler+0x2e6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80045de:	2300      	movs	r3, #0
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045e0:	4943      	ldr	r1, [pc, #268]	@ (80046f0 <HAL_I2C_EV_IRQHandler+0x6ac>)
 80045e2:	62e1      	str	r1, [r4, #44]	@ 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80045e4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80045e6:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80045e8:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80045ea:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80045f2:	f7ff fb89 	bl	8003d08 <HAL_I2C_ListenCpltCallback>
 80045f6:	e555      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      else if (hi2c->XferCount == 1U)
 80045f8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80045fa:	b292      	uxth	r2, r2
 80045fc:	2a01      	cmp	r2, #1
 80045fe:	d07b      	beq.n	80046f8 <HAL_I2C_EV_IRQHandler+0x6b4>
      else if (hi2c->XferCount == 2U)
 8004600:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004602:	b292      	uxth	r2, r2
 8004604:	2a02      	cmp	r2, #2
 8004606:	f000 80e8 	beq.w	80047da <HAL_I2C_EV_IRQHandler+0x796>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004610:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	0512      	lsls	r2, r2, #20
 8004616:	d50e      	bpl.n	8004636 <HAL_I2C_EV_IRQHandler+0x5f2>
 8004618:	2820      	cmp	r0, #32
 800461a:	f200 81a7 	bhi.w	800496c <HAL_I2C_EV_IRQHandler+0x928>
 800461e:	2807      	cmp	r0, #7
 8004620:	f240 81a0 	bls.w	8004964 <HAL_I2C_EV_IRQHandler+0x920>
 8004624:	4a33      	ldr	r2, [pc, #204]	@ (80046f4 <HAL_I2C_EV_IRQHandler+0x6b0>)
 8004626:	3808      	subs	r0, #8
 8004628:	40c2      	lsrs	r2, r0
 800462a:	07d7      	lsls	r7, r2, #31
 800462c:	d503      	bpl.n	8004636 <HAL_I2C_EV_IRQHandler+0x5f2>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004634:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004636:	2200      	movs	r2, #0
 8004638:	9209      	str	r2, [sp, #36]	@ 0x24
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	9209      	str	r2, [sp, #36]	@ 0x24
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	9309      	str	r3, [sp, #36]	@ 0x24
 8004642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004644:	e767      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464c:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8004652:	e5fe      	b.n	8004252 <HAL_I2C_EV_IRQHandler+0x20e>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004654:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004656:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 800465a:	2a21      	cmp	r2, #33	@ 0x21
 800465c:	f47f ad22 	bne.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if (hi2c->XferCount != 0U)
 8004660:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004662:	b292      	uxth	r2, r2
 8004664:	2a00      	cmp	r2, #0
 8004666:	f47f aea0 	bne.w	80043aa <HAL_I2C_EV_IRQHandler+0x366>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800466a:	2908      	cmp	r1, #8
 800466c:	f000 80d8 	beq.w	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
 8004670:	2920      	cmp	r1, #32
 8004672:	f000 80d5 	beq.w	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
 8004676:	f511 3f80 	cmn.w	r1, #65536	@ 0x10000
 800467a:	f000 80d1 	beq.w	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467e:	6859      	ldr	r1, [r3, #4]
 8004680:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8004684:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004686:	2011      	movs	r0, #17
        hi2c->State = HAL_I2C_STATE_READY;
 8004688:	2320      	movs	r3, #32
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800468a:	6320      	str	r0, [r4, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800468c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004690:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8004692:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004696:	f7ff fb2d 	bl	8003cf4 <HAL_I2C_MasterTxCpltCallback>
 800469a:	e503      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800469c:	9101      	str	r1, [sp, #4]
 800469e:	695a      	ldr	r2, [r3, #20]
 80046a0:	9201      	str	r2, [sp, #4]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	9301      	str	r3, [sp, #4]
 80046a6:	9b01      	ldr	r3, [sp, #4]
 80046a8:	e4fc      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80046aa:	2a21      	cmp	r2, #33	@ 0x21
 80046ac:	f47f ad63 	bne.w	8004176 <HAL_I2C_EV_IRQHandler+0x132>
 80046b0:	e565      	b.n	800417e <HAL_I2C_EV_IRQHandler+0x13a>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b2:	9202      	str	r2, [sp, #8]
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	9202      	str	r2, [sp, #8]
 80046b8:	699a      	ldr	r2, [r3, #24]
 80046ba:	9202      	str	r2, [sp, #8]
 80046bc:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046c4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80046c6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80046c8:	3301      	adds	r3, #1
 80046ca:	6523      	str	r3, [r4, #80]	@ 0x50
 80046cc:	e4ea      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046ce:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80046d0:	2804      	cmp	r0, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046d6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80046d8:	f43f adb9 	beq.w	800424e <HAL_I2C_EV_IRQHandler+0x20a>
 80046dc:	2802      	cmp	r0, #2
 80046de:	f43f adb6 	beq.w	800424e <HAL_I2C_EV_IRQHandler+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	e5b0      	b.n	800424e <HAL_I2C_EV_IRQHandler+0x20a>
 80046ec:	08003de5 	.word	0x08003de5
 80046f0:	ffff0000 	.word	0xffff0000
 80046f4:	01000101 	.word	0x01000101
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80046f8:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 80046fc:	f000 811b 	beq.w	8004936 <HAL_I2C_EV_IRQHandler+0x8f2>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004700:	2808      	cmp	r0, #8
 8004702:	f000 80f4 	beq.w	80048ee <HAL_I2C_EV_IRQHandler+0x8aa>
 8004706:	2820      	cmp	r0, #32
 8004708:	f000 80f1 	beq.w	80048ee <HAL_I2C_EV_IRQHandler+0x8aa>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800470c:	2e12      	cmp	r6, #18
 800470e:	f000 814c 	beq.w	80049aa <HAL_I2C_EV_IRQHandler+0x966>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004712:	2810      	cmp	r0, #16
 8004714:	f200 814b 	bhi.w	80049ae <HAL_I2C_EV_IRQHandler+0x96a>
 8004718:	4a9a      	ldr	r2, [pc, #616]	@ (8004984 <HAL_I2C_EV_IRQHandler+0x940>)
 800471a:	4102      	asrs	r2, r0
 800471c:	07d2      	lsls	r2, r2, #31
 800471e:	f100 8146 	bmi.w	80049ae <HAL_I2C_EV_IRQHandler+0x96a>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004728:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472a:	2200      	movs	r2, #0
 800472c:	9206      	str	r2, [sp, #24]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	9206      	str	r2, [sp, #24]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	9306      	str	r3, [sp, #24]
 8004736:	9b06      	ldr	r3, [sp, #24]
 8004738:	e6ed      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800473a:	1e42      	subs	r2, r0, #1
 800473c:	2a0f      	cmp	r2, #15
 800473e:	d809      	bhi.n	8004754 <HAL_I2C_EV_IRQHandler+0x710>
 8004740:	e8df f002 	tbb	[pc, r2]
 8004744:	3c083c41 	.word	0x3c083c41
 8004748:	08080808 	.word	0x08080808
 800474c:	08080808 	.word	0x08080808
 8004750:	41080808 	.word	0x41080808
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800475a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8004760:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr++;
 8004762:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 8004764:	3b01      	subs	r3, #1
 8004766:	b29b      	uxth	r3, r3
 8004768:	8563      	strh	r3, [r4, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476a:	6823      	ldr	r3, [r4, #0]
    hi2c->pBuffPtr++;
 800476c:	1c51      	adds	r1, r2, #1
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476e:	691b      	ldr	r3, [r3, #16]
    hi2c->pBuffPtr++;
 8004770:	6261      	str	r1, [r4, #36]	@ 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004772:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 8004774:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004776:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 8004778:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hi2c->XferCount--;
 800477a:	3b01      	subs	r3, #1
 800477c:	b29b      	uxth	r3, r3
 800477e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004780:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 8004782:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    hi2c->pBuffPtr++;
 8004788:	6262      	str	r2, [r4, #36]	@ 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800478a:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800478c:	2320      	movs	r3, #32
 800478e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004792:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8004796:	2b40      	cmp	r3, #64	@ 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004798:	f04f 0300 	mov.w	r3, #0
 800479c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047a0:	f000 80e9 	beq.w	8004976 <HAL_I2C_EV_IRQHandler+0x932>
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80047a4:	2808      	cmp	r0, #8
 80047a6:	f000 80da 	beq.w	800495e <HAL_I2C_EV_IRQHandler+0x91a>
 80047aa:	2820      	cmp	r0, #32
 80047ac:	f000 80d7 	beq.w	800495e <HAL_I2C_EV_IRQHandler+0x91a>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80047b0:	2312      	movs	r3, #18
 80047b2:	6323      	str	r3, [r4, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80047b4:	4620      	mov	r0, r4
 80047b6:	f7ff fa9f 	bl	8003cf8 <HAL_I2C_MasterRxCpltCallback>
 80047ba:	e473      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	e7ca      	b.n	800475c <HAL_I2C_EV_IRQHandler+0x718>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047cc:	601a      	str	r2, [r3, #0]
 80047ce:	e7c5      	b.n	800475c <HAL_I2C_EV_IRQHandler+0x718>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d6:	605a      	str	r2, [r3, #4]
 80047d8:	e464      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047da:	2810      	cmp	r0, #16
 80047dc:	f200 8097 	bhi.w	800490e <HAL_I2C_EV_IRQHandler+0x8ca>
 80047e0:	4a69      	ldr	r2, [pc, #420]	@ (8004988 <HAL_I2C_EV_IRQHandler+0x944>)
 80047e2:	40c2      	lsrs	r2, r0
 80047e4:	07d7      	lsls	r7, r2, #31
 80047e6:	f140 8092 	bpl.w	800490e <HAL_I2C_EV_IRQHandler+0x8ca>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047f0:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	0515      	lsls	r5, r2, #20
 80047f6:	d50b      	bpl.n	8004810 <HAL_I2C_EV_IRQHandler+0x7cc>
 80047f8:	2807      	cmp	r0, #7
 80047fa:	f240 80dd 	bls.w	80049b8 <HAL_I2C_EV_IRQHandler+0x974>
 80047fe:	4a63      	ldr	r2, [pc, #396]	@ (800498c <HAL_I2C_EV_IRQHandler+0x948>)
 8004800:	3808      	subs	r0, #8
 8004802:	40c2      	lsrs	r2, r0
 8004804:	07d1      	lsls	r1, r2, #31
 8004806:	d503      	bpl.n	8004810 <HAL_I2C_EV_IRQHandler+0x7cc>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800480e:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004810:	2200      	movs	r2, #0
 8004812:	9208      	str	r2, [sp, #32]
 8004814:	695a      	ldr	r2, [r3, #20]
 8004816:	9208      	str	r2, [sp, #32]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	9308      	str	r3, [sp, #32]
 800481c:	9b08      	ldr	r3, [sp, #32]
 800481e:	e67a      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004820:	6859      	ldr	r1, [r3, #4]
 8004822:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8004826:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004828:	6819      	ldr	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800482a:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800482c:	2020      	movs	r0, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800482e:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 8004832:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004834:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004836:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800483a:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800483e:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004842:	2b40      	cmp	r3, #64	@ 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004844:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004846:	f47f af26 	bne.w	8004696 <HAL_I2C_EV_IRQHandler+0x652>
          HAL_I2C_MemTxCpltCallback(hi2c);
 800484a:	f7ff fa5f 	bl	8003d0c <HAL_I2C_MemTxCpltCallback>
 800484e:	e429      	b.n	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004850:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004852:	2d02      	cmp	r5, #2
 8004854:	d0bc      	beq.n	80047d0 <HAL_I2C_EV_IRQHandler+0x78c>
 8004856:	2a01      	cmp	r2, #1
 8004858:	d8ba      	bhi.n	80047d0 <HAL_I2C_EV_IRQHandler+0x78c>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800485a:	4a4d      	ldr	r2, [pc, #308]	@ (8004990 <HAL_I2C_EV_IRQHandler+0x94c>)
  __IO uint32_t count = 0U;
 800485c:	910b      	str	r1, [sp, #44]	@ 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8004864:	fbb2 f2f1 	udiv	r2, r2, r1
 8004868:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800486c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800486e:	e004      	b.n	800487a <HAL_I2C_EV_IRQHandler+0x836>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	f412 7200 	ands.w	r2, r2, #512	@ 0x200
 8004876:	f000 80a3 	beq.w	80049c0 <HAL_I2C_EV_IRQHandler+0x97c>
    count--;
 800487a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800487c:	3a01      	subs	r2, #1
 800487e:	920b      	str	r2, [sp, #44]	@ 0x2c
    if (count == 0U)
 8004880:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004882:	2900      	cmp	r1, #0
 8004884:	d1f4      	bne.n	8004870 <HAL_I2C_EV_IRQHandler+0x82c>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004886:	6c22      	ldr	r2, [r4, #64]	@ 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004888:	6a60      	ldr	r0, [r4, #36]	@ 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800488a:	f042 0220 	orr.w	r2, r2, #32
 800488e:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004896:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 800489c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->pBuffPtr++;
 800489e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80048a0:	3b01      	subs	r3, #1
        hi2c->pBuffPtr++;
 80048a2:	3201      	adds	r2, #1
        hi2c->XferCount--;
 80048a4:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 80048a6:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80048a8:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->pBuffPtr++;
 80048aa:	6262      	str	r2, [r4, #36]	@ 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 80048ac:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 80048b0:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b2:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80048b6:	f7ff fa91 	bl	8003ddc <HAL_I2C_ErrorCallback>
 80048ba:	f7ff bbf3 	b.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80048be:	2d08      	cmp	r5, #8
 80048c0:	d0ae      	beq.n	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
 80048c2:	2d20      	cmp	r5, #32
 80048c4:	d0ac      	beq.n	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
 80048c6:	f515 3f80 	cmn.w	r5, #65536	@ 0x10000
 80048ca:	d0a9      	beq.n	8004820 <HAL_I2C_EV_IRQHandler+0x7dc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048d2:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80048d4:	2011      	movs	r0, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d6:	2100      	movs	r1, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80048d8:	2320      	movs	r3, #32
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80048da:	6320      	str	r0, [r4, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048dc:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80048e0:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80048e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80048e6:	f7ff fa05 	bl	8003cf4 <HAL_I2C_MasterTxCpltCallback>
 80048ea:	f7ff bbdb 	b.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ee:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f0:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f6:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f8:	9107      	str	r1, [sp, #28]
 80048fa:	695a      	ldr	r2, [r3, #20]
 80048fc:	9207      	str	r2, [sp, #28]
 80048fe:	699a      	ldr	r2, [r3, #24]
 8004900:	9207      	str	r2, [sp, #28]
 8004902:	9a07      	ldr	r2, [sp, #28]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	e603      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004914:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800491c:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800491e:	685a      	ldr	r2, [r3, #4]
 8004920:	0516      	lsls	r6, r2, #20
 8004922:	f57f af75 	bpl.w	8004810 <HAL_I2C_EV_IRQHandler+0x7cc>
 8004926:	2820      	cmp	r0, #32
 8004928:	f67f af66 	bls.w	80047f8 <HAL_I2C_EV_IRQHandler+0x7b4>
 800492c:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8004930:	f47f af6e 	bne.w	8004810 <HAL_I2C_EV_IRQHandler+0x7cc>
 8004934:	e768      	b.n	8004808 <HAL_I2C_EV_IRQHandler+0x7c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800493c:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	f412 6200 	ands.w	r2, r2, #2048	@ 0x800
 8004944:	d026      	beq.n	8004994 <HAL_I2C_EV_IRQHandler+0x950>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004946:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004948:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800494a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800494e:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004950:	9104      	str	r1, [sp, #16]
 8004952:	695a      	ldr	r2, [r3, #20]
 8004954:	9204      	str	r2, [sp, #16]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	9304      	str	r3, [sp, #16]
 800495a:	9b04      	ldr	r3, [sp, #16]
 800495c:	e5db      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
        hi2c->PreviousState = I2C_STATE_NONE;
 800495e:	2300      	movs	r3, #0
 8004960:	6323      	str	r3, [r4, #48]	@ 0x30
 8004962:	e727      	b.n	80047b4 <HAL_I2C_EV_IRQHandler+0x770>
 8004964:	2801      	cmp	r0, #1
 8004966:	f47f ae66 	bne.w	8004636 <HAL_I2C_EV_IRQHandler+0x5f2>
 800496a:	e660      	b.n	800462e <HAL_I2C_EV_IRQHandler+0x5ea>
 800496c:	f510 3f80 	cmn.w	r0, #65536	@ 0x10000
 8004970:	f47f ae61 	bne.w	8004636 <HAL_I2C_EV_IRQHandler+0x5f2>
 8004974:	e65b      	b.n	800462e <HAL_I2C_EV_IRQHandler+0x5ea>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004976:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8004978:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800497a:	f7ff fa2d 	bl	8003dd8 <HAL_I2C_MemRxCpltCallback>
 800497e:	f7ff bb91 	b.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>
 8004982:	bf00      	nop
 8004984:	fffeffeb 	.word	0xfffeffeb
 8004988:	00010014 	.word	0x00010014
 800498c:	01000101 	.word	0x01000101
 8004990:	20000000 	.word	0x20000000
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004994:	9205      	str	r2, [sp, #20]
 8004996:	695a      	ldr	r2, [r3, #20]
 8004998:	9205      	str	r2, [sp, #20]
 800499a:	699a      	ldr	r2, [r3, #24]
 800499c:	9205      	str	r2, [sp, #20]
 800499e:	9a05      	ldr	r2, [sp, #20]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a6:	601a      	str	r2, [r3, #0]
 80049a8:	e5b5      	b.n	8004516 <HAL_I2C_EV_IRQHandler+0x4d2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80049aa:	2801      	cmp	r0, #1
 80049ac:	d19f      	bne.n	80048ee <HAL_I2C_EV_IRQHandler+0x8aa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b4:	601a      	str	r2, [r3, #0]
 80049b6:	e6b8      	b.n	800472a <HAL_I2C_EV_IRQHandler+0x6e6>
 80049b8:	2801      	cmp	r0, #1
 80049ba:	f47f af29 	bne.w	8004810 <HAL_I2C_EV_IRQHandler+0x7cc>
 80049be:	e723      	b.n	8004808 <HAL_I2C_EV_IRQHandler+0x7c4>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c0:	6819      	ldr	r1, [r3, #0]
 80049c2:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80049c6:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049c8:	6859      	ldr	r1, [r3, #4]
 80049ca:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 80049ce:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049d0:	6919      	ldr	r1, [r3, #16]
 80049d2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80049d4:	7019      	strb	r1, [r3, #0]
        hi2c->XferCount--;
 80049d6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80049d8:	3b01      	subs	r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80049da:	2120      	movs	r1, #32
        hi2c->XferCount--;
 80049dc:	b29b      	uxth	r3, r3
 80049de:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
        hi2c->pBuffPtr++;
 80049e4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049e6:	f894 103e 	ldrb.w	r1, [r4, #62]	@ 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ea:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->pBuffPtr++;
 80049ee:	3301      	adds	r3, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049f0:	2940      	cmp	r1, #64	@ 0x40
        hi2c->pBuffPtr++;
 80049f2:	6263      	str	r3, [r4, #36]	@ 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049f4:	f47f aed6 	bne.w	80047a4 <HAL_I2C_EV_IRQHandler+0x760>
          HAL_I2C_MemRxCpltCallback(hi2c);
 80049f8:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 80049fa:	6322      	str	r2, [r4, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80049fc:	f7ff f9ec 	bl	8003dd8 <HAL_I2C_MemRxCpltCallback>
 8004a00:	f7ff bb50 	b.w	80040a4 <HAL_I2C_EV_IRQHandler+0x60>

08004a04 <HAL_I2C_ER_IRQHandler>:
{
 8004a04:	b570      	push	{r4, r5, r6, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004a06:	6802      	ldr	r2, [r0, #0]
 8004a08:	6953      	ldr	r3, [r2, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004a0a:	6854      	ldr	r4, [r2, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a0c:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a10:	05dd      	lsls	r5, r3, #23
{
 8004a12:	b082      	sub	sp, #8
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a14:	b2c9      	uxtb	r1, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a16:	d50a      	bpl.n	8004a2e <HAL_I2C_ER_IRQHandler+0x2a>
 8004a18:	05e4      	lsls	r4, r4, #23
 8004a1a:	d51b      	bpl.n	8004a54 <HAL_I2C_ER_IRQHandler+0x50>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a1c:	f46f 7480 	mvn.w	r4, #256	@ 0x100
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a20:	059e      	lsls	r6, r3, #22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a22:	6154      	str	r4, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a24:	d544      	bpl.n	8004ab0 <HAL_I2C_ER_IRQHandler+0xac>
 8004a26:	f04f 0c0b 	mov.w	ip, #11
 8004a2a:	2503      	movs	r5, #3
 8004a2c:	e007      	b.n	8004a3e <HAL_I2C_ER_IRQHandler+0x3a>
 8004a2e:	f413 7500 	ands.w	r5, r3, #512	@ 0x200
 8004a32:	d011      	beq.n	8004a58 <HAL_I2C_ER_IRQHandler+0x54>
 8004a34:	05e5      	lsls	r5, r4, #23
 8004a36:	d50d      	bpl.n	8004a54 <HAL_I2C_ER_IRQHandler+0x50>
 8004a38:	f04f 0c0a 	mov.w	ip, #10
 8004a3c:	2502      	movs	r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a3e:	f46f 7400 	mvn.w	r4, #512	@ 0x200
 8004a42:	6154      	str	r4, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a44:	055c      	lsls	r4, r3, #21
 8004a46:	d40c      	bmi.n	8004a62 <HAL_I2C_ER_IRQHandler+0x5e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a48:	0519      	lsls	r1, r3, #20
 8004a4a:	d425      	bmi.n	8004a98 <HAL_I2C_ER_IRQHandler+0x94>
 8004a4c:	46ac      	mov	ip, r5
 8004a4e:	e026      	b.n	8004a9e <HAL_I2C_ER_IRQHandler+0x9a>
  if (error != HAL_I2C_ERROR_NONE)
 8004a50:	2d00      	cmp	r5, #0
 8004a52:	d1fb      	bne.n	8004a4c <HAL_I2C_ER_IRQHandler+0x48>
}
 8004a54:	b002      	add	sp, #8
 8004a56:	bd70      	pop	{r4, r5, r6, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a58:	f413 6c80 	ands.w	ip, r3, #1024	@ 0x400
 8004a5c:	d02f      	beq.n	8004abe <HAL_I2C_ER_IRQHandler+0xba>
 8004a5e:	05e4      	lsls	r4, r4, #23
 8004a60:	d5f8      	bpl.n	8004a54 <HAL_I2C_ER_IRQHandler+0x50>
    tmp2 = hi2c->XferCount;
 8004a62:	f403 6400 	and.w	r4, r3, #2048	@ 0x800
 8004a66:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
    tmp3 = hi2c->State;
 8004a68:	f890 c03d 	ldrb.w	ip, [r0, #61]	@ 0x3d
    tmp4 = hi2c->PreviousState;
 8004a6c:	6b06      	ldr	r6, [r0, #48]	@ 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004a6e:	2920      	cmp	r1, #32
    tmp2 = hi2c->XferCount;
 8004a70:	b29b      	uxth	r3, r3
    tmp3 = hi2c->State;
 8004a72:	fa5f fc8c 	uxtb.w	ip, ip
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004a76:	d029      	beq.n	8004acc <HAL_I2C_ER_IRQHandler+0xc8>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a78:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a7c:	2910      	cmp	r1, #16
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a7e:	6153      	str	r3, [r2, #20]
      error |= HAL_I2C_ERROR_AF;
 8004a80:	f045 0c04 	orr.w	ip, r5, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a84:	d001      	beq.n	8004a8a <HAL_I2C_ER_IRQHandler+0x86>
 8004a86:	2940      	cmp	r1, #64	@ 0x40
 8004a88:	d126      	bne.n	8004ad8 <HAL_I2C_ER_IRQHandler+0xd4>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a8a:	6813      	ldr	r3, [r2, #0]
 8004a8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a90:	6013      	str	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a92:	b124      	cbz	r4, 8004a9e <HAL_I2C_ER_IRQHandler+0x9a>
    error |= HAL_I2C_ERROR_OVR;
 8004a94:	f045 0c0c 	orr.w	ip, r5, #12
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a98:	f46f 6300 	mvn.w	r3, #2048	@ 0x800
 8004a9c:	6153      	str	r3, [r2, #20]
    hi2c->ErrorCode |= error;
 8004a9e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004aa0:	ea43 030c 	orr.w	r3, r3, ip
 8004aa4:	6403      	str	r3, [r0, #64]	@ 0x40
}
 8004aa6:	b002      	add	sp, #8
 8004aa8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 8004aac:	f7ff ba14 	b.w	8003ed8 <I2C_ITError>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ab0:	055e      	lsls	r6, r3, #21
 8004ab2:	d414      	bmi.n	8004ade <HAL_I2C_ER_IRQHandler+0xda>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ab4:	051d      	lsls	r5, r3, #20
    error |= HAL_I2C_ERROR_BERR;
 8004ab6:	f04f 0c01 	mov.w	ip, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004aba:	d404      	bmi.n	8004ac6 <HAL_I2C_ER_IRQHandler+0xc2>
 8004abc:	e7ef      	b.n	8004a9e <HAL_I2C_ER_IRQHandler+0x9a>
 8004abe:	051b      	lsls	r3, r3, #20
 8004ac0:	d5c8      	bpl.n	8004a54 <HAL_I2C_ER_IRQHandler+0x50>
 8004ac2:	05e3      	lsls	r3, r4, #23
 8004ac4:	d5c6      	bpl.n	8004a54 <HAL_I2C_ER_IRQHandler+0x50>
    error |= HAL_I2C_ERROR_OVR;
 8004ac6:	f04c 0c08 	orr.w	ip, ip, #8
 8004aca:	e7e5      	b.n	8004a98 <HAL_I2C_ER_IRQHandler+0x94>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004acc:	b14b      	cbz	r3, 8004ae2 <HAL_I2C_ER_IRQHandler+0xde>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ace:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004ad2:	6153      	str	r3, [r2, #20]
      error |= HAL_I2C_ERROR_AF;
 8004ad4:	f045 0c04 	orr.w	ip, r5, #4
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ad8:	2c00      	cmp	r4, #0
 8004ada:	d0e0      	beq.n	8004a9e <HAL_I2C_ER_IRQHandler+0x9a>
 8004adc:	e7f3      	b.n	8004ac6 <HAL_I2C_ER_IRQHandler+0xc2>
    error |= HAL_I2C_ERROR_BERR;
 8004ade:	2501      	movs	r5, #1
 8004ae0:	e7bf      	b.n	8004a62 <HAL_I2C_ER_IRQHandler+0x5e>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004ae2:	f00c 03f7 	and.w	r3, ip, #247	@ 0xf7
 8004ae6:	2b21      	cmp	r3, #33	@ 0x21
 8004ae8:	d00c      	beq.n	8004b04 <HAL_I2C_ER_IRQHandler+0x100>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004aea:	f1bc 0f28 	cmp.w	ip, #40	@ 0x28
 8004aee:	d1ee      	bne.n	8004ace <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004af0:	2e21      	cmp	r6, #33	@ 0x21
 8004af2:	d007      	beq.n	8004b04 <HAL_I2C_ER_IRQHandler+0x100>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004af4:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004af8:	6153      	str	r3, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004afa:	2c00      	cmp	r4, #0
 8004afc:	d1ca      	bne.n	8004a94 <HAL_I2C_ER_IRQHandler+0x90>
      error |= HAL_I2C_ERROR_AF;
 8004afe:	f045 0c04 	orr.w	ip, r5, #4
 8004b02:	e7cc      	b.n	8004a9e <HAL_I2C_ER_IRQHandler+0x9a>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b04:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004b08:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004b0a:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b0c:	b2db      	uxtb	r3, r3
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004b0e:	d00c      	beq.n	8004b2a <HAL_I2C_ER_IRQHandler+0x126>
 8004b10:	2920      	cmp	r1, #32
 8004b12:	d00a      	beq.n	8004b2a <HAL_I2C_ER_IRQHandler+0x126>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004b14:	2b21      	cmp	r3, #33	@ 0x21
 8004b16:	d023      	beq.n	8004b60 <HAL_I2C_ER_IRQHandler+0x15c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b18:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004b1c:	6153      	str	r3, [r2, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004b1e:	2c00      	cmp	r4, #0
 8004b20:	d096      	beq.n	8004a50 <HAL_I2C_ER_IRQHandler+0x4c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b22:	6802      	ldr	r2, [r0, #0]
    error |= HAL_I2C_ERROR_OVR;
 8004b24:	f045 0c08 	orr.w	ip, r5, #8
 8004b28:	e7b6      	b.n	8004a98 <HAL_I2C_ER_IRQHandler+0x94>
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004b2a:	2b28      	cmp	r3, #40	@ 0x28
 8004b2c:	d1f2      	bne.n	8004b14 <HAL_I2C_ER_IRQHandler+0x110>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004b9c <HAL_I2C_ER_IRQHandler+0x198>)
 8004b30:	62c3      	str	r3, [r0, #44]	@ 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b32:	6853      	ldr	r3, [r2, #4]
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b34:	9001      	str	r0, [sp, #4]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b36:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004b3a:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b3c:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004b40:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b48:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b4a:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b4c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b4e:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b50:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b54:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b58:	f7ff f8d6 	bl	8003d08 <HAL_I2C_ListenCpltCallback>
 8004b5c:	9801      	ldr	r0, [sp, #4]
 8004b5e:	e7de      	b.n	8004b1e <HAL_I2C_ER_IRQHandler+0x11a>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b60:	490e      	ldr	r1, [pc, #56]	@ (8004b9c <HAL_I2C_ER_IRQHandler+0x198>)
 8004b62:	62c1      	str	r1, [r0, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b64:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b66:	2100      	movs	r1, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b68:	2320      	movs	r3, #32
 8004b6a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b6e:	f880 103e 	strb.w	r1, [r0, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b72:	6853      	ldr	r3, [r2, #4]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b74:	9001      	str	r0, [sp, #4]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b76:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004b7a:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b7c:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8004b80:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b82:	6813      	ldr	r3, [r2, #0]
 8004b84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b88:	6013      	str	r3, [r2, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004b8a:	6953      	ldr	r3, [r2, #20]
 8004b8c:	061e      	lsls	r6, r3, #24
    hi2c->Instance->DR = 0x00U;
 8004b8e:	bf48      	it	mi
 8004b90:	6111      	strmi	r1, [r2, #16]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b92:	f7ff f8b3 	bl	8003cfc <HAL_I2C_SlaveTxCpltCallback>
 8004b96:	9801      	ldr	r0, [sp, #4]
 8004b98:	e7c1      	b.n	8004b1e <HAL_I2C_ER_IRQHandler+0x11a>
 8004b9a:	bf00      	nop
 8004b9c:	ffff0000 	.word	0xffff0000

08004ba0 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ba0:	2800      	cmp	r0, #0
 8004ba2:	f000 81d8 	beq.w	8004f56 <HAL_RCC_OscConfig+0x3b6>
{
 8004ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004baa:	6803      	ldr	r3, [r0, #0]
 8004bac:	07dd      	lsls	r5, r3, #31
{
 8004bae:	b082      	sub	sp, #8
 8004bb0:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bb2:	d52f      	bpl.n	8004c14 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bb4:	499d      	ldr	r1, [pc, #628]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004bb6:	688a      	ldr	r2, [r1, #8]
 8004bb8:	f002 020c 	and.w	r2, r2, #12
 8004bbc:	2a04      	cmp	r2, #4
 8004bbe:	f000 80ec 	beq.w	8004d9a <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bc2:	688a      	ldr	r2, [r1, #8]
 8004bc4:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bc8:	2a08      	cmp	r2, #8
 8004bca:	f000 80e2 	beq.w	8004d92 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bce:	6863      	ldr	r3, [r4, #4]
 8004bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bd4:	f000 80eb 	beq.w	8004dae <HAL_RCC_OscConfig+0x20e>
 8004bd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bdc:	f000 8173 	beq.w	8004ec6 <HAL_RCC_OscConfig+0x326>
 8004be0:	4d92      	ldr	r5, [pc, #584]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004be2:	682a      	ldr	r2, [r5, #0]
 8004be4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004be8:	602a      	str	r2, [r5, #0]
 8004bea:	682a      	ldr	r2, [r5, #0]
 8004bec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bf0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f040 80e0 	bne.w	8004db8 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf8:	f7fd fea2 	bl	8002940 <HAL_GetTick>
 8004bfc:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bfe:	e005      	b.n	8004c0c <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c00:	f7fd fe9e 	bl	8002940 <HAL_GetTick>
 8004c04:	1b80      	subs	r0, r0, r6
 8004c06:	2864      	cmp	r0, #100	@ 0x64
 8004c08:	f200 8100 	bhi.w	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c0c:	682b      	ldr	r3, [r5, #0]
 8004c0e:	039f      	lsls	r7, r3, #14
 8004c10:	d4f6      	bmi.n	8004c00 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	079d      	lsls	r5, r3, #30
 8004c16:	d528      	bpl.n	8004c6a <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c18:	4a84      	ldr	r2, [pc, #528]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004c1a:	6891      	ldr	r1, [r2, #8]
 8004c1c:	f011 0f0c 	tst.w	r1, #12
 8004c20:	f000 809b 	beq.w	8004d5a <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c24:	6891      	ldr	r1, [r2, #8]
 8004c26:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c2a:	2908      	cmp	r1, #8
 8004c2c:	f000 8091 	beq.w	8004d52 <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c30:	68e3      	ldr	r3, [r4, #12]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 810c 	beq.w	8004e50 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c38:	4b7d      	ldr	r3, [pc, #500]	@ (8004e30 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c3a:	4e7c      	ldr	r6, [pc, #496]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004c40:	f7fd fe7e 	bl	8002940 <HAL_GetTick>
 8004c44:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c46:	e005      	b.n	8004c54 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c48:	f7fd fe7a 	bl	8002940 <HAL_GetTick>
 8004c4c:	1b40      	subs	r0, r0, r5
 8004c4e:	2802      	cmp	r0, #2
 8004c50:	f200 80dc 	bhi.w	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c54:	6833      	ldr	r3, [r6, #0]
 8004c56:	079f      	lsls	r7, r3, #30
 8004c58:	d5f6      	bpl.n	8004c48 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c5a:	6833      	ldr	r3, [r6, #0]
 8004c5c:	6922      	ldr	r2, [r4, #16]
 8004c5e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004c62:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004c66:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	071a      	lsls	r2, r3, #28
 8004c6c:	d45c      	bmi.n	8004d28 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c6e:	075d      	lsls	r5, r3, #29
 8004c70:	d53a      	bpl.n	8004ce8 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c72:	4a6e      	ldr	r2, [pc, #440]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004c74:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004c76:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8004c7a:	f040 8088 	bne.w	8004d8e <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7e:	9301      	str	r3, [sp, #4]
 8004c80:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c86:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c88:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8e:	9301      	str	r3, [sp, #4]
 8004c90:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004c92:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c94:	4e67      	ldr	r6, [pc, #412]	@ (8004e34 <HAL_RCC_OscConfig+0x294>)
 8004c96:	6833      	ldr	r3, [r6, #0]
 8004c98:	05d8      	lsls	r0, r3, #23
 8004c9a:	f140 80a7 	bpl.w	8004dec <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c9e:	68a3      	ldr	r3, [r4, #8]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	f000 80b7 	beq.w	8004e14 <HAL_RCC_OscConfig+0x274>
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	f000 811d 	beq.w	8004ee6 <HAL_RCC_OscConfig+0x346>
 8004cac:	4e5f      	ldr	r6, [pc, #380]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004cae:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8004cb0:	f022 0201 	bic.w	r2, r2, #1
 8004cb4:	6732      	str	r2, [r6, #112]	@ 0x70
 8004cb6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8004cb8:	f022 0204 	bic.w	r2, r2, #4
 8004cbc:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f040 80ad 	bne.w	8004e1e <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc4:	f7fd fe3c 	bl	8002940 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc8:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004ccc:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cce:	e005      	b.n	8004cdc <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd0:	f7fd fe36 	bl	8002940 <HAL_GetTick>
 8004cd4:	1bc0      	subs	r0, r0, r7
 8004cd6:	4540      	cmp	r0, r8
 8004cd8:	f200 8098 	bhi.w	8004e0c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cdc:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004cde:	079b      	lsls	r3, r3, #30
 8004ce0:	d4f6      	bmi.n	8004cd0 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ce2:	2d00      	cmp	r5, #0
 8004ce4:	f040 80f9 	bne.w	8004eda <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ce8:	69a3      	ldr	r3, [r4, #24]
 8004cea:	b1cb      	cbz	r3, 8004d20 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cec:	4d4f      	ldr	r5, [pc, #316]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004cee:	68aa      	ldr	r2, [r5, #8]
 8004cf0:	f002 020c 	and.w	r2, r2, #12
 8004cf4:	2a08      	cmp	r2, #8
 8004cf6:	f000 80bc 	beq.w	8004e72 <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cfa:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cfc:	4b4c      	ldr	r3, [pc, #304]	@ (8004e30 <HAL_RCC_OscConfig+0x290>)
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d04:	f000 80f9 	beq.w	8004efa <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d08:	f7fd fe1a 	bl	8002940 <HAL_GetTick>
 8004d0c:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	e004      	b.n	8004d1a <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d10:	f7fd fe16 	bl	8002940 <HAL_GetTick>
 8004d14:	1b00      	subs	r0, r0, r4
 8004d16:	2802      	cmp	r0, #2
 8004d18:	d878      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1a:	682b      	ldr	r3, [r5, #0]
 8004d1c:	019b      	lsls	r3, r3, #6
 8004d1e:	d4f7      	bmi.n	8004d10 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004d20:	2000      	movs	r0, #0
}
 8004d22:	b002      	add	sp, #8
 8004d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d28:	6963      	ldr	r3, [r4, #20]
 8004d2a:	b1fb      	cbz	r3, 8004d6c <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8004d2c:	4b40      	ldr	r3, [pc, #256]	@ (8004e30 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d2e:	4e3f      	ldr	r6, [pc, #252]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8004d30:	2201      	movs	r2, #1
 8004d32:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004d36:	f7fd fe03 	bl	8002940 <HAL_GetTick>
 8004d3a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d3c:	e004      	b.n	8004d48 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d3e:	f7fd fdff 	bl	8002940 <HAL_GetTick>
 8004d42:	1b40      	subs	r0, r0, r5
 8004d44:	2802      	cmp	r0, #2
 8004d46:	d861      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d48:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004d4a:	079b      	lsls	r3, r3, #30
 8004d4c:	d5f7      	bpl.n	8004d3e <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	e78d      	b.n	8004c6e <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d52:	6852      	ldr	r2, [r2, #4]
 8004d54:	0251      	lsls	r1, r2, #9
 8004d56:	f53f af6b 	bmi.w	8004c30 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d5a:	4a34      	ldr	r2, [pc, #208]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004d5c:	6812      	ldr	r2, [r2, #0]
 8004d5e:	0792      	lsls	r2, r2, #30
 8004d60:	d538      	bpl.n	8004dd4 <HAL_RCC_OscConfig+0x234>
 8004d62:	68e2      	ldr	r2, [r4, #12]
 8004d64:	2a01      	cmp	r2, #1
 8004d66:	d035      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8004d68:	2001      	movs	r0, #1
 8004d6a:	e7da      	b.n	8004d22 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8004d6c:	4a30      	ldr	r2, [pc, #192]	@ (8004e30 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d6e:	4e2f      	ldr	r6, [pc, #188]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8004d70:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004d74:	f7fd fde4 	bl	8002940 <HAL_GetTick>
 8004d78:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d7a:	e004      	b.n	8004d86 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d7c:	f7fd fde0 	bl	8002940 <HAL_GetTick>
 8004d80:	1b40      	subs	r0, r0, r5
 8004d82:	2802      	cmp	r0, #2
 8004d84:	d842      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d86:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004d88:	079f      	lsls	r7, r3, #30
 8004d8a:	d4f7      	bmi.n	8004d7c <HAL_RCC_OscConfig+0x1dc>
 8004d8c:	e7df      	b.n	8004d4e <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8004d8e:	2500      	movs	r5, #0
 8004d90:	e780      	b.n	8004c94 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d92:	684a      	ldr	r2, [r1, #4]
 8004d94:	0251      	lsls	r1, r2, #9
 8004d96:	f57f af1a 	bpl.w	8004bce <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d9a:	4a24      	ldr	r2, [pc, #144]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004d9c:	6812      	ldr	r2, [r2, #0]
 8004d9e:	0392      	lsls	r2, r2, #14
 8004da0:	f57f af38 	bpl.w	8004c14 <HAL_RCC_OscConfig+0x74>
 8004da4:	6862      	ldr	r2, [r4, #4]
 8004da6:	2a00      	cmp	r2, #0
 8004da8:	f47f af34 	bne.w	8004c14 <HAL_RCC_OscConfig+0x74>
 8004dac:	e7dc      	b.n	8004d68 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dae:	4a1f      	ldr	r2, [pc, #124]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004db0:	6813      	ldr	r3, [r2, #0]
 8004db2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004db8:	f7fd fdc2 	bl	8002940 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dbc:	4e1b      	ldr	r6, [pc, #108]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8004dbe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc0:	e004      	b.n	8004dcc <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc2:	f7fd fdbd 	bl	8002940 <HAL_GetTick>
 8004dc6:	1b40      	subs	r0, r0, r5
 8004dc8:	2864      	cmp	r0, #100	@ 0x64
 8004dca:	d81f      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dcc:	6833      	ldr	r3, [r6, #0]
 8004dce:	039b      	lsls	r3, r3, #14
 8004dd0:	d5f7      	bpl.n	8004dc2 <HAL_RCC_OscConfig+0x222>
 8004dd2:	e71e      	b.n	8004c12 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd4:	4915      	ldr	r1, [pc, #84]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004dd6:	6920      	ldr	r0, [r4, #16]
 8004dd8:	680a      	ldr	r2, [r1, #0]
 8004dda:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8004dde:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004de2:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004de4:	071a      	lsls	r2, r3, #28
 8004de6:	f57f af42 	bpl.w	8004c6e <HAL_RCC_OscConfig+0xce>
 8004dea:	e79d      	b.n	8004d28 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dec:	6833      	ldr	r3, [r6, #0]
 8004dee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004df4:	f7fd fda4 	bl	8002940 <HAL_GetTick>
 8004df8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dfa:	6833      	ldr	r3, [r6, #0]
 8004dfc:	05d9      	lsls	r1, r3, #23
 8004dfe:	f53f af4e 	bmi.w	8004c9e <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e02:	f7fd fd9d 	bl	8002940 <HAL_GetTick>
 8004e06:	1bc0      	subs	r0, r0, r7
 8004e08:	2802      	cmp	r0, #2
 8004e0a:	d9f6      	bls.n	8004dfa <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8004e0c:	2003      	movs	r0, #3
}
 8004e0e:	b002      	add	sp, #8
 8004e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e14:	4a05      	ldr	r2, [pc, #20]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
 8004e16:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004e18:	f043 0301 	orr.w	r3, r3, #1
 8004e1c:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8004e1e:	f7fd fd8f 	bl	8002940 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e22:	4f02      	ldr	r7, [pc, #8]	@ (8004e2c <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8004e24:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e26:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2a:	e00a      	b.n	8004e42 <HAL_RCC_OscConfig+0x2a2>
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	42470000 	.word	0x42470000
 8004e34:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e38:	f7fd fd82 	bl	8002940 <HAL_GetTick>
 8004e3c:	1b80      	subs	r0, r0, r6
 8004e3e:	4540      	cmp	r0, r8
 8004e40:	d8e4      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e44:	079a      	lsls	r2, r3, #30
 8004e46:	d5f7      	bpl.n	8004e38 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8004e48:	2d00      	cmp	r5, #0
 8004e4a:	f43f af4d 	beq.w	8004ce8 <HAL_RCC_OscConfig+0x148>
 8004e4e:	e044      	b.n	8004eda <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8004e50:	4a42      	ldr	r2, [pc, #264]	@ (8004f5c <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e52:	4e43      	ldr	r6, [pc, #268]	@ (8004f60 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8004e54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e56:	f7fd fd73 	bl	8002940 <HAL_GetTick>
 8004e5a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5c:	e004      	b.n	8004e68 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e5e:	f7fd fd6f 	bl	8002940 <HAL_GetTick>
 8004e62:	1b40      	subs	r0, r0, r5
 8004e64:	2802      	cmp	r0, #2
 8004e66:	d8d1      	bhi.n	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e68:	6833      	ldr	r3, [r6, #0]
 8004e6a:	0799      	lsls	r1, r3, #30
 8004e6c:	d4f7      	bmi.n	8004e5e <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6e:	6823      	ldr	r3, [r4, #0]
 8004e70:	e6fb      	b.n	8004c6a <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	f43f af78 	beq.w	8004d68 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8004e78:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e7a:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7c:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e80:	4291      	cmp	r1, r2
 8004e82:	f47f af71 	bne.w	8004d68 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e86:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e88:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8c:	4291      	cmp	r1, r2
 8004e8e:	f47f af6b 	bne.w	8004d68 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e92:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004e94:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8004e98:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e9a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004e9e:	f47f af63 	bne.w	8004d68 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ea2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004ea4:	0852      	lsrs	r2, r2, #1
 8004ea6:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8004eaa:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eac:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004eb0:	f47f af5a 	bne.w	8004d68 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004eb4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004eb6:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eba:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8004ebe:	bf14      	ite	ne
 8004ec0:	2001      	movne	r0, #1
 8004ec2:	2000      	moveq	r0, #0
 8004ec4:	e72d      	b.n	8004d22 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ec6:	4b26      	ldr	r3, [pc, #152]	@ (8004f60 <HAL_RCC_OscConfig+0x3c0>)
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004ece:	601a      	str	r2, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004ed6:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ed8:	e76e      	b.n	8004db8 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eda:	4a21      	ldr	r2, [pc, #132]	@ (8004f60 <HAL_RCC_OscConfig+0x3c0>)
 8004edc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004ede:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ee2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee4:	e700      	b.n	8004ce8 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8004f60 <HAL_RCC_OscConfig+0x3c0>)
 8004ee8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004eea:	f042 0204 	orr.w	r2, r2, #4
 8004eee:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ef0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ef2:	f042 0201 	orr.w	r2, r2, #1
 8004ef6:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ef8:	e791      	b.n	8004e1e <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8004efa:	f7fd fd21 	bl	8002940 <HAL_GetTick>
 8004efe:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f00:	e005      	b.n	8004f0e <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fd fd1d 	bl	8002940 <HAL_GetTick>
 8004f06:	1b80      	subs	r0, r0, r6
 8004f08:	2802      	cmp	r0, #2
 8004f0a:	f63f af7f 	bhi.w	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f0e:	682b      	ldr	r3, [r5, #0]
 8004f10:	0199      	lsls	r1, r3, #6
 8004f12:	d4f6      	bmi.n	8004f02 <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f14:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004f18:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004f1a:	430b      	orrs	r3, r1
 8004f1c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004f20:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8004f24:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004f26:	490d      	ldr	r1, [pc, #52]	@ (8004f5c <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f28:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004f2c:	3a01      	subs	r2, #1
 8004f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004f32:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f34:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004f36:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004f38:	f7fd fd02 	bl	8002940 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f3c:	4d08      	ldr	r5, [pc, #32]	@ (8004f60 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8004f3e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f40:	e005      	b.n	8004f4e <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f42:	f7fd fcfd 	bl	8002940 <HAL_GetTick>
 8004f46:	1b00      	subs	r0, r0, r4
 8004f48:	2802      	cmp	r0, #2
 8004f4a:	f63f af5f 	bhi.w	8004e0c <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f4e:	682b      	ldr	r3, [r5, #0]
 8004f50:	019a      	lsls	r2, r3, #6
 8004f52:	d5f6      	bpl.n	8004f42 <HAL_RCC_OscConfig+0x3a2>
 8004f54:	e6e4      	b.n	8004d20 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8004f56:	2001      	movs	r0, #1
}
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	42470000 	.word	0x42470000
 8004f60:	40023800 	.word	0x40023800

08004f64 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f64:	4916      	ldr	r1, [pc, #88]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8004f66:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f68:	688b      	ldr	r3, [r1, #8]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b04      	cmp	r3, #4
 8004f70:	d01b      	beq.n	8004faa <HAL_RCC_GetSysClockFreq+0x46>
 8004f72:	2b08      	cmp	r3, #8
 8004f74:	d001      	beq.n	8004f7a <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f76:	4813      	ldr	r0, [pc, #76]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004f78:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f7a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f7c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f7e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f80:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f84:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f88:	d111      	bne.n	8004fae <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f8a:	480e      	ldr	r0, [pc, #56]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x60>)
 8004f8c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004f90:	fba1 0100 	umull	r0, r1, r1, r0
 8004f94:	f7fb fe80 	bl	8000c98 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004f98:	4b09      	ldr	r3, [pc, #36]	@ (8004fc0 <HAL_RCC_GetSysClockFreq+0x5c>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8004fa4:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8004fa8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004faa:	4807      	ldr	r0, [pc, #28]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004fac:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fae:	4806      	ldr	r0, [pc, #24]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x64>)
 8004fb0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	fba1 0100 	umull	r0, r1, r1, r0
 8004fba:	f7fb fe6d 	bl	8000c98 <__aeabi_uldivmod>
 8004fbe:	e7eb      	b.n	8004f98 <HAL_RCC_GetSysClockFreq+0x34>
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	00f42400 	.word	0x00f42400
 8004fc8:	017d7840 	.word	0x017d7840

08004fcc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	f000 8087 	beq.w	80050e0 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fd2:	4a48      	ldr	r2, [pc, #288]	@ (80050f4 <HAL_RCC_ClockConfig+0x128>)
 8004fd4:	6813      	ldr	r3, [r2, #0]
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	428b      	cmp	r3, r1
{
 8004fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fe0:	460d      	mov	r5, r1
 8004fe2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004fe4:	d209      	bcs.n	8004ffa <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe6:	b2cb      	uxtb	r3, r1
 8004fe8:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fea:	6813      	ldr	r3, [r2, #0]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	428b      	cmp	r3, r1
 8004ff2:	d002      	beq.n	8004ffa <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004ff4:	2001      	movs	r0, #1
}
 8004ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	0798      	lsls	r0, r3, #30
 8004ffe:	d514      	bpl.n	800502a <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005000:	0759      	lsls	r1, r3, #29
 8005002:	d504      	bpl.n	800500e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005004:	493c      	ldr	r1, [pc, #240]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 8005006:	688a      	ldr	r2, [r1, #8]
 8005008:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 800500c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800500e:	071a      	lsls	r2, r3, #28
 8005010:	d504      	bpl.n	800501c <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005012:	4939      	ldr	r1, [pc, #228]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 8005014:	688a      	ldr	r2, [r1, #8]
 8005016:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 800501a:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800501c:	4936      	ldr	r1, [pc, #216]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 800501e:	68a0      	ldr	r0, [r4, #8]
 8005020:	688a      	ldr	r2, [r1, #8]
 8005022:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8005026:	4302      	orrs	r2, r0
 8005028:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800502a:	07df      	lsls	r7, r3, #31
 800502c:	d521      	bpl.n	8005072 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800502e:	6862      	ldr	r2, [r4, #4]
 8005030:	2a01      	cmp	r2, #1
 8005032:	d057      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005034:	1e93      	subs	r3, r2, #2
 8005036:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005038:	4b2f      	ldr	r3, [pc, #188]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 800503a:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800503c:	d94d      	bls.n	80050da <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800503e:	0799      	lsls	r1, r3, #30
 8005040:	d5d8      	bpl.n	8004ff4 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005042:	4e2d      	ldr	r6, [pc, #180]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 8005044:	68b3      	ldr	r3, [r6, #8]
 8005046:	f023 0303 	bic.w	r3, r3, #3
 800504a:	4313      	orrs	r3, r2
 800504c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800504e:	f7fd fc77 	bl	8002940 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005052:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005056:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005058:	e004      	b.n	8005064 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800505a:	f7fd fc71 	bl	8002940 <HAL_GetTick>
 800505e:	1bc0      	subs	r0, r0, r7
 8005060:	4540      	cmp	r0, r8
 8005062:	d844      	bhi.n	80050ee <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005064:	68b3      	ldr	r3, [r6, #8]
 8005066:	6862      	ldr	r2, [r4, #4]
 8005068:	f003 030c 	and.w	r3, r3, #12
 800506c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005070:	d1f3      	bne.n	800505a <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005072:	4a20      	ldr	r2, [pc, #128]	@ (80050f4 <HAL_RCC_ClockConfig+0x128>)
 8005074:	6813      	ldr	r3, [r2, #0]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	42ab      	cmp	r3, r5
 800507c:	d906      	bls.n	800508c <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800507e:	b2eb      	uxtb	r3, r5
 8005080:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005082:	6813      	ldr	r3, [r2, #0]
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	42ab      	cmp	r3, r5
 800508a:	d1b3      	bne.n	8004ff4 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	075a      	lsls	r2, r3, #29
 8005090:	d506      	bpl.n	80050a0 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005092:	4919      	ldr	r1, [pc, #100]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 8005094:	68e0      	ldr	r0, [r4, #12]
 8005096:	688a      	ldr	r2, [r1, #8]
 8005098:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 800509c:	4302      	orrs	r2, r0
 800509e:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a0:	071b      	lsls	r3, r3, #28
 80050a2:	d507      	bpl.n	80050b4 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050a4:	4a14      	ldr	r2, [pc, #80]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 80050a6:	6921      	ldr	r1, [r4, #16]
 80050a8:	6893      	ldr	r3, [r2, #8]
 80050aa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80050ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80050b2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050b4:	f7ff ff56 	bl	8004f64 <HAL_RCC_GetSysClockFreq>
 80050b8:	4a0f      	ldr	r2, [pc, #60]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 80050ba:	4c10      	ldr	r4, [pc, #64]	@ (80050fc <HAL_RCC_ClockConfig+0x130>)
 80050bc:	6892      	ldr	r2, [r2, #8]
 80050be:	4910      	ldr	r1, [pc, #64]	@ (8005100 <HAL_RCC_ClockConfig+0x134>)
 80050c0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80050c4:	4603      	mov	r3, r0
 80050c6:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 80050c8:	480e      	ldr	r0, [pc, #56]	@ (8005104 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050ca:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 80050cc:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050ce:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80050d0:	f7fc ff2c 	bl	8001f2c <HAL_InitTick>
  return HAL_OK;
 80050d4:	2000      	movs	r0, #0
}
 80050d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050da:	0198      	lsls	r0, r3, #6
 80050dc:	d4b1      	bmi.n	8005042 <HAL_RCC_ClockConfig+0x76>
 80050de:	e789      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80050e0:	2001      	movs	r0, #1
}
 80050e2:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050e4:	4b04      	ldr	r3, [pc, #16]	@ (80050f8 <HAL_RCC_ClockConfig+0x12c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	039e      	lsls	r6, r3, #14
 80050ea:	d4aa      	bmi.n	8005042 <HAL_RCC_ClockConfig+0x76>
 80050ec:	e782      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80050ee:	2003      	movs	r0, #3
 80050f0:	e781      	b.n	8004ff6 <HAL_RCC_ClockConfig+0x2a>
 80050f2:	bf00      	nop
 80050f4:	40023c00 	.word	0x40023c00
 80050f8:	40023800 	.word	0x40023800
 80050fc:	08012de8 	.word	0x08012de8
 8005100:	20000000 	.word	0x20000000
 8005104:	20000008 	.word	0x20000008

08005108 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005108:	4b04      	ldr	r3, [pc, #16]	@ (800511c <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800510a:	4905      	ldr	r1, [pc, #20]	@ (8005120 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	4a05      	ldr	r2, [pc, #20]	@ (8005124 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005110:	6808      	ldr	r0, [r1, #0]
 8005112:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8005116:	5cd3      	ldrb	r3, [r2, r3]
}
 8005118:	40d8      	lsrs	r0, r3
 800511a:	4770      	bx	lr
 800511c:	40023800 	.word	0x40023800
 8005120:	20000000 	.word	0x20000000
 8005124:	08012de0 	.word	0x08012de0

08005128 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005128:	4b04      	ldr	r3, [pc, #16]	@ (800513c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800512a:	4905      	ldr	r1, [pc, #20]	@ (8005140 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	4a05      	ldr	r2, [pc, #20]	@ (8005144 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005130:	6808      	ldr	r0, [r1, #0]
 8005132:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8005136:	5cd3      	ldrb	r3, [r2, r3]
}
 8005138:	40d8      	lsrs	r0, r3
 800513a:	4770      	bx	lr
 800513c:	40023800 	.word	0x40023800
 8005140:	20000000 	.word	0x20000000
 8005144:	08012de0 	.word	0x08012de0

08005148 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005148:	4b0e      	ldr	r3, [pc, #56]	@ (8005184 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800514a:	220f      	movs	r2, #15
{
 800514c:	b410      	push	{r4}
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800514e:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005150:	689a      	ldr	r2, [r3, #8]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005152:	4c0d      	ldr	r4, [pc, #52]	@ (8005188 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005154:	f002 0203 	and.w	r2, r2, #3
 8005158:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8005160:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005162:	689a      	ldr	r2, [r3, #8]
 8005164:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8005168:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	08db      	lsrs	r3, r3, #3
 800516e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005172:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005174:	6823      	ldr	r3, [r4, #0]
}
 8005176:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800517a:	f003 0307 	and.w	r3, r3, #7
 800517e:	600b      	str	r3, [r1, #0]
}
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	40023800 	.word	0x40023800
 8005188:	40023c00 	.word	0x40023c00

0800518c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800518c:	2800      	cmp	r0, #0
 800518e:	d071      	beq.n	8005274 <HAL_TIM_Base_Init+0xe8>
{
 8005190:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005192:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005196:	4604      	mov	r4, r0
 8005198:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800519c:	2b00      	cmp	r3, #0
 800519e:	d054      	beq.n	800524a <HAL_TIM_Base_Init+0xbe>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a0:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051a2:	4e35      	ldr	r6, [pc, #212]	@ (8005278 <HAL_TIM_Base_Init+0xec>)
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051a4:	69a1      	ldr	r1, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a6:	68e5      	ldr	r5, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051a8:	6860      	ldr	r0, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 80051aa:	2302      	movs	r3, #2
 80051ac:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051b0:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80051b2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051b4:	d04e      	beq.n	8005254 <HAL_TIM_Base_Init+0xc8>
 80051b6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80051ba:	d01c      	beq.n	80051f6 <HAL_TIM_Base_Init+0x6a>
 80051bc:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80051c0:	42b2      	cmp	r2, r6
 80051c2:	d018      	beq.n	80051f6 <HAL_TIM_Base_Init+0x6a>
 80051c4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80051c8:	42b2      	cmp	r2, r6
 80051ca:	d014      	beq.n	80051f6 <HAL_TIM_Base_Init+0x6a>
 80051cc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80051d0:	42b2      	cmp	r2, r6
 80051d2:	d010      	beq.n	80051f6 <HAL_TIM_Base_Init+0x6a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051d4:	4e29      	ldr	r6, [pc, #164]	@ (800527c <HAL_TIM_Base_Init+0xf0>)
 80051d6:	42b2      	cmp	r2, r6
 80051d8:	d011      	beq.n	80051fe <HAL_TIM_Base_Init+0x72>
 80051da:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80051de:	42b2      	cmp	r2, r6
 80051e0:	d00d      	beq.n	80051fe <HAL_TIM_Base_Init+0x72>
 80051e2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80051e6:	42b2      	cmp	r2, r6
 80051e8:	d009      	beq.n	80051fe <HAL_TIM_Base_Init+0x72>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051ee:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051f0:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 80051f2:	6290      	str	r0, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051f4:	e00c      	b.n	8005210 <HAL_TIM_Base_Init+0x84>
    tmpcr1 |= Structure->CounterMode;
 80051f6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80051fc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051fe:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005200:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8005202:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005206:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005208:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520c:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 800520e:	6290      	str	r0, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005210:	6810      	ldr	r0, [r2, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005212:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005214:	f040 0004 	orr.w	r0, r0, #4
 8005218:	6010      	str	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 800521a:	6153      	str	r3, [r2, #20]

  TIMx->CR1 = tmpcr1;
 800521c:	6011      	str	r1, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800521e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005222:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005226:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800522a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800522e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005232:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800523a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800523e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005242:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005246:	2000      	movs	r0, #0
}
 8005248:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800524a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800524e:	f7fd f851 	bl	80022f4 <HAL_TIM_Base_MspInit>
 8005252:	e7a5      	b.n	80051a0 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005254:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005256:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800525a:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800525c:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800525e:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8005260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  TIMx->PSC = Structure->Prescaler;
 8005264:	6290      	str	r0, [r2, #40]	@ 0x28
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005266:	4333      	orrs	r3, r6
    TIMx->RCR = Structure->RepetitionCounter;
 8005268:	6960      	ldr	r0, [r4, #20]
 800526a:	6310      	str	r0, [r2, #48]	@ 0x30
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800526c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005270:	4319      	orrs	r1, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8005272:	e7cd      	b.n	8005210 <HAL_TIM_Base_Init+0x84>
    return HAL_ERROR;
 8005274:	2001      	movs	r0, #1
}
 8005276:	4770      	bx	lr
 8005278:	40010000 	.word	0x40010000
 800527c:	40014000 	.word	0x40014000

08005280 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005280:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005284:	2b01      	cmp	r3, #1
 8005286:	d127      	bne.n	80052d8 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005288:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528a:	4914      	ldr	r1, [pc, #80]	@ (80052dc <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800528c:	2202      	movs	r2, #2
 800528e:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005292:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005294:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800529c:	d011      	beq.n	80052c2 <HAL_TIM_Base_Start_IT+0x42>
 800529e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a2:	d00e      	beq.n	80052c2 <HAL_TIM_Base_Start_IT+0x42>
 80052a4:	4a0e      	ldr	r2, [pc, #56]	@ (80052e0 <HAL_TIM_Base_Start_IT+0x60>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d00b      	beq.n	80052c2 <HAL_TIM_Base_Start_IT+0x42>
 80052aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d007      	beq.n	80052c2 <HAL_TIM_Base_Start_IT+0x42>
 80052b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d003      	beq.n	80052c2 <HAL_TIM_Base_Start_IT+0x42>
 80052ba:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 80052be:	4293      	cmp	r3, r2
 80052c0:	d104      	bne.n	80052cc <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c8:	2a06      	cmp	r2, #6
 80052ca:	d003      	beq.n	80052d4 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	f042 0201 	orr.w	r2, r2, #1
 80052d2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80052d4:	2000      	movs	r0, #0
 80052d6:	4770      	bx	lr
    return HAL_ERROR;
 80052d8:	2001      	movs	r0, #1
}
 80052da:	4770      	bx	lr
 80052dc:	40010000 	.word	0x40010000
 80052e0:	40000400 	.word	0x40000400

080052e4 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop

080052e8 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d071      	beq.n	80053d0 <HAL_TIM_OC_Init+0xe8>
{
 80052ec:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80052ee:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80052f2:	4604      	mov	r4, r0
 80052f4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d054      	beq.n	80053a6 <HAL_TIM_OC_Init+0xbe>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80052fc:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052fe:	4e35      	ldr	r6, [pc, #212]	@ (80053d4 <HAL_TIM_OC_Init+0xec>)
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005300:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005302:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005304:	6860      	ldr	r0, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8005306:	2302      	movs	r3, #2
 8005308:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800530c:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800530e:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005310:	d04e      	beq.n	80053b0 <HAL_TIM_OC_Init+0xc8>
 8005312:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005316:	d01c      	beq.n	8005352 <HAL_TIM_OC_Init+0x6a>
 8005318:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 800531c:	42b2      	cmp	r2, r6
 800531e:	d018      	beq.n	8005352 <HAL_TIM_OC_Init+0x6a>
 8005320:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005324:	42b2      	cmp	r2, r6
 8005326:	d014      	beq.n	8005352 <HAL_TIM_OC_Init+0x6a>
 8005328:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800532c:	42b2      	cmp	r2, r6
 800532e:	d010      	beq.n	8005352 <HAL_TIM_OC_Init+0x6a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005330:	4e29      	ldr	r6, [pc, #164]	@ (80053d8 <HAL_TIM_OC_Init+0xf0>)
 8005332:	42b2      	cmp	r2, r6
 8005334:	d011      	beq.n	800535a <HAL_TIM_OC_Init+0x72>
 8005336:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800533a:	42b2      	cmp	r2, r6
 800533c:	d00d      	beq.n	800535a <HAL_TIM_OC_Init+0x72>
 800533e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005342:	42b2      	cmp	r2, r6
 8005344:	d009      	beq.n	800535a <HAL_TIM_OC_Init+0x72>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800534a:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800534c:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 800534e:	6290      	str	r0, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005350:	e00c      	b.n	800536c <HAL_TIM_OC_Init+0x84>
    tmpcr1 |= Structure->CounterMode;
 8005352:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005358:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800535a:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800535c:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 800535e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005362:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005368:	4319      	orrs	r1, r3
  TIMx->PSC = Structure->Prescaler;
 800536a:	6290      	str	r0, [r2, #40]	@ 0x28
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800536c:	6810      	ldr	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 800536e:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005370:	f040 0004 	orr.w	r0, r0, #4
 8005374:	6010      	str	r0, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005376:	6153      	str	r3, [r2, #20]
  TIMx->CR1 = tmpcr1;
 8005378:	6011      	str	r1, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800537a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800537e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005382:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005386:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800538a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800538e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005392:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005396:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800539a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800539e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80053a2:	2000      	movs	r0, #0
}
 80053a4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80053a6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 80053aa:	f7ff ff9b 	bl	80052e4 <HAL_TIM_OC_MspInit>
 80053ae:	e7a5      	b.n	80052fc <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80053b0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80053b6:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b8:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053ba:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 80053bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  TIMx->PSC = Structure->Prescaler;
 80053c0:	6290      	str	r0, [r2, #40]	@ 0x28
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053c2:	4333      	orrs	r3, r6
    TIMx->RCR = Structure->RepetitionCounter;
 80053c4:	6960      	ldr	r0, [r4, #20]
 80053c6:	6310      	str	r0, [r2, #48]	@ 0x30
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053cc:	4319      	orrs	r1, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80053ce:	e7cd      	b.n	800536c <HAL_TIM_OC_Init+0x84>
    return HAL_ERROR;
 80053d0:	2001      	movs	r0, #1
}
 80053d2:	4770      	bx	lr
 80053d4:	40010000 	.word	0x40010000
 80053d8:	40014000 	.word	0x40014000

080053dc <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053dc:	bb91      	cbnz	r1, 8005444 <HAL_TIM_OC_Start+0x68>
 80053de:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d136      	bne.n	8005454 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e6:	2302      	movs	r3, #2
 80053e8:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053ec:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ee:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053f2:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053f4:	2201      	movs	r2, #1
 80053f6:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80053f8:	ea20 0002 	bic.w	r0, r0, r2
 80053fc:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053fe:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005400:	4922      	ldr	r1, [pc, #136]	@ (800548c <HAL_TIM_OC_Start+0xb0>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005402:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005404:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005406:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005408:	d02a      	beq.n	8005460 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800540a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800540e:	d00e      	beq.n	800542e <HAL_TIM_OC_Start+0x52>
 8005410:	4a1f      	ldr	r2, [pc, #124]	@ (8005490 <HAL_TIM_OC_Start+0xb4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d00b      	beq.n	800542e <HAL_TIM_OC_Start+0x52>
 8005416:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800541a:	4293      	cmp	r3, r2
 800541c:	d007      	beq.n	800542e <HAL_TIM_OC_Start+0x52>
 800541e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005422:	4293      	cmp	r3, r2
 8005424:	d003      	beq.n	800542e <HAL_TIM_OC_Start+0x52>
 8005426:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 800542a:	4293      	cmp	r3, r2
 800542c:	d104      	bne.n	8005438 <HAL_TIM_OC_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005434:	2a06      	cmp	r2, #6
 8005436:	d003      	beq.n	8005440 <HAL_TIM_OC_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	f042 0201 	orr.w	r2, r2, #1
 800543e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005440:	2000      	movs	r0, #0
 8005442:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005444:	2904      	cmp	r1, #4
 8005446:	d010      	beq.n	800546a <HAL_TIM_OC_Start+0x8e>
 8005448:	2908      	cmp	r1, #8
 800544a:	d016      	beq.n	800547a <HAL_TIM_OC_Start+0x9e>
 800544c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005450:	2b01      	cmp	r3, #1
 8005452:	d001      	beq.n	8005458 <HAL_TIM_OC_Start+0x7c>
    return HAL_ERROR;
 8005454:	2001      	movs	r0, #1
}
 8005456:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005458:	2302      	movs	r3, #2
 800545a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800545e:	e7c5      	b.n	80053ec <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 8005460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005462:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005466:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005468:	e7e1      	b.n	800542e <HAL_TIM_OC_Start+0x52>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800546a:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800546e:	2b01      	cmp	r3, #1
 8005470:	d1f0      	bne.n	8005454 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005472:	2302      	movs	r3, #2
 8005474:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8005478:	e7b8      	b.n	80053ec <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800547a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800547e:	2b01      	cmp	r3, #1
 8005480:	d1e8      	bne.n	8005454 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005482:	2302      	movs	r3, #2
 8005484:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8005488:	e7b0      	b.n	80053ec <HAL_TIM_OC_Start+0x10>
 800548a:	bf00      	nop
 800548c:	40010000 	.word	0x40010000
 8005490:	40000400 	.word	0x40000400

08005494 <HAL_TIM_OC_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005494:	6803      	ldr	r3, [r0, #0]
{
 8005496:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8005498:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800549a:	f001 041f 	and.w	r4, r1, #31
 800549e:	f04f 0c01 	mov.w	ip, #1
 80054a2:	fa0c fc04 	lsl.w	ip, ip, r4
  TIMx->CCER &= ~tmp;
 80054a6:	ea22 020c 	bic.w	r2, r2, ip
 80054aa:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054ac:	4a1e      	ldr	r2, [pc, #120]	@ (8005528 <HAL_TIM_OC_Stop+0x94>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054ae:	6a1c      	ldr	r4, [r3, #32]
 80054b0:	621c      	str	r4, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d022      	beq.n	80054fc <HAL_TIM_OC_Stop+0x68>
  __HAL_TIM_DISABLE(htim);
 80054b6:	6a1c      	ldr	r4, [r3, #32]
 80054b8:	f241 1211 	movw	r2, #4369	@ 0x1111
 80054bc:	4214      	tst	r4, r2
 80054be:	d104      	bne.n	80054ca <HAL_TIM_OC_Stop+0x36>
 80054c0:	6a1c      	ldr	r4, [r3, #32]
 80054c2:	f240 4244 	movw	r2, #1092	@ 0x444
 80054c6:	4214      	tst	r4, r2
 80054c8:	d013      	beq.n	80054f2 <HAL_TIM_OC_Stop+0x5e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054ca:	2301      	movs	r3, #1
 80054cc:	b929      	cbnz	r1, 80054da <HAL_TIM_OC_Stop+0x46>
 80054ce:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
}
 80054d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054d6:	2000      	movs	r0, #0
 80054d8:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80054da:	2904      	cmp	r1, #4
 80054dc:	d01d      	beq.n	800551a <HAL_TIM_OC_Stop+0x86>
 80054de:	2908      	cmp	r1, #8
 80054e0:	bf0c      	ite	eq
 80054e2:	f880 3040 	strbeq.w	r3, [r0, #64]	@ 0x40
 80054e6:	f880 3041 	strbne.w	r3, [r0, #65]	@ 0x41
}
 80054ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054ee:	2000      	movs	r0, #0
 80054f0:	4770      	bx	lr
  __HAL_TIM_DISABLE(htim);
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	f022 0201 	bic.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
 80054fa:	e7e6      	b.n	80054ca <HAL_TIM_OC_Stop+0x36>
    __HAL_TIM_MOE_DISABLE(htim);
 80054fc:	6a1c      	ldr	r4, [r3, #32]
 80054fe:	f241 1211 	movw	r2, #4369	@ 0x1111
 8005502:	4214      	tst	r4, r2
 8005504:	d1d7      	bne.n	80054b6 <HAL_TIM_OC_Stop+0x22>
 8005506:	6a1c      	ldr	r4, [r3, #32]
 8005508:	f240 4244 	movw	r2, #1092	@ 0x444
 800550c:	4214      	tst	r4, r2
 800550e:	d1d2      	bne.n	80054b6 <HAL_TIM_OC_Stop+0x22>
 8005510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005512:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005516:	645a      	str	r2, [r3, #68]	@ 0x44
 8005518:	e7cd      	b.n	80054b6 <HAL_TIM_OC_Stop+0x22>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800551a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
}
 800551e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005522:	2000      	movs	r0, #0
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000

0800552c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 800552c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005530:	2b01      	cmp	r3, #1
 8005532:	f000 8081 	beq.w	8005638 <HAL_TIM_OC_ConfigChannel+0x10c>
{
 8005536:	b470      	push	{r4, r5, r6}
 8005538:	4684      	mov	ip, r0
  switch (Channel)
 800553a:	2a0c      	cmp	r2, #12
 800553c:	d808      	bhi.n	8005550 <HAL_TIM_OC_ConfigChannel+0x24>
 800553e:	e8df f002 	tbb	[pc, r2]
 8005542:	072d      	.short	0x072d
 8005544:	07460707 	.word	0x07460707
 8005548:	07610707 	.word	0x07610707
 800554c:	0707      	.short	0x0707
 800554e:	0d          	.byte	0x0d
 800554f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8005550:	2300      	movs	r3, #0
 8005552:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8005556:	2001      	movs	r0, #1
}
 8005558:	bc70      	pop	{r4, r5, r6}
 800555a:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800555c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800555e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005560:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005562:	6a18      	ldr	r0, [r3, #32]
 8005564:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8005568:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800556a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800556c:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800556e:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005572:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005576:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005578:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800557c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005580:	4d47      	ldr	r5, [pc, #284]	@ (80056a0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8005582:	42ab      	cmp	r3, r5
 8005584:	d076      	beq.n	8005674 <HAL_TIM_OC_ConfigChannel+0x148>
  TIMx->CCR4 = OC_Config->Pulse;
 8005586:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005588:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800558a:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800558c:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 800558e:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 8005590:	2300      	movs	r3, #0
 8005592:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005596:	2000      	movs	r0, #0
}
 8005598:	bc70      	pop	{r4, r5, r6}
 800559a:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800559c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800559e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80055a0:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055a2:	6a18      	ldr	r0, [r3, #32]
 80055a4:	f020 0001 	bic.w	r0, r0, #1
 80055a8:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80055aa:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80055ac:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055ae:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80055b2:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 80055b4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80055b6:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80055ba:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055bc:	4d38      	ldr	r5, [pc, #224]	@ (80056a0 <HAL_TIM_OC_ConfigChannel+0x174>)
 80055be:	42ab      	cmp	r3, r5
 80055c0:	d03c      	beq.n	800563c <HAL_TIM_OC_ConfigChannel+0x110>
  TIMx->CCR1 = OC_Config->Pulse;
 80055c2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80055c4:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80055c6:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80055c8:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80055ca:	621a      	str	r2, [r3, #32]
}
 80055cc:	e7e0      	b.n	8005590 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055ce:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055d0:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80055d2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055d4:	6a18      	ldr	r0, [r3, #32]
 80055d6:	f020 0010 	bic.w	r0, r0, #16
 80055da:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80055dc:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80055de:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055e0:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055e4:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055e8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80055ea:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055ee:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055f2:	4d2b      	ldr	r5, [pc, #172]	@ (80056a0 <HAL_TIM_OC_ConfigChannel+0x174>)
 80055f4:	42ab      	cmp	r3, r5
 80055f6:	d02e      	beq.n	8005656 <HAL_TIM_OC_ConfigChannel+0x12a>
  TIMx->CCR2 = OC_Config->Pulse;
 80055f8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80055fa:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80055fc:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80055fe:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8005600:	621a      	str	r2, [r3, #32]
}
 8005602:	e7c5      	b.n	8005590 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005604:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005606:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005608:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800560a:	6a18      	ldr	r0, [r3, #32]
 800560c:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8005610:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005612:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005614:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005616:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800561a:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800561c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800561e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005622:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005626:	4d1e      	ldr	r5, [pc, #120]	@ (80056a0 <HAL_TIM_OC_ConfigChannel+0x174>)
 8005628:	42ab      	cmp	r3, r5
 800562a:	d029      	beq.n	8005680 <HAL_TIM_OC_ConfigChannel+0x154>
  TIMx->CCR3 = OC_Config->Pulse;
 800562c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800562e:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005630:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005632:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005634:	621a      	str	r2, [r3, #32]
}
 8005636:	e7ab      	b.n	8005590 <HAL_TIM_OC_ConfigChannel+0x64>
  __HAL_LOCK(htim);
 8005638:	2002      	movs	r0, #2
}
 800563a:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 800563c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800563e:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005642:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8005644:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005648:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800564c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800564e:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005652:	432c      	orrs	r4, r5
 8005654:	e7b5      	b.n	80055c2 <HAL_TIM_OC_ConfigChannel+0x96>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005656:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005658:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800565c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005660:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005664:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005668:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800566a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800566e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8005672:	e7c1      	b.n	80055f8 <HAL_TIM_OC_ConfigChannel+0xcc>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005674:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005676:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800567a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800567e:	e782      	b.n	8005586 <HAL_TIM_OC_ConfigChannel+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005680:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005682:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005686:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800568a:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800568e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005692:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8005694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005698:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800569c:	e7c6      	b.n	800562c <HAL_TIM_OC_ConfigChannel+0x100>
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000

080056a4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80056a4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80056a8:	2a01      	cmp	r2, #1
 80056aa:	d06e      	beq.n	800578a <HAL_TIM_ConfigClockSource+0xe6>
 80056ac:	4603      	mov	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 80056ae:	6802      	ldr	r2, [r0, #0]
{
 80056b0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80056b2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80056b4:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80056b6:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80056ba:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80056be:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056c0:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 80056c4:	f024 0477 	bic.w	r4, r4, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80056c8:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80056ca:	680c      	ldr	r4, [r1, #0]
 80056cc:	2c60      	cmp	r4, #96	@ 0x60
 80056ce:	d076      	beq.n	80057be <HAL_TIM_ConfigClockSource+0x11a>
 80056d0:	d811      	bhi.n	80056f6 <HAL_TIM_ConfigClockSource+0x52>
 80056d2:	2c40      	cmp	r4, #64	@ 0x40
 80056d4:	d05b      	beq.n	800578e <HAL_TIM_ConfigClockSource+0xea>
 80056d6:	d82e      	bhi.n	8005736 <HAL_TIM_ConfigClockSource+0x92>
 80056d8:	2c20      	cmp	r4, #32
 80056da:	d004      	beq.n	80056e6 <HAL_TIM_ConfigClockSource+0x42>
 80056dc:	f200 8088 	bhi.w	80057f0 <HAL_TIM_ConfigClockSource+0x14c>
 80056e0:	f034 0110 	bics.w	r1, r4, #16
 80056e4:	d11f      	bne.n	8005726 <HAL_TIM_ConfigClockSource+0x82>
  tmpsmcr = TIMx->SMCR;
 80056e6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80056e8:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056ec:	4321      	orrs	r1, r4
 80056ee:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80056f2:	6091      	str	r1, [r2, #8]
}
 80056f4:	e016      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 80056f6:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 80056fa:	d013      	beq.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
 80056fc:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8005700:	d033      	beq.n	800576a <HAL_TIM_ConfigClockSource+0xc6>
 8005702:	2c70      	cmp	r4, #112	@ 0x70
 8005704:	d10f      	bne.n	8005726 <HAL_TIM_ConfigClockSource+0x82>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005706:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800570a:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800570c:	4328      	orrs	r0, r5
 800570e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005710:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005714:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8005718:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 800571a:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800571c:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800571e:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005722:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005724:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005726:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005728:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 800572a:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800572e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005732:	bc30      	pop	{r4, r5}
 8005734:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005736:	2c50      	cmp	r4, #80	@ 0x50
 8005738:	d1f5      	bne.n	8005726 <HAL_TIM_ConfigClockSource+0x82>
                               sClockSourceConfig->ClockPolarity,
 800573a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800573c:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 800573e:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005740:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005744:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005746:	6a11      	ldr	r1, [r2, #32]
 8005748:	f021 0101 	bic.w	r1, r1, #1
 800574c:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800574e:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005750:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005754:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005758:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 800575a:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800575c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800575e:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005762:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005766:	6091      	str	r1, [r2, #8]
}
 8005768:	e7dc      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800576a:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800576e:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005770:	4328      	orrs	r0, r5
 8005772:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005774:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005778:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 800577c:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 800577e:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005780:	6891      	ldr	r1, [r2, #8]
 8005782:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8005786:	6091      	str	r1, [r2, #8]
      break;
 8005788:	e7cc      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
  __HAL_LOCK(htim);
 800578a:	2002      	movs	r0, #2
}
 800578c:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 800578e:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005790:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005792:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005794:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005798:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800579a:	6a11      	ldr	r1, [r2, #32]
 800579c:	f021 0101 	bic.w	r1, r1, #1
 80057a0:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057a2:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057a4:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057a8:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80057ac:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80057ae:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80057b0:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057b6:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80057ba:	6091      	str	r1, [r2, #8]
}
 80057bc:	e7b2      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
                               sClockSourceConfig->ClockPolarity,
 80057be:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80057c0:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 80057c2:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057c4:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80057c8:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057cc:	6a10      	ldr	r0, [r2, #32]
 80057ce:	f020 0010 	bic.w	r0, r0, #16
 80057d2:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d4:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057d6:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057da:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80057de:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80057e0:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80057e2:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057e4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057e8:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80057ec:	6091      	str	r1, [r2, #8]
}
 80057ee:	e799      	b.n	8005724 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 80057f0:	2c30      	cmp	r4, #48	@ 0x30
 80057f2:	f43f af78 	beq.w	80056e6 <HAL_TIM_ConfigClockSource+0x42>
 80057f6:	e796      	b.n	8005726 <HAL_TIM_ConfigClockSource+0x82>

080057f8 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop

080057fc <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop

08005800 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop

08005804 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop

08005808 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8005808:	6803      	ldr	r3, [r0, #0]
{
 800580a:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800580c:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800580e:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005810:	07a9      	lsls	r1, r5, #30
{
 8005812:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005814:	d501      	bpl.n	800581a <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005816:	07b2      	lsls	r2, r6, #30
 8005818:	d451      	bmi.n	80058be <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800581a:	0769      	lsls	r1, r5, #29
 800581c:	d501      	bpl.n	8005822 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800581e:	0772      	lsls	r2, r6, #29
 8005820:	d43a      	bmi.n	8005898 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005822:	072b      	lsls	r3, r5, #28
 8005824:	d501      	bpl.n	800582a <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005826:	0730      	lsls	r0, r6, #28
 8005828:	d424      	bmi.n	8005874 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800582a:	06ea      	lsls	r2, r5, #27
 800582c:	d501      	bpl.n	8005832 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800582e:	06f3      	lsls	r3, r6, #27
 8005830:	d410      	bmi.n	8005854 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005832:	07e8      	lsls	r0, r5, #31
 8005834:	d501      	bpl.n	800583a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005836:	07f1      	lsls	r1, r6, #31
 8005838:	d457      	bmi.n	80058ea <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800583a:	062a      	lsls	r2, r5, #24
 800583c:	d501      	bpl.n	8005842 <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800583e:	0633      	lsls	r3, r6, #24
 8005840:	d45b      	bmi.n	80058fa <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005842:	0668      	lsls	r0, r5, #25
 8005844:	d501      	bpl.n	800584a <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005846:	0671      	lsls	r1, r6, #25
 8005848:	d45f      	bmi.n	800590a <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800584a:	06aa      	lsls	r2, r5, #26
 800584c:	d501      	bpl.n	8005852 <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800584e:	06b3      	lsls	r3, r6, #26
 8005850:	d442      	bmi.n	80058d8 <HAL_TIM_IRQHandler+0xd0>
}
 8005852:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005854:	6823      	ldr	r3, [r4, #0]
 8005856:	f06f 0210 	mvn.w	r2, #16
 800585a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800585c:	2208      	movs	r2, #8
 800585e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005866:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005868:	d063      	beq.n	8005932 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800586a:	f7ff ffc7 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800586e:	2300      	movs	r3, #0
 8005870:	7723      	strb	r3, [r4, #28]
 8005872:	e7de      	b.n	8005832 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005874:	6823      	ldr	r3, [r4, #0]
 8005876:	f06f 0208 	mvn.w	r2, #8
 800587a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800587c:	2204      	movs	r2, #4
 800587e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005884:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005886:	d151      	bne.n	800592c <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005888:	f7ff ffb6 	bl	80057f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800588c:	4620      	mov	r0, r4
 800588e:	f7ff ffb7 	bl	8005800 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005892:	2300      	movs	r3, #0
 8005894:	7723      	strb	r3, [r4, #28]
 8005896:	e7c8      	b.n	800582a <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	f06f 0204 	mvn.w	r2, #4
 800589e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058a0:	2202      	movs	r2, #2
 80058a2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80058aa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058ac:	d13b      	bne.n	8005926 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ae:	f7ff ffa3 	bl	80057f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058b2:	4620      	mov	r0, r4
 80058b4:	f7ff ffa4 	bl	8005800 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b8:	2300      	movs	r3, #0
 80058ba:	7723      	strb	r3, [r4, #28]
 80058bc:	e7b1      	b.n	8005822 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058be:	f06f 0202 	mvn.w	r2, #2
 80058c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058c4:	2201      	movs	r2, #1
 80058c6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	079b      	lsls	r3, r3, #30
 80058cc:	d025      	beq.n	800591a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80058ce:	f7ff ff95 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058d2:	2300      	movs	r3, #0
 80058d4:	7723      	strb	r3, [r4, #28]
 80058d6:	e7a0      	b.n	800581a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058d8:	6823      	ldr	r3, [r4, #0]
 80058da:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80058de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058e0:	611a      	str	r2, [r3, #16]
}
 80058e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80058e6:	f000 b88d 	b.w	8005a04 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058ea:	6823      	ldr	r3, [r4, #0]
 80058ec:	f06f 0201 	mvn.w	r2, #1
 80058f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80058f2:	4620      	mov	r0, r4
 80058f4:	f7fc faee 	bl	8001ed4 <HAL_TIM_PeriodElapsedCallback>
 80058f8:	e79f      	b.n	800583a <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005900:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005902:	4620      	mov	r0, r4
 8005904:	f000 f880 	bl	8005a08 <HAL_TIMEx_BreakCallback>
 8005908:	e79b      	b.n	8005842 <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005910:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005912:	4620      	mov	r0, r4
 8005914:	f7ff ff76 	bl	8005804 <HAL_TIM_TriggerCallback>
 8005918:	e797      	b.n	800584a <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800591a:	f7ff ff6d 	bl	80057f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800591e:	4620      	mov	r0, r4
 8005920:	f7ff ff6e 	bl	8005800 <HAL_TIM_PWM_PulseFinishedCallback>
 8005924:	e7d5      	b.n	80058d2 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005926:	f7ff ff69 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 800592a:	e7c5      	b.n	80058b8 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 800592c:	f7ff ff66 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 8005930:	e7af      	b.n	8005892 <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005932:	f7ff ff61 	bl	80057f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005936:	4620      	mov	r0, r4
 8005938:	f7ff ff62 	bl	8005800 <HAL_TIM_PWM_PulseFinishedCallback>
 800593c:	e797      	b.n	800586e <HAL_TIM_IRQHandler+0x66>
 800593e:	bf00      	nop

08005940 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005940:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005944:	2a01      	cmp	r2, #1
 8005946:	d02f      	beq.n	80059a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8005948:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800594a:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800594c:	2002      	movs	r0, #2
{
 800594e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005950:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005954:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005956:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005958:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800595a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800595e:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005960:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005962:	4812      	ldr	r0, [pc, #72]	@ (80059ac <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005964:	4282      	cmp	r2, r0
 8005966:	d012      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005968:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800596c:	d00f      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800596e:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005972:	4282      	cmp	r2, r0
 8005974:	d00b      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005976:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800597a:	4282      	cmp	r2, r0
 800597c:	d007      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800597e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005982:	4282      	cmp	r2, r0
 8005984:	d003      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8005986:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 800598a:	4282      	cmp	r2, r0
 800598c:	d104      	bne.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800598e:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005990:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005994:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005996:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005998:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800599a:	2201      	movs	r2, #1
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80059a0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80059a4:	bc30      	pop	{r4, r5}
 80059a6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80059a8:	2002      	movs	r0, #2
}
 80059aa:	4770      	bx	lr
 80059ac:	40010000 	.word	0x40010000

080059b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80059b0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d023      	beq.n	8005a00 <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 80059b8:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80059ba:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80059be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059c2:	4602      	mov	r2, r0
 80059c4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059c6:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059c8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059ce:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059d4:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059d6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059dc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059de:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059e0:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059e6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059ec:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 80059ee:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059f0:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 80059f2:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80059f4:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 80059f8:	4608      	mov	r0, r1
}
 80059fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059fe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005a00:	2002      	movs	r0, #2
}
 8005a02:	4770      	bx	lr

08005a04 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop

08005a08 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop

08005a0c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f000 8087 	beq.w	8005b20 <HAL_UART_Init+0x114>
{
 8005a12:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a14:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005a18:	4604      	mov	r4, r0
 8005a1a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d079      	beq.n	8005b16 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a22:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a24:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005a26:	2224      	movs	r2, #36	@ 0x24
 8005a28:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a32:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a34:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a36:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a38:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005a3c:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a3e:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a40:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a42:	4302      	orrs	r2, r0
 8005a44:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005a46:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a48:	4302      	orrs	r2, r0
 8005a4a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005a4c:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8005a50:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a54:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005a56:	430a      	orrs	r2, r1
 8005a58:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a5a:	695a      	ldr	r2, [r3, #20]
 8005a5c:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a5e:	4931      	ldr	r1, [pc, #196]	@ (8005b24 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a60:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005a64:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a66:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a68:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a6a:	d036      	beq.n	8005ada <HAL_UART_Init+0xce>
 8005a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b28 <HAL_UART_Init+0x11c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d033      	beq.n	8005ada <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a72:	f7ff fb49 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a76:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a78:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a7a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a7e:	e9d4 5300 	ldrd	r5, r3, [r4]
 8005a82:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a86:	d02b      	beq.n	8005ae0 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a88:	009a      	lsls	r2, r3, #2
 8005a8a:	0f9b      	lsrs	r3, r3, #30
 8005a8c:	f7fb f904 	bl	8000c98 <__aeabi_uldivmod>
 8005a90:	4a26      	ldr	r2, [pc, #152]	@ (8005b2c <HAL_UART_Init+0x120>)
 8005a92:	fba2 1300 	umull	r1, r3, r2, r0
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	2164      	movs	r1, #100	@ 0x64
 8005a9a:	fb01 0013 	mls	r0, r1, r3, r0
 8005a9e:	0100      	lsls	r0, r0, #4
 8005aa0:	3032      	adds	r0, #50	@ 0x32
 8005aa2:	fba2 2000 	umull	r2, r0, r2, r0
 8005aa6:	011b      	lsls	r3, r3, #4
 8005aa8:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8005aac:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aae:	692a      	ldr	r2, [r5, #16]
 8005ab0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ab4:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ab6:	696a      	ldr	r2, [r5, #20]
 8005ab8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005abc:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8005abe:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ac0:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8005ac2:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005ac4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ac8:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aca:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005acc:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ad0:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8005ad4:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ad6:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005ad8:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ada:	f7ff fb25 	bl	8005128 <HAL_RCC_GetPCLK2Freq>
 8005ade:	e7ca      	b.n	8005a76 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ae0:	18da      	adds	r2, r3, r3
 8005ae2:	f04f 0300 	mov.w	r3, #0
 8005ae6:	415b      	adcs	r3, r3
 8005ae8:	f7fb f8d6 	bl	8000c98 <__aeabi_uldivmod>
 8005aec:	4a0f      	ldr	r2, [pc, #60]	@ (8005b2c <HAL_UART_Init+0x120>)
 8005aee:	fba2 3100 	umull	r3, r1, r2, r0
 8005af2:	0949      	lsrs	r1, r1, #5
 8005af4:	2364      	movs	r3, #100	@ 0x64
 8005af6:	fb03 0311 	mls	r3, r3, r1, r0
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	3332      	adds	r3, #50	@ 0x32
 8005afe:	fba2 2303 	umull	r2, r3, r2, r3
 8005b02:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8005b06:	091b      	lsrs	r3, r3, #4
 8005b08:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005b0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b10:	4413      	add	r3, r2
 8005b12:	60ab      	str	r3, [r5, #8]
 8005b14:	e7cb      	b.n	8005aae <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8005b16:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8005b1a:	f7fc fe45 	bl	80027a8 <HAL_UART_MspInit>
 8005b1e:	e780      	b.n	8005a22 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8005b20:	2001      	movs	r0, #1
}
 8005b22:	4770      	bx	lr
 8005b24:	40011000 	.word	0x40011000
 8005b28:	40011400 	.word	0x40011400
 8005b2c:	51eb851f 	.word	0x51eb851f

08005b30 <HAL_UART_Transmit_DMA>:
  if (huart->gState == HAL_UART_STATE_READY)
 8005b30:	f890 c041 	ldrb.w	ip, [r0, #65]	@ 0x41
 8005b34:	f1bc 0f20 	cmp.w	ip, #32
 8005b38:	d134      	bne.n	8005ba4 <HAL_UART_Transmit_DMA+0x74>
{
 8005b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b3e:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8005b40:	b101      	cbz	r1, 8005b44 <HAL_UART_Transmit_DMA+0x14>
 8005b42:	b912      	cbnz	r2, 8005b4a <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 8005b44:	2001      	movs	r0, #1
}
 8005b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    huart->TxXferCount = Size;
 8005b4a:	84e2      	strh	r2, [r4, #38]	@ 0x26
    huart->TxXferSize = Size;
 8005b4c:	84a2      	strh	r2, [r4, #36]	@ 0x24
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005b4e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005b50:	f8df e064 	ldr.w	lr, [pc, #100]	@ 8005bb8 <HAL_UART_Transmit_DMA+0x88>
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005b54:	4f17      	ldr	r7, [pc, #92]	@ (8005bb4 <HAL_UART_Transmit_DMA+0x84>)
    huart->pTxBuffPtr = pData;
 8005b56:	6221      	str	r1, [r4, #32]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b58:	fa5f f58c 	uxtb.w	r5, ip
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005b5c:	4613      	mov	r3, r2
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005b5e:	f8df c05c 	ldr.w	ip, [pc, #92]	@ 8005bbc <HAL_UART_Transmit_DMA+0x8c>
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005b62:	6822      	ldr	r2, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b64:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b66:	f04f 0821 	mov.w	r8, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b6a:	6466      	str	r6, [r4, #68]	@ 0x44
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005b6c:	3204      	adds	r2, #4
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b6e:	f884 8041 	strb.w	r8, [r4, #65]	@ 0x41
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005b72:	e9c0 ec0f 	strd	lr, ip, [r0, #60]	@ 0x3c
    huart->hdmatx->XferAbortCallback = NULL;
 8005b76:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005b7a:	f7fc ffe9 	bl	8002b50 <HAL_DMA_Start_IT>
 8005b7e:	b998      	cbnz	r0, 8005ba8 <HAL_UART_Transmit_DMA+0x78>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005b80:	6822      	ldr	r2, [r4, #0]
 8005b82:	f06f 0340 	mvn.w	r3, #64	@ 0x40
 8005b86:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b88:	f102 0314 	add.w	r3, r2, #20
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	f102 0414 	add.w	r4, r2, #20
 8005b98:	e844 3100 	strex	r1, r3, [r4]
 8005b9c:	2900      	cmp	r1, #0
 8005b9e:	d1f3      	bne.n	8005b88 <HAL_UART_Transmit_DMA+0x58>
}
 8005ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8005ba4:	2002      	movs	r0, #2
}
 8005ba6:	4770      	bx	lr
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005ba8:	2310      	movs	r3, #16
 8005baa:	6463      	str	r3, [r4, #68]	@ 0x44
      huart->gState = HAL_UART_STATE_READY;
 8005bac:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
      return HAL_ERROR;
 8005bb0:	e7c8      	b.n	8005b44 <HAL_UART_Transmit_DMA+0x14>
 8005bb2:	bf00      	nop
 8005bb4:	08005c25 	.word	0x08005c25
 8005bb8:	08005bc1 	.word	0x08005bc1
 8005bbc:	08005c11 	.word	0x08005c11

08005bc0 <UART_DMATransmitCplt>:
{
 8005bc0:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005bc2:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8005bcc:	d11a      	bne.n	8005c04 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 8005bce:	6802      	ldr	r2, [r0, #0]
 8005bd0:	84c3      	strh	r3, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	f102 0314 	add.w	r3, r2, #20
 8005bd6:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005bda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bde:	f102 0014 	add.w	r0, r2, #20
 8005be2:	e840 3100 	strex	r1, r3, [r0]
 8005be6:	2900      	cmp	r1, #0
 8005be8:	d1f3      	bne.n	8005bd2 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bea:	f102 030c 	add.w	r3, r2, #12
 8005bee:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf6:	f102 000c 	add.w	r0, r2, #12
 8005bfa:	e840 3100 	strex	r1, r3, [r0]
 8005bfe:	2900      	cmp	r1, #0
 8005c00:	d1f3      	bne.n	8005bea <UART_DMATransmitCplt+0x2a>
}
 8005c02:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8005c04:	f7fb ffce 	bl	8001ba4 <HAL_UART_TxCpltCallback>
}
 8005c08:	bd08      	pop	{r3, pc}
 8005c0a:	bf00      	nop

08005c0c <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop

08005c10 <UART_DMATxHalfCplt>:
{
 8005c10:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8005c12:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8005c14:	f7ff fffa 	bl	8005c0c <HAL_UART_TxHalfCpltCallback>
}
 8005c18:	bd08      	pop	{r3, pc}
 8005c1a:	bf00      	nop

08005c1c <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop

08005c20 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop

08005c24 <UART_DMAError>:
{
 8005c24:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c26:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005c28:	6803      	ldr	r3, [r0, #0]
 8005c2a:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005c2c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8005c30:	2a21      	cmp	r2, #33	@ 0x21
 8005c32:	d00b      	beq.n	8005c4c <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c34:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c36:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8005c3a:	2a22      	cmp	r2, #34	@ 0x22
 8005c3c:	d01e      	beq.n	8005c7c <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c3e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005c40:	f043 0310 	orr.w	r3, r3, #16
 8005c44:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 8005c46:	f7ff ffeb 	bl	8005c20 <HAL_UART_ErrorCallback>
}
 8005c4a:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005c4c:	0609      	lsls	r1, r1, #24
 8005c4e:	d5f1      	bpl.n	8005c34 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 8005c50:	2200      	movs	r2, #0
 8005c52:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	f103 020c 	add.w	r2, r3, #12
 8005c58:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005c5c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	f103 0c0c 	add.w	ip, r3, #12
 8005c64:	e84c 2100 	strex	r1, r2, [ip]
 8005c68:	2900      	cmp	r1, #0
 8005c6a:	d1f3      	bne.n	8005c54 <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c72:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c74:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8005c78:	2a22      	cmp	r2, #34	@ 0x22
 8005c7a:	d1e0      	bne.n	8005c3e <UART_DMAError+0x1a>
 8005c7c:	064a      	lsls	r2, r1, #25
 8005c7e:	d5de      	bpl.n	8005c3e <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 8005c80:	2200      	movs	r2, #0
 8005c82:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	f103 020c 	add.w	r2, r3, #12
 8005c88:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c8c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c90:	f103 0c0c 	add.w	ip, r3, #12
 8005c94:	e84c 2100 	strex	r1, r2, [ip]
 8005c98:	2900      	cmp	r1, #0
 8005c9a:	d1f3      	bne.n	8005c84 <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9c:	f103 0214 	add.w	r2, r3, #20
 8005ca0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ca4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca8:	f103 0c14 	add.w	ip, r3, #20
 8005cac:	e84c 2100 	strex	r1, r2, [ip]
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	d1f3      	bne.n	8005c9c <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb4:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8005cb6:	2a01      	cmp	r2, #1
 8005cb8:	d005      	beq.n	8005cc6 <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8005cba:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cbc:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005cbe:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc2:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8005cc4:	e7bb      	b.n	8005c3e <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc6:	f103 020c 	add.w	r2, r3, #12
 8005cca:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cce:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	f103 0c0c 	add.w	ip, r3, #12
 8005cd6:	e84c 2100 	strex	r1, r2, [ip]
 8005cda:	2900      	cmp	r1, #0
 8005cdc:	d1f3      	bne.n	8005cc6 <UART_DMAError+0xa2>
 8005cde:	e7ec      	b.n	8005cba <UART_DMAError+0x96>

08005ce0 <UART_DMAAbortOnError>:
{
 8005ce0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ce2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  HAL_UART_ErrorCallback(huart);
 8005ce8:	f7ff ff9a 	bl	8005c20 <HAL_UART_ErrorCallback>
}
 8005cec:	bd08      	pop	{r3, pc}
 8005cee:	bf00      	nop

08005cf0 <HAL_UARTEx_RxEventCallback>:
}
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop

08005cf4 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cf4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8005cf6:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d002      	beq.n	8005d08 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 8005d02:	f7ff ff8b 	bl	8005c1c <HAL_UART_RxHalfCpltCallback>
}
 8005d06:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005d08:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005d0a:	0849      	lsrs	r1, r1, #1
 8005d0c:	f7ff fff0 	bl	8005cf0 <HAL_UARTEx_RxEventCallback>
}
 8005d10:	bd08      	pop	{r3, pc}
 8005d12:	bf00      	nop

08005d14 <UART_DMAReceiveCplt>:
{
 8005d14:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005d16:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d18:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 8005d20:	d12b      	bne.n	8005d7a <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 8005d22:	6803      	ldr	r3, [r0, #0]
 8005d24:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d26:	f103 020c 	add.w	r2, r3, #12
 8005d2a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d32:	f103 0c0c 	add.w	ip, r3, #12
 8005d36:	e84c 2100 	strex	r1, r2, [ip]
 8005d3a:	2900      	cmp	r1, #0
 8005d3c:	d1f3      	bne.n	8005d26 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	f103 0214 	add.w	r2, r3, #20
 8005d42:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d46:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	f103 0c14 	add.w	ip, r3, #20
 8005d4e:	e84c 2100 	strex	r1, r2, [ip]
 8005d52:	2900      	cmp	r1, #0
 8005d54:	d1f3      	bne.n	8005d3e <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	f103 0214 	add.w	r2, r3, #20
 8005d5a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d62:	f103 0c14 	add.w	ip, r3, #20
 8005d66:	e84c 2100 	strex	r1, r2, [ip]
 8005d6a:	2900      	cmp	r1, #0
 8005d6c:	d1f3      	bne.n	8005d56 <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d74:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8005d76:	2a01      	cmp	r2, #1
 8005d78:	d007      	beq.n	8005d8a <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d7e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d00f      	beq.n	8005da4 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8005d84:	f7fb ff1a 	bl	8001bbc <HAL_UART_RxCpltCallback>
}
 8005d88:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	f103 020c 	add.w	r2, r3, #12
 8005d8e:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d92:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	f103 0c0c 	add.w	ip, r3, #12
 8005d9a:	e84c 2100 	strex	r1, r2, [ip]
 8005d9e:	2900      	cmp	r1, #0
 8005da0:	d1f3      	bne.n	8005d8a <UART_DMAReceiveCplt+0x76>
 8005da2:	e7ea      	b.n	8005d7a <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005da4:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005da6:	f7ff ffa3 	bl	8005cf0 <HAL_UARTEx_RxEventCallback>
}
 8005daa:	bd08      	pop	{r3, pc}

08005dac <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dac:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dae:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005db0:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db6:	d042      	beq.n	8005e3e <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d039      	beq.n	8005e30 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dbc:	684b      	ldr	r3, [r1, #4]
 8005dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dc2:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8005dc4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8005dc6:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8005dc8:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 8005dca:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d132      	bne.n	8005e3c <UART_Receive_IT.part.0.isra.0+0x90>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8005dd6:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dd8:	6802      	ldr	r2, [r0, #0]
 8005dda:	68d1      	ldr	r1, [r2, #12]
 8005ddc:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8005de0:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005de2:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005de4:	68d1      	ldr	r1, [r2, #12]
 8005de6:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8005dea:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dec:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005dee:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005df2:	f021 0101 	bic.w	r1, r1, #1
 8005df6:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005df8:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dfc:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dfe:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8005e00:	2901      	cmp	r1, #1
 8005e02:	d125      	bne.n	8005e50 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e04:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e06:	f102 030c 	add.w	r3, r2, #12
 8005e0a:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e0e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	f102 0c0c 	add.w	ip, r2, #12
 8005e16:	e84c 3100 	strex	r1, r3, [ip]
 8005e1a:	2900      	cmp	r1, #0
 8005e1c:	d1f3      	bne.n	8005e06 <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e1e:	6813      	ldr	r3, [r2, #0]
 8005e20:	06db      	lsls	r3, r3, #27
 8005e22:	d41a      	bmi.n	8005e5a <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e24:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8005e26:	f7ff ff63 	bl	8005cf0 <HAL_UARTEx_RxEventCallback>
}
 8005e2a:	b003      	add	sp, #12
 8005e2c:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e30:	6903      	ldr	r3, [r0, #16]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1c2      	bne.n	8005dbc <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e36:	684b      	ldr	r3, [r1, #4]
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	e7c2      	b.n	8005dc2 <UART_Receive_IT.part.0.isra.0+0x16>
 8005e3c:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e3e:	6903      	ldr	r3, [r0, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f8      	bne.n	8005e36 <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e44:	684b      	ldr	r3, [r1, #4]
 8005e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e4a:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 8005e4e:	e7bb      	b.n	8005dc8 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 8005e50:	f7fb feb4 	bl	8001bbc <HAL_UART_RxCpltCallback>
}
 8005e54:	b003      	add	sp, #12
 8005e56:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	9301      	str	r3, [sp, #4]
 8005e5e:	6813      	ldr	r3, [r2, #0]
 8005e60:	9301      	str	r3, [sp, #4]
 8005e62:	6853      	ldr	r3, [r2, #4]
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	9b01      	ldr	r3, [sp, #4]
 8005e68:	e7dc      	b.n	8005e24 <UART_Receive_IT.part.0.isra.0+0x78>
 8005e6a:	bf00      	nop

08005e6c <HAL_UART_IRQHandler>:
{
 8005e6c:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005e6e:	6803      	ldr	r3, [r0, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005e72:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e74:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 8005e76:	f012 0f0f 	tst.w	r2, #15
{
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8005e7e:	d172      	bne.n	8005f66 <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e80:	0691      	lsls	r1, r2, #26
 8005e82:	d502      	bpl.n	8005e8a <HAL_UART_IRQHandler+0x1e>
 8005e84:	06a9      	lsls	r1, r5, #26
 8005e86:	f100 80a5 	bmi.w	8005fd4 <HAL_UART_IRQHandler+0x168>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e8a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005e8c:	2901      	cmp	r1, #1
 8005e8e:	d00b      	beq.n	8005ea8 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e90:	0610      	lsls	r0, r2, #24
 8005e92:	d502      	bpl.n	8005e9a <HAL_UART_IRQHandler+0x2e>
 8005e94:	0629      	lsls	r1, r5, #24
 8005e96:	f100 80a7 	bmi.w	8005fe8 <HAL_UART_IRQHandler+0x17c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e9a:	0652      	lsls	r2, r2, #25
 8005e9c:	d502      	bpl.n	8005ea4 <HAL_UART_IRQHandler+0x38>
 8005e9e:	0668      	lsls	r0, r5, #25
 8005ea0:	f100 80c1 	bmi.w	8006026 <HAL_UART_IRQHandler+0x1ba>
}
 8005ea4:	b003      	add	sp, #12
 8005ea6:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005ea8:	06d0      	lsls	r0, r2, #27
 8005eaa:	d5f1      	bpl.n	8005e90 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005eac:	06e9      	lsls	r1, r5, #27
 8005eae:	d5ef      	bpl.n	8005e90 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	9201      	str	r2, [sp, #4]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	9201      	str	r2, [sp, #4]
 8005eb8:	685a      	ldr	r2, [r3, #4]
 8005eba:	9201      	str	r2, [sp, #4]
 8005ebc:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ebe:	6959      	ldr	r1, [r3, #20]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ec0:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec2:	064d      	lsls	r5, r1, #25
 8005ec4:	f140 813d 	bpl.w	8006142 <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ec8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005eca:	6801      	ldr	r1, [r0, #0]
 8005ecc:	6849      	ldr	r1, [r1, #4]
 8005ece:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	f000 8170 	beq.w	80061b6 <HAL_UART_IRQHandler+0x34a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ed6:	4291      	cmp	r1, r2
 8005ed8:	f080 816d 	bcs.w	80061b6 <HAL_UART_IRQHandler+0x34a>
        huart->RxXferCount = nb_remaining_rx_data;
 8005edc:	85e1      	strh	r1, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ede:	69c1      	ldr	r1, [r0, #28]
 8005ee0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005ee4:	d036      	beq.n	8005f54 <HAL_UART_IRQHandler+0xe8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee6:	f103 020c 	add.w	r2, r3, #12
 8005eea:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	f103 050c 	add.w	r5, r3, #12
 8005ef6:	e845 2100 	strex	r1, r2, [r5]
 8005efa:	2900      	cmp	r1, #0
 8005efc:	d1f3      	bne.n	8005ee6 <HAL_UART_IRQHandler+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	f103 0214 	add.w	r2, r3, #20
 8005f02:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f06:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0a:	f103 0514 	add.w	r5, r3, #20
 8005f0e:	e845 2100 	strex	r1, r2, [r5]
 8005f12:	2900      	cmp	r1, #0
 8005f14:	d1f3      	bne.n	8005efe <HAL_UART_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	f103 0214 	add.w	r2, r3, #20
 8005f1a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f22:	f103 0514 	add.w	r5, r3, #20
 8005f26:	e845 2100 	strex	r1, r2, [r5]
 8005f2a:	2900      	cmp	r1, #0
 8005f2c:	d1f3      	bne.n	8005f16 <HAL_UART_IRQHandler+0xaa>
          huart->RxState = HAL_UART_STATE_READY;
 8005f2e:	2220      	movs	r2, #32
 8005f30:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f34:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f36:	f103 020c 	add.w	r2, r3, #12
 8005f3a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f3e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f42:	f103 050c 	add.w	r5, r3, #12
 8005f46:	e845 2100 	strex	r1, r2, [r5]
 8005f4a:	2900      	cmp	r1, #0
 8005f4c:	d1f3      	bne.n	8005f36 <HAL_UART_IRQHandler+0xca>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f4e:	f7fc fe3b 	bl	8002bc8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f52:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f54:	2302      	movs	r3, #2
 8005f56:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f58:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 8005f5a:	1a51      	subs	r1, r2, r1
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	b289      	uxth	r1, r1
 8005f60:	f7ff fec6 	bl	8005cf0 <HAL_UARTEx_RxEventCallback>
 8005f64:	e79e      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f66:	f011 0101 	ands.w	r1, r1, #1
 8005f6a:	f040 80cf 	bne.w	800610c <HAL_UART_IRQHandler+0x2a0>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f6e:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8005f72:	d08a      	beq.n	8005e8a <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f74:	07d0      	lsls	r0, r2, #31
 8005f76:	d50b      	bpl.n	8005f90 <HAL_UART_IRQHandler+0x124>
 8005f78:	05e8      	lsls	r0, r5, #23
 8005f7a:	f140 80de 	bpl.w	800613a <HAL_UART_IRQHandler+0x2ce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f7e:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8005f80:	f040 0001 	orr.w	r0, r0, #1
 8005f84:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f86:	0750      	lsls	r0, r2, #29
 8005f88:	d55c      	bpl.n	8006044 <HAL_UART_IRQHandler+0x1d8>
 8005f8a:	2900      	cmp	r1, #0
 8005f8c:	f040 80c2 	bne.w	8006114 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f90:	0790      	lsls	r0, r2, #30
 8005f92:	d566      	bpl.n	8006062 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f94:	0710      	lsls	r0, r2, #28
 8005f96:	f100 80cd 	bmi.w	8006134 <HAL_UART_IRQHandler+0x2c8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f9a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005f9c:	2900      	cmp	r1, #0
 8005f9e:	d081      	beq.n	8005ea4 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fa0:	0691      	lsls	r1, r2, #26
 8005fa2:	d509      	bpl.n	8005fb8 <HAL_UART_IRQHandler+0x14c>
 8005fa4:	06aa      	lsls	r2, r5, #26
 8005fa6:	d507      	bpl.n	8005fb8 <HAL_UART_IRQHandler+0x14c>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fa8:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8005fac:	2a22      	cmp	r2, #34	@ 0x22
 8005fae:	d103      	bne.n	8005fb8 <HAL_UART_IRQHandler+0x14c>
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	f7ff fefb 	bl	8005dac <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fb6:	6823      	ldr	r3, [r4, #0]
 8005fb8:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fba:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fbc:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005fc0:	f001 0108 	and.w	r1, r1, #8
 8005fc4:	ea52 0501 	orrs.w	r5, r2, r1
 8005fc8:	d155      	bne.n	8006076 <HAL_UART_IRQHandler+0x20a>
        HAL_UART_ErrorCallback(huart);
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f7ff fe28 	bl	8005c20 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd0:	6465      	str	r5, [r4, #68]	@ 0x44
 8005fd2:	e767      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fd4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8005fd8:	2b22      	cmp	r3, #34	@ 0x22
 8005fda:	f47f af63 	bne.w	8005ea4 <HAL_UART_IRQHandler+0x38>
}
 8005fde:	b003      	add	sp, #12
 8005fe0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fe4:	f7ff bee2 	b.w	8005dac <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe8:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8005fec:	2a21      	cmp	r2, #33	@ 0x21
 8005fee:	f47f af59 	bne.w	8005ea4 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff2:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ff4:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005ffa:	f000 80e5 	beq.w	80061c8 <HAL_UART_IRQHandler+0x35c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ffe:	1c51      	adds	r1, r2, #1
 8006000:	6221      	str	r1, [r4, #32]
 8006002:	7812      	ldrb	r2, [r2, #0]
 8006004:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8006006:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8006008:	3a01      	subs	r2, #1
 800600a:	b292      	uxth	r2, r2
 800600c:	84e2      	strh	r2, [r4, #38]	@ 0x26
 800600e:	2a00      	cmp	r2, #0
 8006010:	f47f af48 	bne.w	8005ea4 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800601a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800601c:	68da      	ldr	r2, [r3, #12]
 800601e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006022:	60da      	str	r2, [r3, #12]
 8006024:	e73e      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006026:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006028:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800602a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800602e:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8006030:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8006032:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8006036:	f7fb fdb5 	bl	8001ba4 <HAL_UART_TxCpltCallback>
    return;
 800603a:	e733      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800603c:	05e8      	lsls	r0, r5, #23
 800603e:	d49e      	bmi.n	8005f7e <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006040:	0750      	lsls	r0, r2, #29
 8006042:	d467      	bmi.n	8006114 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006044:	0790      	lsls	r0, r2, #30
 8006046:	d50c      	bpl.n	8006062 <HAL_UART_IRQHandler+0x1f6>
 8006048:	2900      	cmp	r1, #0
 800604a:	d0a3      	beq.n	8005f94 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800604c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800604e:	f041 0104 	orr.w	r1, r1, #4
 8006052:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006054:	0711      	lsls	r1, r2, #28
 8006056:	d5a0      	bpl.n	8005f9a <HAL_UART_IRQHandler+0x12e>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006058:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800605a:	f041 0108 	orr.w	r1, r1, #8
 800605e:	6461      	str	r1, [r4, #68]	@ 0x44
 8006060:	e79b      	b.n	8005f9a <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006062:	0710      	lsls	r0, r2, #28
 8006064:	d599      	bpl.n	8005f9a <HAL_UART_IRQHandler+0x12e>
 8006066:	f005 0020 	and.w	r0, r5, #32
 800606a:	4308      	orrs	r0, r1
 800606c:	d1f4      	bne.n	8006058 <HAL_UART_IRQHandler+0x1ec>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800606e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006070:	2a00      	cmp	r2, #0
 8006072:	d1a1      	bne.n	8005fb8 <HAL_UART_IRQHandler+0x14c>
 8006074:	e716      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006076:	f103 020c 	add.w	r2, r3, #12
 800607a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800607e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006082:	f103 000c 	add.w	r0, r3, #12
 8006086:	e840 2100 	strex	r1, r2, [r0]
 800608a:	2900      	cmp	r1, #0
 800608c:	d1f3      	bne.n	8006076 <HAL_UART_IRQHandler+0x20a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	f103 0214 	add.w	r2, r3, #20
 8006092:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006096:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	f103 0014 	add.w	r0, r3, #20
 800609e:	e840 2100 	strex	r1, r2, [r0]
 80060a2:	2900      	cmp	r1, #0
 80060a4:	d1f3      	bne.n	800608e <HAL_UART_IRQHandler+0x222>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80060a8:	2a01      	cmp	r2, #1
 80060aa:	d022      	beq.n	80060f2 <HAL_UART_IRQHandler+0x286>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ac:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80060ae:	2120      	movs	r1, #32
 80060b0:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b4:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060b6:	695a      	ldr	r2, [r3, #20]
 80060b8:	0655      	lsls	r5, r2, #25
 80060ba:	d534      	bpl.n	8006126 <HAL_UART_IRQHandler+0x2ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060bc:	f103 0214 	add.w	r2, r3, #20
 80060c0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	f103 0014 	add.w	r0, r3, #20
 80060cc:	e840 2100 	strex	r1, r2, [r0]
 80060d0:	2900      	cmp	r1, #0
 80060d2:	d1f3      	bne.n	80060bc <HAL_UART_IRQHandler+0x250>
          if (huart->hdmarx != NULL)
 80060d4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80060d6:	b330      	cbz	r0, 8006126 <HAL_UART_IRQHandler+0x2ba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060d8:	4b41      	ldr	r3, [pc, #260]	@ (80061e0 <HAL_UART_IRQHandler+0x374>)
 80060da:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060dc:	f7fc fdbe 	bl	8002c5c <HAL_DMA_Abort_IT>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	f43f aedf 	beq.w	8005ea4 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060e6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80060e8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 80060ea:	b003      	add	sp, #12
 80060ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060f0:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f2:	f103 020c 	add.w	r2, r3, #12
 80060f6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060fa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fe:	f103 000c 	add.w	r0, r3, #12
 8006102:	e840 2100 	strex	r1, r2, [r0]
 8006106:	2900      	cmp	r1, #0
 8006108:	d1f3      	bne.n	80060f2 <HAL_UART_IRQHandler+0x286>
 800610a:	e7cf      	b.n	80060ac <HAL_UART_IRQHandler+0x240>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800610c:	07d0      	lsls	r0, r2, #31
 800610e:	d495      	bmi.n	800603c <HAL_UART_IRQHandler+0x1d0>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006110:	0750      	lsls	r0, r2, #29
 8006112:	d50c      	bpl.n	800612e <HAL_UART_IRQHandler+0x2c2>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006114:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006116:	f041 0102 	orr.w	r1, r1, #2
 800611a:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800611c:	0791      	lsls	r1, r2, #30
 800611e:	d495      	bmi.n	800604c <HAL_UART_IRQHandler+0x1e0>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006120:	0711      	lsls	r1, r2, #28
 8006122:	d499      	bmi.n	8006058 <HAL_UART_IRQHandler+0x1ec>
 8006124:	e739      	b.n	8005f9a <HAL_UART_IRQHandler+0x12e>
            HAL_UART_ErrorCallback(huart);
 8006126:	4620      	mov	r0, r4
 8006128:	f7ff fd7a 	bl	8005c20 <HAL_UART_ErrorCallback>
 800612c:	e6ba      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800612e:	0791      	lsls	r1, r2, #30
 8006130:	d48c      	bmi.n	800604c <HAL_UART_IRQHandler+0x1e0>
 8006132:	e7f5      	b.n	8006120 <HAL_UART_IRQHandler+0x2b4>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006134:	06a9      	lsls	r1, r5, #26
 8006136:	d48f      	bmi.n	8006058 <HAL_UART_IRQHandler+0x1ec>
 8006138:	e799      	b.n	800606e <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800613a:	0750      	lsls	r0, r2, #29
 800613c:	f53f af28 	bmi.w	8005f90 <HAL_UART_IRQHandler+0x124>
 8006140:	e780      	b.n	8006044 <HAL_UART_IRQHandler+0x1d8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006142:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8006144:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 8006146:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006148:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 800614a:	2900      	cmp	r1, #0
 800614c:	f43f aeaa 	beq.w	8005ea4 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006150:	1a12      	subs	r2, r2, r0
 8006152:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 8006154:	2900      	cmp	r1, #0
 8006156:	f43f aea5 	beq.w	8005ea4 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	f103 020c 	add.w	r2, r3, #12
 800615e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006162:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006166:	f103 050c 	add.w	r5, r3, #12
 800616a:	e845 2000 	strex	r0, r2, [r5]
 800616e:	2800      	cmp	r0, #0
 8006170:	d1f3      	bne.n	800615a <HAL_UART_IRQHandler+0x2ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	f103 0214 	add.w	r2, r3, #20
 8006176:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800617a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	f103 0514 	add.w	r5, r3, #20
 8006182:	e845 2000 	strex	r0, r2, [r5]
 8006186:	2800      	cmp	r0, #0
 8006188:	d1f3      	bne.n	8006172 <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 800618a:	2220      	movs	r2, #32
 800618c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006190:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	f103 020c 	add.w	r2, r3, #12
 8006196:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800619a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	f103 050c 	add.w	r5, r3, #12
 80061a2:	e845 2000 	strex	r0, r2, [r5]
 80061a6:	2800      	cmp	r0, #0
 80061a8:	d1f3      	bne.n	8006192 <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061aa:	2302      	movs	r3, #2
 80061ac:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061ae:	4620      	mov	r0, r4
 80061b0:	f7ff fd9e 	bl	8005cf0 <HAL_UARTEx_RxEventCallback>
 80061b4:	e676      	b.n	8005ea4 <HAL_UART_IRQHandler+0x38>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80061b6:	4291      	cmp	r1, r2
 80061b8:	f47f ae74 	bne.w	8005ea4 <HAL_UART_IRQHandler+0x38>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80061bc:	69c3      	ldr	r3, [r0, #28]
 80061be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061c2:	f47f ae6f 	bne.w	8005ea4 <HAL_UART_IRQHandler+0x38>
 80061c6:	e7f0      	b.n	80061aa <HAL_UART_IRQHandler+0x33e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c8:	6921      	ldr	r1, [r4, #16]
 80061ca:	2900      	cmp	r1, #0
 80061cc:	f47f af17 	bne.w	8005ffe <HAL_UART_IRQHandler+0x192>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061d0:	f832 1b02 	ldrh.w	r1, [r2], #2
 80061d4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80061d8:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80061da:	6222      	str	r2, [r4, #32]
 80061dc:	e713      	b.n	8006006 <HAL_UART_IRQHandler+0x19a>
 80061de:	bf00      	nop
 80061e0:	08005ce1 	.word	0x08005ce1

080061e4 <UART_Start_Receive_DMA>:
{
 80061e4:	b530      	push	{r4, r5, lr}
 80061e6:	4604      	mov	r4, r0
 80061e8:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061ea:	2022      	movs	r0, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ec:	2200      	movs	r2, #0
{
 80061ee:	b083      	sub	sp, #12
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80061f0:	6825      	ldr	r5, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061f2:	6462      	str	r2, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061f4:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80061f8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
  huart->pRxBuffPtr = pData;
 80061fa:	62a1      	str	r1, [r4, #40]	@ 0x28
  huart->RxXferSize = Size;
 80061fc:	85a3      	strh	r3, [r4, #44]	@ 0x2c
  huart->hdmarx->XferAbortCallback = NULL;
 80061fe:	6502      	str	r2, [r0, #80]	@ 0x50
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006200:	460a      	mov	r2, r1
 8006202:	1d29      	adds	r1, r5, #4
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006204:	4d1f      	ldr	r5, [pc, #124]	@ (8006284 <UART_Start_Receive_DMA+0xa0>)
 8006206:	63c5      	str	r5, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006208:	4d1f      	ldr	r5, [pc, #124]	@ (8006288 <UART_Start_Receive_DMA+0xa4>)
 800620a:	6405      	str	r5, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800620c:	4d1f      	ldr	r5, [pc, #124]	@ (800628c <UART_Start_Receive_DMA+0xa8>)
 800620e:	64c5      	str	r5, [r0, #76]	@ 0x4c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006210:	f7fc fc9e 	bl	8002b50 <HAL_DMA_Start_IT>
 8006214:	bb70      	cbnz	r0, 8006274 <UART_Start_Receive_DMA+0x90>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	9001      	str	r0, [sp, #4]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	9201      	str	r2, [sp, #4]
 800621e:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006220:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006222:	9101      	str	r1, [sp, #4]
 8006224:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006226:	b15a      	cbz	r2, 8006240 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	f103 020c 	add.w	r2, r3, #12
 800622c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006230:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	f103 040c 	add.w	r4, r3, #12
 8006238:	e844 2100 	strex	r1, r2, [r4]
 800623c:	2900      	cmp	r1, #0
 800623e:	d1f3      	bne.n	8006228 <UART_Start_Receive_DMA+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	f103 0214 	add.w	r2, r3, #20
 8006244:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006248:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624c:	f103 0414 	add.w	r4, r3, #20
 8006250:	e844 2100 	strex	r1, r2, [r4]
 8006254:	2900      	cmp	r1, #0
 8006256:	d1f3      	bne.n	8006240 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	f103 0214 	add.w	r2, r3, #20
 800625c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006260:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006264:	f103 0414 	add.w	r4, r3, #20
 8006268:	e844 2100 	strex	r1, r2, [r4]
 800626c:	2900      	cmp	r1, #0
 800626e:	d1f3      	bne.n	8006258 <UART_Start_Receive_DMA+0x74>
}
 8006270:	b003      	add	sp, #12
 8006272:	bd30      	pop	{r4, r5, pc}
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006274:	2210      	movs	r2, #16
    huart->RxState = HAL_UART_STATE_READY;
 8006276:	2320      	movs	r3, #32
    return HAL_ERROR;
 8006278:	2001      	movs	r0, #1
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800627a:	6462      	str	r2, [r4, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_READY;
 800627c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 8006280:	b003      	add	sp, #12
 8006282:	bd30      	pop	{r4, r5, pc}
 8006284:	08005d15 	.word	0x08005d15
 8006288:	08005cf5 	.word	0x08005cf5
 800628c:	08005c25 	.word	0x08005c25

08006290 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8006290:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8006294:	f1bc 0f20 	cmp.w	ip, #32
 8006298:	d105      	bne.n	80062a6 <HAL_UART_Receive_DMA+0x16>
{
 800629a:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 800629c:	b101      	cbz	r1, 80062a0 <HAL_UART_Receive_DMA+0x10>
 800629e:	b922      	cbnz	r2, 80062aa <HAL_UART_Receive_DMA+0x1a>
      return HAL_ERROR;
 80062a0:	2001      	movs	r0, #1
}
 80062a2:	bc30      	pop	{r4, r5}
 80062a4:	4770      	bx	lr
    return HAL_BUSY;
 80062a6:	2002      	movs	r0, #2
}
 80062a8:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062aa:	2400      	movs	r4, #0
 80062ac:	6304      	str	r4, [r0, #48]	@ 0x30
}
 80062ae:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80062b0:	f7ff bf98 	b.w	80061e4 <UART_Start_Receive_DMA>

080062b4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062b4:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80062b6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80062ba:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062bc:	f002 f8ae 	bl	800841c <xTaskGetSchedulerState>
 80062c0:	2801      	cmp	r0, #1
 80062c2:	d100      	bne.n	80062c6 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80062c4:	bd08      	pop	{r3, pc}
 80062c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80062ca:	f002 bc4b 	b.w	8008b64 <xPortSysTickHandler>
 80062ce:	bf00      	nop

080062d0 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062d0:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80062d4:	b92b      	cbnz	r3, 80062e2 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80062d6:	4b06      	ldr	r3, [pc, #24]	@ (80062f0 <osKernelInitialize+0x20>)
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	b928      	cbnz	r0, 80062e8 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80062dc:	2201      	movs	r2, #1
 80062de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80062e0:	4770      	bx	lr
    stat = osErrorISR;
 80062e2:	f06f 0005 	mvn.w	r0, #5
 80062e6:	4770      	bx	lr
    } else {
      stat = osError;
 80062e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    }
  }

  return (stat);
}
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	20001114 	.word	0x20001114

080062f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80062f4:	b510      	push	{r4, lr}
 80062f6:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80062fa:	b974      	cbnz	r4, 800631a <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80062fc:	4b08      	ldr	r3, [pc, #32]	@ (8006320 <osKernelStart+0x2c>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	2a01      	cmp	r2, #1
 8006302:	d107      	bne.n	8006314 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006304:	4907      	ldr	r1, [pc, #28]	@ (8006324 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006306:	2202      	movs	r2, #2
 8006308:	77cc      	strb	r4, [r1, #31]
 800630a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800630c:	f001 fe64 	bl	8007fd8 <vTaskStartScheduler>
      stat = osOK;
 8006310:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8006312:	bd10      	pop	{r4, pc}
      stat = osError;
 8006314:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8006318:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800631a:	f06f 0005 	mvn.w	r0, #5
}
 800631e:	bd10      	pop	{r4, pc}
 8006320:	20001114 	.word	0x20001114
 8006324:	e000ed00 	.word	0xe000ed00

08006328 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006328:	b5f0      	push	{r4, r5, r6, r7, lr}
 800632a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800632c:	2500      	movs	r5, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800632e:	4614      	mov	r4, r2
  hTask = NULL;
 8006330:	9505      	str	r5, [sp, #20]
 8006332:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8006336:	b112      	cbz	r2, 800633e <osThreadNew+0x16>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 8006338:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 800633a:	b007      	add	sp, #28
 800633c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (func != NULL)) {
 800633e:	2800      	cmp	r0, #0
 8006340:	d0fa      	beq.n	8006338 <osThreadNew+0x10>
    if (attr != NULL) {
 8006342:	b304      	cbz	r4, 8006386 <osThreadNew+0x5e>
      if (attr->priority != osPriorityNone) {
 8006344:	69a3      	ldr	r3, [r4, #24]
 8006346:	b9d3      	cbnz	r3, 800637e <osThreadNew+0x56>
    prio  = (UBaseType_t)osPriorityNormal;
 8006348:	2318      	movs	r3, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800634a:	6862      	ldr	r2, [r4, #4]
 800634c:	07d2      	lsls	r2, r2, #31
 800634e:	d4f3      	bmi.n	8006338 <osThreadNew+0x10>
      if (attr->stack_size > 0U) {
 8006350:	6965      	ldr	r5, [r4, #20]
 8006352:	b32d      	cbz	r5, 80063a0 <osThreadNew+0x78>
        stack = attr->stack_size / sizeof(StackType_t);
 8006354:	08aa      	lsrs	r2, r5, #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006356:	68a6      	ldr	r6, [r4, #8]
      if (attr->name != NULL) {
 8006358:	f8d4 c000 	ldr.w	ip, [r4]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800635c:	68e7      	ldr	r7, [r4, #12]
 800635e:	b30e      	cbz	r6, 80063a4 <osThreadNew+0x7c>
 8006360:	2fa7      	cmp	r7, #167	@ 0xa7
 8006362:	d9e9      	bls.n	8006338 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006364:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006366:	2c00      	cmp	r4, #0
 8006368:	d0e6      	beq.n	8006338 <osThreadNew+0x10>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800636a:	2d00      	cmp	r5, #0
 800636c:	d0e4      	beq.n	8006338 <osThreadNew+0x10>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8006374:	460b      	mov	r3, r1
 8006376:	4661      	mov	r1, ip
 8006378:	f001 fcf2 	bl	8007d60 <xTaskCreateStatic>
 800637c:	e7dd      	b.n	800633a <osThreadNew+0x12>
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800637e:	1e5d      	subs	r5, r3, #1
 8006380:	2d37      	cmp	r5, #55	@ 0x37
 8006382:	d9e2      	bls.n	800634a <osThreadNew+0x22>
 8006384:	e7d8      	b.n	8006338 <osThreadNew+0x10>
 8006386:	2280      	movs	r2, #128	@ 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 8006388:	2318      	movs	r3, #24
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	460b      	mov	r3, r1
 800638e:	4621      	mov	r1, r4
 8006390:	ac05      	add	r4, sp, #20
 8006392:	9401      	str	r4, [sp, #4]
 8006394:	f001 fd1e 	bl	8007dd4 <xTaskCreate>
 8006398:	2801      	cmp	r0, #1
 800639a:	d1cd      	bne.n	8006338 <osThreadNew+0x10>
  return ((osThreadId_t)hTask);
 800639c:	9805      	ldr	r0, [sp, #20]
 800639e:	e7cc      	b.n	800633a <osThreadNew+0x12>
    stack = configMINIMAL_STACK_SIZE;
 80063a0:	2280      	movs	r2, #128	@ 0x80
 80063a2:	e7d8      	b.n	8006356 <osThreadNew+0x2e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80063a4:	2f00      	cmp	r7, #0
 80063a6:	d1c7      	bne.n	8006338 <osThreadNew+0x10>
 80063a8:	6924      	ldr	r4, [r4, #16]
 80063aa:	2c00      	cmp	r4, #0
 80063ac:	d1c4      	bne.n	8006338 <osThreadNew+0x10>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80063ae:	b292      	uxth	r2, r2
 80063b0:	4664      	mov	r4, ip
 80063b2:	e7ea      	b.n	800638a <osThreadNew+0x62>

080063b4 <osDelay>:
 80063b4:	f3ef 8205 	mrs	r2, IPSR
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80063b8:	b93a      	cbnz	r2, 80063ca <osDelay+0x16>
osStatus_t osDelay (uint32_t ticks) {
 80063ba:	b508      	push	{r3, lr}
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80063bc:	b908      	cbnz	r0, 80063c2 <osDelay+0xe>
    stat = osOK;
 80063be:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80063c0:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 80063c2:	f001 fdb3 	bl	8007f2c <vTaskDelay>
    stat = osOK;
 80063c6:	2000      	movs	r0, #0
}
 80063c8:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80063ca:	f06f 0005 	mvn.w	r0, #5
}
 80063ce:	4770      	bx	lr

080063d0 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 80063d6:	b93b      	cbnz	r3, 80063e8 <osMutexNew+0x18>
    if (attr != NULL) {
 80063d8:	4604      	mov	r4, r0
 80063da:	b1e0      	cbz	r0, 8006416 <osMutexNew+0x46>
      type = attr->attr_bits;
 80063dc:	6843      	ldr	r3, [r0, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80063de:	f003 0208 	and.w	r2, r3, #8
    if ((type & osMutexRecursive) == osMutexRecursive) {
 80063e2:	07db      	lsls	r3, r3, #31
 80063e4:	d403      	bmi.n	80063ee <osMutexNew+0x1e>
    if ((type & osMutexRobust) != osMutexRobust) {
 80063e6:	b302      	cbz	r2, 800642a <osMutexNew+0x5a>
  hMutex = NULL;
 80063e8:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 80063ea:	4628      	mov	r0, r5
 80063ec:	bd38      	pop	{r3, r4, r5, pc}
    if ((type & osMutexRobust) != osMutexRobust) {
 80063ee:	2a00      	cmp	r2, #0
 80063f0:	d1fa      	bne.n	80063e8 <osMutexNew+0x18>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80063f2:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 80063f6:	b389      	cbz	r1, 800645c <osMutexNew+0x8c>
 80063f8:	2b4f      	cmp	r3, #79	@ 0x4f
 80063fa:	d9f5      	bls.n	80063e8 <osMutexNew+0x18>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80063fc:	2004      	movs	r0, #4
 80063fe:	f000 fcb5 	bl	8006d6c <xQueueCreateMutexStatic>
 8006402:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8006404:	2800      	cmp	r0, #0
 8006406:	d0ef      	beq.n	80063e8 <osMutexNew+0x18>
        vQueueAddToRegistry (hMutex, name);
 8006408:	6821      	ldr	r1, [r4, #0]
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800640a:	f045 0501 	orr.w	r5, r5, #1
        vQueueAddToRegistry (hMutex, name);
 800640e:	f001 f979 	bl	8007704 <vQueueAddToRegistry>
}
 8006412:	4628      	mov	r0, r5
 8006414:	bd38      	pop	{r3, r4, r5, pc}
              hMutex = xSemaphoreCreateMutex ();
 8006416:	2001      	movs	r0, #1
 8006418:	f000 fd18 	bl	8006e4c <xQueueCreateMutex>
      if (hMutex != NULL) {
 800641c:	4605      	mov	r5, r0
 800641e:	2800      	cmp	r0, #0
 8006420:	d0e3      	beq.n	80063ea <osMutexNew+0x1a>
        vQueueAddToRegistry (hMutex, name);
 8006422:	4621      	mov	r1, r4
 8006424:	f001 f96e 	bl	8007704 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006428:	e7df      	b.n	80063ea <osMutexNew+0x1a>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800642a:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800642e:	b161      	cbz	r1, 800644a <osMutexNew+0x7a>
 8006430:	2b4f      	cmp	r3, #79	@ 0x4f
 8006432:	d9d9      	bls.n	80063e8 <osMutexNew+0x18>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006434:	2001      	movs	r0, #1
 8006436:	f000 fc99 	bl	8006d6c <xQueueCreateMutexStatic>
      if (hMutex != NULL) {
 800643a:	4605      	mov	r5, r0
 800643c:	2800      	cmp	r0, #0
 800643e:	d0d4      	beq.n	80063ea <osMutexNew+0x1a>
        vQueueAddToRegistry (hMutex, name);
 8006440:	6821      	ldr	r1, [r4, #0]
 8006442:	f001 f95f 	bl	8007704 <vQueueAddToRegistry>
}
 8006446:	4628      	mov	r0, r5
 8006448:	bd38      	pop	{r3, r4, r5, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1cc      	bne.n	80063e8 <osMutexNew+0x18>
              hMutex = xSemaphoreCreateMutex ();
 800644e:	2001      	movs	r0, #1
 8006450:	f000 fcfc 	bl	8006e4c <xQueueCreateMutex>
      if (hMutex != NULL) {
 8006454:	4605      	mov	r5, r0
 8006456:	2800      	cmp	r0, #0
 8006458:	d1f2      	bne.n	8006440 <osMutexNew+0x70>
 800645a:	e7c6      	b.n	80063ea <osMutexNew+0x1a>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1c3      	bne.n	80063e8 <osMutexNew+0x18>
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8006460:	2004      	movs	r0, #4
 8006462:	f000 fcf3 	bl	8006e4c <xQueueCreateMutex>
 8006466:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8006468:	2800      	cmp	r0, #0
 800646a:	d1cd      	bne.n	8006408 <osMutexNew+0x38>
 800646c:	e7bc      	b.n	80063e8 <osMutexNew+0x18>
 800646e:	bf00      	nop

08006470 <osMutexAcquire>:
 8006470:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8006474:	b9d2      	cbnz	r2, 80064ac <osMutexAcquire+0x3c>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8006476:	2801      	cmp	r0, #1
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006478:	b538      	push	{r3, r4, r5, lr}
 800647a:	4603      	mov	r3, r0
  else if (hMutex == NULL) {
 800647c:	d919      	bls.n	80064b2 <osMutexAcquire+0x42>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 800647e:	f003 0501 	and.w	r5, r3, #1
 8006482:	460c      	mov	r4, r1
 8006484:	f020 0001 	bic.w	r0, r0, #1
 8006488:	b955      	cbnz	r5, 80064a0 <osMutexAcquire+0x30>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800648a:	f000 feeb 	bl	8007264 <xQueueSemaphoreTake>
 800648e:	2801      	cmp	r0, #1
 8006490:	d00a      	beq.n	80064a8 <osMutexAcquire+0x38>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 8006492:	2c00      	cmp	r4, #0
 8006494:	bf14      	ite	ne
 8006496:	f06f 0001 	mvnne.w	r0, #1
 800649a:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 800649e:	bd38      	pop	{r3, r4, r5, pc}
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80064a0:	f001 f870 	bl	8007584 <xQueueTakeMutexRecursive>
 80064a4:	2801      	cmp	r0, #1
 80064a6:	d1f4      	bne.n	8006492 <osMutexAcquire+0x22>
  stat = osOK;
 80064a8:	2000      	movs	r0, #0
}
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
    stat = osErrorISR;
 80064ac:	f06f 0005 	mvn.w	r0, #5
}
 80064b0:	4770      	bx	lr
    stat = osErrorParameter;
 80064b2:	f06f 0003 	mvn.w	r0, #3
}
 80064b6:	bd38      	pop	{r3, r4, r5, pc}

080064b8 <osMutexRelease>:
 80064b8:	f3ef 8105 	mrs	r1, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 80064bc:	b9b9      	cbnz	r1, 80064ee <osMutexRelease+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80064be:	2801      	cmp	r0, #1
 80064c0:	4602      	mov	r2, r0
 80064c2:	d917      	bls.n	80064f4 <osMutexRelease+0x3c>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80064c4:	b508      	push	{r3, lr}
 80064c6:	f002 0301 	and.w	r3, r2, #1
 80064ca:	f020 0001 	bic.w	r0, r0, #1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80064ce:	b93b      	cbnz	r3, 80064e0 <osMutexRelease+0x28>
        stat = osErrorResource;
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80064d0:	461a      	mov	r2, r3
 80064d2:	4619      	mov	r1, r3
 80064d4:	f000 faca 	bl	8006a6c <xQueueGenericSend>
 80064d8:	2801      	cmp	r0, #1
 80064da:	d105      	bne.n	80064e8 <osMutexRelease+0x30>
  stat = osOK;
 80064dc:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80064de:	bd08      	pop	{r3, pc}
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80064e0:	f000 fc94 	bl	8006e0c <xQueueGiveMutexRecursive>
 80064e4:	2801      	cmp	r0, #1
 80064e6:	d0f9      	beq.n	80064dc <osMutexRelease+0x24>
        stat = osErrorResource;
 80064e8:	f06f 0002 	mvn.w	r0, #2
}
 80064ec:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 80064ee:	f06f 0005 	mvn.w	r0, #5
 80064f2:	4770      	bx	lr
    stat = osErrorParameter;
 80064f4:	f06f 0003 	mvn.w	r0, #3
}
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop

080064fc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80064fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064fe:	b083      	sub	sp, #12
 8006500:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006504:	b956      	cbnz	r6, 800651c <osSemaphoreNew+0x20>
 8006506:	b148      	cbz	r0, 800651c <osSemaphoreNew+0x20>
 8006508:	4288      	cmp	r0, r1
 800650a:	460f      	mov	r7, r1
 800650c:	d306      	bcc.n	800651c <osSemaphoreNew+0x20>
    mem = -1;

    if (attr != NULL) {
 800650e:	4615      	mov	r5, r2
 8006510:	b1fa      	cbz	r2, 8006552 <osSemaphoreNew+0x56>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006512:	e9d2 2302 	ldrd	r2, r3, [r2, #8]
 8006516:	b12a      	cbz	r2, 8006524 <osSemaphoreNew+0x28>
 8006518:	2b4f      	cmp	r3, #79	@ 0x4f
 800651a:	d828      	bhi.n	800656e <osSemaphoreNew+0x72>
  hSemaphore = NULL;
 800651c:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800651e:	4620      	mov	r0, r4
 8006520:	b003      	add	sp, #12
 8006522:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1f9      	bne.n	800651c <osSemaphoreNew+0x20>
      if (max_count == 1U) {
 8006528:	2801      	cmp	r0, #1
 800652a:	d006      	beq.n	800653a <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800652c:	f000 fa58 	bl	80069e0 <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 8006530:	4604      	mov	r4, r0
 8006532:	2800      	cmp	r0, #0
 8006534:	d0f2      	beq.n	800651c <osSemaphoreNew+0x20>
          name = attr->name;
 8006536:	682d      	ldr	r5, [r5, #0]
 8006538:	e012      	b.n	8006560 <osSemaphoreNew+0x64>
            hSemaphore = xSemaphoreCreateBinary();
 800653a:	2203      	movs	r2, #3
 800653c:	2100      	movs	r1, #0
 800653e:	2001      	movs	r0, #1
 8006540:	f000 f9ac 	bl	800689c <xQueueGenericCreate>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006544:	4604      	mov	r4, r0
 8006546:	2800      	cmp	r0, #0
 8006548:	d0e8      	beq.n	800651c <osSemaphoreNew+0x20>
 800654a:	b9c7      	cbnz	r7, 800657e <osSemaphoreNew+0x82>
        if (attr != NULL) {
 800654c:	2d00      	cmp	r5, #0
 800654e:	d1f2      	bne.n	8006536 <osSemaphoreNew+0x3a>
 8006550:	e006      	b.n	8006560 <osSemaphoreNew+0x64>
      if (max_count == 1U) {
 8006552:	2801      	cmp	r0, #1
 8006554:	d0f1      	beq.n	800653a <osSemaphoreNew+0x3e>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006556:	f000 fa43 	bl	80069e0 <xQueueCreateCountingSemaphore>
      if (hSemaphore != NULL) {
 800655a:	4604      	mov	r4, r0
 800655c:	2800      	cmp	r0, #0
 800655e:	d0dd      	beq.n	800651c <osSemaphoreNew+0x20>
        vQueueAddToRegistry (hSemaphore, name);
 8006560:	4620      	mov	r0, r4
 8006562:	4629      	mov	r1, r5
 8006564:	f001 f8ce 	bl	8007704 <vQueueAddToRegistry>
}
 8006568:	4620      	mov	r0, r4
 800656a:	b003      	add	sp, #12
 800656c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (max_count == 1U) {
 800656e:	2801      	cmp	r0, #1
 8006570:	d010      	beq.n	8006594 <osSemaphoreNew+0x98>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006572:	f000 f9d5 	bl	8006920 <xQueueCreateCountingSemaphoreStatic>
      if (hSemaphore != NULL) {
 8006576:	4604      	mov	r4, r0
 8006578:	2800      	cmp	r0, #0
 800657a:	d1dc      	bne.n	8006536 <osSemaphoreNew+0x3a>
 800657c:	e7ce      	b.n	800651c <osSemaphoreNew+0x20>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800657e:	2300      	movs	r3, #0
 8006580:	461a      	mov	r2, r3
 8006582:	4619      	mov	r1, r3
 8006584:	f000 fa72 	bl	8006a6c <xQueueGenericSend>
 8006588:	2801      	cmp	r0, #1
 800658a:	d0df      	beq.n	800654c <osSemaphoreNew+0x50>
            vSemaphoreDelete (hSemaphore);
 800658c:	4620      	mov	r0, r4
 800658e:	f001 f873 	bl	8007678 <vQueueDelete>
      if (hSemaphore != NULL) {
 8006592:	e7c3      	b.n	800651c <osSemaphoreNew+0x20>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006594:	4613      	mov	r3, r2
 8006596:	2203      	movs	r2, #3
 8006598:	9200      	str	r2, [sp, #0]
 800659a:	4631      	mov	r1, r6
 800659c:	4632      	mov	r2, r6
 800659e:	f000 f90d 	bl	80067bc <xQueueGenericCreateStatic>
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80065a2:	4604      	mov	r4, r0
 80065a4:	2800      	cmp	r0, #0
 80065a6:	d0b9      	beq.n	800651c <osSemaphoreNew+0x20>
 80065a8:	2f00      	cmp	r7, #0
 80065aa:	d0c4      	beq.n	8006536 <osSemaphoreNew+0x3a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80065ac:	4633      	mov	r3, r6
 80065ae:	4632      	mov	r2, r6
 80065b0:	4631      	mov	r1, r6
 80065b2:	f000 fa5b 	bl	8006a6c <xQueueGenericSend>
 80065b6:	2801      	cmp	r0, #1
 80065b8:	d0bd      	beq.n	8006536 <osSemaphoreNew+0x3a>
 80065ba:	e7e7      	b.n	800658c <osSemaphoreNew+0x90>

080065bc <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80065bc:	b360      	cbz	r0, 8006618 <osSemaphoreAcquire+0x5c>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80065be:	b510      	push	{r4, lr}
 80065c0:	460c      	mov	r4, r1
 80065c2:	b082      	sub	sp, #8
 80065c4:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80065c8:	b1b3      	cbz	r3, 80065f8 <osSemaphoreAcquire+0x3c>
    if (timeout != 0U) {
 80065ca:	bb11      	cbnz	r1, 8006612 <osSemaphoreAcquire+0x56>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80065cc:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 80065ce:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80065d0:	f000 fff8 	bl	80075c4 <xQueueReceiveFromISR>
 80065d4:	2801      	cmp	r0, #1
 80065d6:	d118      	bne.n	800660a <osSemaphoreAcquire+0x4e>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80065d8:	9b01      	ldr	r3, [sp, #4]
 80065da:	b913      	cbnz	r3, 80065e2 <osSemaphoreAcquire+0x26>
  stat = osOK;
 80065dc:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80065de:	b002      	add	sp, #8
 80065e0:	bd10      	pop	{r4, pc}
        portYIELD_FROM_ISR (yield);
 80065e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80065e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ea:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	f3bf 8f6f 	isb	sy
 80065f6:	e7f1      	b.n	80065dc <osSemaphoreAcquire+0x20>
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80065f8:	f000 fe34 	bl	8007264 <xQueueSemaphoreTake>
 80065fc:	2801      	cmp	r0, #1
 80065fe:	d0ed      	beq.n	80065dc <osSemaphoreAcquire+0x20>
      if (timeout != 0U) {
 8006600:	b11c      	cbz	r4, 800660a <osSemaphoreAcquire+0x4e>
        stat = osErrorTimeout;
 8006602:	f06f 0001 	mvn.w	r0, #1
}
 8006606:	b002      	add	sp, #8
 8006608:	bd10      	pop	{r4, pc}
        stat = osErrorResource;
 800660a:	f06f 0002 	mvn.w	r0, #2
}
 800660e:	b002      	add	sp, #8
 8006610:	bd10      	pop	{r4, pc}
    stat = osErrorParameter;
 8006612:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8006616:	e7e2      	b.n	80065de <osSemaphoreAcquire+0x22>
    stat = osErrorParameter;
 8006618:	f06f 0003 	mvn.w	r0, #3
}
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop

08006620 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8006620:	b328      	cbz	r0, 800666e <osSemaphoreRelease+0x4e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006622:	b500      	push	{lr}
 8006624:	b083      	sub	sp, #12
 8006626:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800662a:	b19b      	cbz	r3, 8006654 <osSemaphoreRelease+0x34>
    yield = pdFALSE;
 800662c:	2300      	movs	r3, #0

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800662e:	a901      	add	r1, sp, #4
    yield = pdFALSE;
 8006630:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006632:	f000 fc43 	bl	8006ebc <xQueueGiveFromISR>
 8006636:	2801      	cmp	r0, #1
 8006638:	d116      	bne.n	8006668 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 800663a:	9b01      	ldr	r3, [sp, #4]
 800663c:	b183      	cbz	r3, 8006660 <osSemaphoreRelease+0x40>
 800663e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006646:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	e005      	b.n	8006660 <osSemaphoreRelease+0x40>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006654:	461a      	mov	r2, r3
 8006656:	4619      	mov	r1, r3
 8006658:	f000 fa08 	bl	8006a6c <xQueueGenericSend>
 800665c:	2801      	cmp	r0, #1
 800665e:	d103      	bne.n	8006668 <osSemaphoreRelease+0x48>
  stat = osOK;
 8006660:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 8006662:	b003      	add	sp, #12
 8006664:	f85d fb04 	ldr.w	pc, [sp], #4
      stat = osErrorResource;
 8006668:	f06f 0002 	mvn.w	r0, #2
 800666c:	e7f9      	b.n	8006662 <osSemaphoreRelease+0x42>
    stat = osErrorParameter;
 800666e:	f06f 0003 	mvn.w	r0, #3
}
 8006672:	4770      	bx	lr

08006674 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006674:	4b04      	ldr	r3, [pc, #16]	@ (8006688 <vApplicationGetIdleTaskMemory+0x14>)
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006676:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006678:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800667a:	4c04      	ldr	r4, [pc, #16]	@ (800668c <vApplicationGetIdleTaskMemory+0x18>)
 800667c:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800667e:	2380      	movs	r3, #128	@ 0x80
}
 8006680:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006684:	6013      	str	r3, [r2, #0]
}
 8006686:	4770      	bx	lr
 8006688:	2000106c 	.word	0x2000106c
 800668c:	20000e6c 	.word	0x20000e6c

08006690 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006690:	4b05      	ldr	r3, [pc, #20]	@ (80066a8 <vApplicationGetTimerTaskMemory+0x18>)
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006692:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006694:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006696:	4c05      	ldr	r4, [pc, #20]	@ (80066ac <vApplicationGetTimerTaskMemory+0x1c>)
 8006698:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800669a:	f44f 7380 	mov.w	r3, #256	@ 0x100
}
 800669e:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80066a2:	6013      	str	r3, [r2, #0]
}
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	20000dc4 	.word	0x20000dc4
 80066ac:	200009c4 	.word	0x200009c4

080066b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066b0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066b8:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80066ba:	e9c0 3101 	strd	r3, r1, [r0, #4]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80066be:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80066c2:	6002      	str	r2, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop

080066c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80066c8:	2300      	movs	r3, #0
 80066ca:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop

080066d0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80066d0:	6842      	ldr	r2, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80066d2:	6803      	ldr	r3, [r0, #0]
{
 80066d4:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80066d6:	6894      	ldr	r4, [r2, #8]
	( pxList->uxNumberOfItems )++;
 80066d8:	3301      	adds	r3, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80066da:	e9c1 2401 	strd	r2, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80066de:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80066e0:	6091      	str	r1, [r2, #8]
}
 80066e2:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 80066e6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80066e8:	6003      	str	r3, [r0, #0]
}
 80066ea:	4770      	bx	lr

080066ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066ec:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066ee:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066f0:	1c6b      	adds	r3, r5, #1
 80066f2:	d010      	beq.n	8006716 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066f4:	f100 0308 	add.w	r3, r0, #8
 80066f8:	461c      	mov	r4, r3
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	42aa      	cmp	r2, r5
 8006700:	d9fa      	bls.n	80066f8 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8006702:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8006704:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8006706:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006708:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800670a:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800670c:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 800670e:	6108      	str	r0, [r1, #16]
}
 8006710:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8006712:	6002      	str	r2, [r0, #0]
}
 8006714:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8006716:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8006718:	6863      	ldr	r3, [r4, #4]
 800671a:	e7f2      	b.n	8006702 <vListInsert+0x16>

0800671c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800671c:	6903      	ldr	r3, [r0, #16]
{
 800671e:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006720:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006724:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006726:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8006728:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800672a:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800672c:	bf08      	it	eq
 800672e:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8006730:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8006732:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 8006736:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8006738:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 800673a:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800673c:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 800673e:	6818      	ldr	r0, [r3, #0]
}
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop

08006744 <prvCopyDataToQueue>:

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006744:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8006746:	b570      	push	{r4, r5, r6, lr}
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006748:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800674a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800674c:	b92b      	cbnz	r3, 800675a <prvCopyDataToQueue+0x16>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800674e:	6806      	ldr	r6, [r0, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006750:	3501      	adds	r5, #1
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006752:	b346      	cbz	r6, 80067a6 <prvCopyDataToQueue+0x62>
BaseType_t xReturn = pdFALSE;
 8006754:	4618      	mov	r0, r3
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006756:	63a5      	str	r5, [r4, #56]	@ 0x38

	return xReturn;
}
 8006758:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800675a:	4616      	mov	r6, r2
 800675c:	b982      	cbnz	r2, 8006780 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800675e:	461a      	mov	r2, r3
 8006760:	6840      	ldr	r0, [r0, #4]
 8006762:	f004 fd61 	bl	800b228 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006766:	6863      	ldr	r3, [r4, #4]
 8006768:	6c21      	ldr	r1, [r4, #64]	@ 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800676a:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800676c:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800676e:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006770:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006772:	bf24      	itt	cs
 8006774:	6823      	ldrcs	r3, [r4, #0]
 8006776:	6063      	strcs	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006778:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 800677a:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800677c:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 800677e:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006780:	461a      	mov	r2, r3
 8006782:	68c0      	ldr	r0, [r0, #12]
 8006784:	f004 fd50 	bl	800b228 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006788:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800678a:	68e3      	ldr	r3, [r4, #12]
 800678c:	4251      	negs	r1, r2
 800678e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006790:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006792:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006794:	4293      	cmp	r3, r2
 8006796:	d202      	bcs.n	800679e <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006798:	68a3      	ldr	r3, [r4, #8]
 800679a:	440b      	add	r3, r1
 800679c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800679e:	2e02      	cmp	r6, #2
 80067a0:	d006      	beq.n	80067b0 <prvCopyDataToQueue+0x6c>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80067a2:	3501      	adds	r5, #1
 80067a4:	e7e9      	b.n	800677a <prvCopyDataToQueue+0x36>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067a6:	6880      	ldr	r0, [r0, #8]
 80067a8:	f001 fe88 	bl	80084bc <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80067ac:	60a6      	str	r6, [r4, #8]
 80067ae:	e7d2      	b.n	8006756 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067b0:	2d01      	cmp	r5, #1
 80067b2:	bf38      	it	cc
 80067b4:	2501      	movcc	r5, #1
BaseType_t xReturn = pdFALSE;
 80067b6:	2000      	movs	r0, #0
 80067b8:	e7cd      	b.n	8006756 <prvCopyDataToQueue+0x12>
 80067ba:	bf00      	nop

080067bc <xQueueGenericCreateStatic>:
	{
 80067bc:	b530      	push	{r4, r5, lr}
 80067be:	b083      	sub	sp, #12
 80067c0:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80067c4:	b940      	cbnz	r0, 80067d8 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80067c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ca:	f383 8811 	msr	BASEPRI, r3
 80067ce:	f3bf 8f6f 	isb	sy
 80067d2:	f3bf 8f4f 	dsb	sy
 80067d6:	e7fe      	b.n	80067d6 <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 80067d8:	461c      	mov	r4, r3
 80067da:	b183      	cbz	r3, 80067fe <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80067dc:	2a00      	cmp	r2, #0
 80067de:	d04a      	beq.n	8006876 <xQueueGenericCreateStatic+0xba>
 80067e0:	b1b1      	cbz	r1, 8006810 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80067e2:	2350      	movs	r3, #80	@ 0x50
 80067e4:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80067e6:	9b01      	ldr	r3, [sp, #4]
 80067e8:	2b50      	cmp	r3, #80	@ 0x50
 80067ea:	d01a      	beq.n	8006822 <xQueueGenericCreateStatic+0x66>
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	e7fe      	b.n	80067fc <xQueueGenericCreateStatic+0x40>
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 800680e:	e7fe      	b.n	800680e <xQueueGenericCreateStatic+0x52>
 8006810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006820:	e7fe      	b.n	8006820 <xQueueGenericCreateStatic+0x64>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006822:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006824:	6022      	str	r2, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006826:	2301      	movs	r3, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8006828:	e9c4 010f 	strd	r0, r1, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800682c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
	taskENTER_CRITICAL();
 8006830:	f002 f930 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006834:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8006838:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800683a:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800683c:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006840:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006842:	440a      	add	r2, r1
 8006844:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006846:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006848:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800684a:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800684c:	22ff      	movs	r2, #255	@ 0xff
 800684e:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006852:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8006854:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006858:	f104 0010 	add.w	r0, r4, #16
 800685c:	f7ff ff28 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006860:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006864:	f7ff ff24 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 8006868:	f002 f936 	bl	8008ad8 <vPortExitCritical>
	}
 800686c:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800686e:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
	}
 8006872:	b003      	add	sp, #12
 8006874:	bd30      	pop	{r4, r5, pc}
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006876:	b939      	cbnz	r1, 8006888 <xQueueGenericCreateStatic+0xcc>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006878:	2350      	movs	r3, #80	@ 0x50
 800687a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800687c:	9b01      	ldr	r3, [sp, #4]
 800687e:	2b50      	cmp	r3, #80	@ 0x50
 8006880:	d1b4      	bne.n	80067ec <xQueueGenericCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006882:	9b01      	ldr	r3, [sp, #4]
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006884:	4622      	mov	r2, r4
 8006886:	e7cd      	b.n	8006824 <xQueueGenericCreateStatic+0x68>
 8006888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006898:	e7fe      	b.n	8006898 <xQueueGenericCreateStatic+0xdc>
 800689a:	bf00      	nop

0800689c <xQueueGenericCreate>:
	{
 800689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800689e:	b940      	cbnz	r0, 80068b2 <xQueueGenericCreate+0x16>
 80068a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	e7fe      	b.n	80068b0 <xQueueGenericCreate+0x14>
 80068b2:	4605      	mov	r5, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b4:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80068b8:	3050      	adds	r0, #80	@ 0x50
 80068ba:	460e      	mov	r6, r1
 80068bc:	4617      	mov	r7, r2
 80068be:	f002 fa49 	bl	8008d54 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80068c2:	4604      	mov	r4, r0
 80068c4:	b340      	cbz	r0, 8006918 <xQueueGenericCreate+0x7c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80068cc:	b336      	cbz	r6, 800691c <xQueueGenericCreate+0x80>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068ce:	f100 0350 	add.w	r3, r0, #80	@ 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068d2:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80068d4:	e9c4 560f 	strd	r5, r6, [r4, #60]	@ 0x3c
	taskENTER_CRITICAL();
 80068d8:	f002 f8dc 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068dc:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 80068e0:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80068e2:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068e4:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068e8:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068ea:	440a      	add	r2, r1
 80068ec:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068ee:	2200      	movs	r2, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068f0:	440b      	add	r3, r1
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80068f2:	63a2      	str	r2, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80068f4:	22ff      	movs	r2, #255	@ 0xff
 80068f6:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068fa:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 80068fc:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006900:	f104 0010 	add.w	r0, r4, #16
 8006904:	f7ff fed4 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006908:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800690c:	f7ff fed0 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 8006910:	f002 f8e2 	bl	8008ad8 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 8006914:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 8006918:	4620      	mov	r0, r4
 800691a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800691c:	4603      	mov	r3, r0
 800691e:	e7d8      	b.n	80068d2 <xQueueGenericCreate+0x36>

08006920 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 8006920:	b940      	cbnz	r0, 8006934 <xQueueCreateCountingSemaphoreStatic+0x14>
 8006922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006926:	f383 8811 	msr	BASEPRI, r3
 800692a:	f3bf 8f6f 	isb	sy
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	e7fe      	b.n	8006932 <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006934:	4288      	cmp	r0, r1
 8006936:	d208      	bcs.n	800694a <xQueueCreateCountingSemaphoreStatic+0x2a>
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	e7fe      	b.n	8006948 <xQueueCreateCountingSemaphoreStatic+0x28>
	{
 800694a:	b530      	push	{r4, r5, lr}
 800694c:	4614      	mov	r4, r2
 800694e:	b085      	sub	sp, #20
		configASSERT( pxStaticQueue != NULL );
 8006950:	2a00      	cmp	r2, #0
 8006952:	d03b      	beq.n	80069cc <xQueueCreateCountingSemaphoreStatic+0xac>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006954:	2350      	movs	r3, #80	@ 0x50
 8006956:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006958:	9b03      	ldr	r3, [sp, #12]
 800695a:	2b50      	cmp	r3, #80	@ 0x50
 800695c:	d008      	beq.n	8006970 <xQueueCreateCountingSemaphoreStatic+0x50>
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	e7fe      	b.n	800696e <xQueueCreateCountingSemaphoreStatic+0x4e>
	pxNewQueue->uxItemSize = uxItemSize;
 8006970:	2500      	movs	r5, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006972:	2301      	movs	r3, #1
 8006974:	f882 3046 	strb.w	r3, [r2, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006978:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 800697a:	e9c2 050f 	strd	r0, r5, [r2, #60]	@ 0x3c
 800697e:	9101      	str	r1, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006980:	9b03      	ldr	r3, [sp, #12]
	taskENTER_CRITICAL();
 8006982:	f002 f887 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006986:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 800698a:	6820      	ldr	r0, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800698c:	63a5      	str	r5, [r4, #56]	@ 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800698e:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006992:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006994:	4402      	add	r2, r0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006996:	4403      	add	r3, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006998:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 800699a:	22ff      	movs	r2, #255	@ 0xff
 800699c:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069a0:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 80069a2:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80069a6:	6060      	str	r0, [r4, #4]
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80069a8:	f104 0010 	add.w	r0, r4, #16
 80069ac:	f7ff fe80 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80069b0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80069b4:	f7ff fe7c 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 80069b8:	f002 f88e 	bl	8008ad8 <vPortExitCritical>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80069bc:	9901      	ldr	r1, [sp, #4]
 80069be:	63a1      	str	r1, [r4, #56]	@ 0x38
		pxNewQueue->ucQueueType = ucQueueType;
 80069c0:	2302      	movs	r3, #2
	}
 80069c2:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 80069c4:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 80069c8:	b005      	add	sp, #20
 80069ca:	bd30      	pop	{r4, r5, pc}
 80069cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80069dc:	e7fe      	b.n	80069dc <xQueueCreateCountingSemaphoreStatic+0xbc>
 80069de:	bf00      	nop

080069e0 <xQueueCreateCountingSemaphore>:
	{
 80069e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxMaxCount != 0 );
 80069e2:	b940      	cbnz	r0, 80069f6 <xQueueCreateCountingSemaphore+0x16>
 80069e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	e7fe      	b.n	80069f4 <xQueueCreateCountingSemaphore+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 80069f6:	4288      	cmp	r0, r1
 80069f8:	460e      	mov	r6, r1
 80069fa:	4604      	mov	r4, r0
 80069fc:	d208      	bcs.n	8006a10 <xQueueCreateCountingSemaphore+0x30>
 80069fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a02:	f383 8811 	msr	BASEPRI, r3
 8006a06:	f3bf 8f6f 	isb	sy
 8006a0a:	f3bf 8f4f 	dsb	sy
 8006a0e:	e7fe      	b.n	8006a0e <xQueueCreateCountingSemaphore+0x2e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006a10:	2050      	movs	r0, #80	@ 0x50
 8006a12:	f002 f99f 	bl	8008d54 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006a16:	4605      	mov	r5, r0
 8006a18:	b330      	cbz	r0, 8006a68 <xQueueCreateCountingSemaphore+0x88>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a1a:	2700      	movs	r7, #0
	pxNewQueue->uxItemSize = uxItemSize;
 8006a1c:	e9c0 470f 	strd	r4, r7, [r0, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006a20:	f880 7046 	strb.w	r7, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006a24:	6000      	str	r0, [r0, #0]
	taskENTER_CRITICAL();
 8006a26:	f002 f835 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a2a:	e9d5 230f 	ldrd	r2, r3, [r5, #60]	@ 0x3c
 8006a2e:	6829      	ldr	r1, [r5, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a30:	63af      	str	r7, [r5, #56]	@ 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a32:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a36:	1ad3      	subs	r3, r2, r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a38:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a3a:	440b      	add	r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a3c:	60aa      	str	r2, [r5, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8006a3e:	22ff      	movs	r2, #255	@ 0xff
 8006a40:	f885 2044 	strb.w	r2, [r5, #68]	@ 0x44
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006a44:	60eb      	str	r3, [r5, #12]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a46:	6069      	str	r1, [r5, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 8006a48:	f885 2045 	strb.w	r2, [r5, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006a4c:	f105 0010 	add.w	r0, r5, #16
 8006a50:	f7ff fe2e 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006a54:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8006a58:	f7ff fe2a 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 8006a5c:	f002 f83c 	bl	8008ad8 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 8006a60:	2302      	movs	r3, #2
 8006a62:	f885 304c 	strb.w	r3, [r5, #76]	@ 0x4c
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006a66:	63ae      	str	r6, [r5, #56]	@ 0x38
	}
 8006a68:	4628      	mov	r0, r5
 8006a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a6c <xQueueGenericSend>:
{
 8006a6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a70:	b085      	sub	sp, #20
 8006a72:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8006a74:	2800      	cmp	r0, #0
 8006a76:	f000 811a 	beq.w	8006cae <xQueueGenericSend+0x242>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a7a:	4688      	mov	r8, r1
 8006a7c:	461f      	mov	r7, r3
 8006a7e:	4604      	mov	r4, r0
 8006a80:	2900      	cmp	r1, #0
 8006a82:	f000 80ae 	beq.w	8006be2 <xQueueGenericSend+0x176>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a86:	2f02      	cmp	r7, #2
 8006a88:	d10b      	bne.n	8006aa2 <xQueueGenericSend+0x36>
 8006a8a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d008      	beq.n	8006aa2 <xQueueGenericSend+0x36>
 8006a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	e7fe      	b.n	8006aa0 <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006aa2:	f001 fcbb 	bl	800841c <xTaskGetSchedulerState>
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	f000 810a 	beq.w	8006cc0 <xQueueGenericSend+0x254>
		taskENTER_CRITICAL();
 8006aac:	f001 fff2 	bl	8008a94 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ab0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006ab2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d37a      	bcc.n	8006bae <xQueueGenericSend+0x142>
 8006ab8:	2f02      	cmp	r7, #2
 8006aba:	d078      	beq.n	8006bae <xQueueGenericSend+0x142>
 8006abc:	2300      	movs	r3, #0
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006abe:	f104 0624 	add.w	r6, r4, #36	@ 0x24
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ac2:	9a01      	ldr	r2, [sp, #4]
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	f000 8108 	beq.w	8006cda <xQueueGenericSend+0x26e>
				else if( xEntryTimeSet == pdFALSE )
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	f000 80eb 	beq.w	8006ca6 <xQueueGenericSend+0x23a>
		taskEXIT_CRITICAL();
 8006ad0:	f002 f802 	bl	8008ad8 <vPortExitCritical>
		vTaskSuspendAll();
 8006ad4:	f001 fafc 	bl	80080d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ad8:	f001 ffdc 	bl	8008a94 <vPortEnterCritical>
 8006adc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006ae0:	2bff      	cmp	r3, #255	@ 0xff
 8006ae2:	bf04      	itt	eq
 8006ae4:	2300      	moveq	r3, #0
 8006ae6:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8006aea:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006aee:	2bff      	cmp	r3, #255	@ 0xff
 8006af0:	bf04      	itt	eq
 8006af2:	2300      	moveq	r3, #0
 8006af4:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8006af8:	f001 ffee 	bl	8008ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006afc:	a901      	add	r1, sp, #4
 8006afe:	a802      	add	r0, sp, #8
 8006b00:	f001 fc3e 	bl	8008380 <xTaskCheckForTimeOut>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	f040 80ec 	bne.w	8006ce2 <xQueueGenericSend+0x276>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b0a:	f001 ffc3 	bl	8008a94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006b0e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006b10:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d072      	beq.n	8006bfc <xQueueGenericSend+0x190>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8006b16:	f001 ffdf 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006b1a:	f001 ffbb 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006b1e:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8006b22:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	dc04      	bgt.n	8006b32 <xQueueGenericSend+0xc6>
 8006b28:	e011      	b.n	8006b4e <xQueueGenericSend+0xe2>
			--cTxLock;
 8006b2a:	1e6a      	subs	r2, r5, #1
 8006b2c:	b2d3      	uxtb	r3, r2
 8006b2e:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b30:	b16b      	cbz	r3, 8006b4e <xQueueGenericSend+0xe2>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b32:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b34:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b36:	b153      	cbz	r3, 8006b4e <xQueueGenericSend+0xe2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b38:	f001 fbd2 	bl	80082e0 <xTaskRemoveFromEventList>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d0f4      	beq.n	8006b2a <xQueueGenericSend+0xbe>
						vTaskMissedYield();
 8006b40:	f001 fc60 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 8006b44:	1e6a      	subs	r2, r5, #1
 8006b46:	b2d3      	uxtb	r3, r2
 8006b48:	b255      	sxtb	r5, r2
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1f1      	bne.n	8006b32 <xQueueGenericSend+0xc6>
		pxQueue->cTxLock = queueUNLOCKED;
 8006b4e:	23ff      	movs	r3, #255	@ 0xff
 8006b50:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006b54:	f001 ffc0 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006b58:	f001 ff9c 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006b5c:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8006b60:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b62:	2d00      	cmp	r5, #0
 8006b64:	dd14      	ble.n	8006b90 <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b66:	f104 0910 	add.w	r9, r4, #16
 8006b6a:	e003      	b.n	8006b74 <xQueueGenericSend+0x108>
				--cRxLock;
 8006b6c:	1e6a      	subs	r2, r5, #1
 8006b6e:	b2d3      	uxtb	r3, r2
 8006b70:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b72:	b16b      	cbz	r3, 8006b90 <xQueueGenericSend+0x124>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b74:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b76:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b78:	b153      	cbz	r3, 8006b90 <xQueueGenericSend+0x124>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b7a:	f001 fbb1 	bl	80082e0 <xTaskRemoveFromEventList>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d0f4      	beq.n	8006b6c <xQueueGenericSend+0x100>
					vTaskMissedYield();
 8006b82:	f001 fc3f 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 8006b86:	1e6a      	subs	r2, r5, #1
 8006b88:	b2d3      	uxtb	r3, r2
 8006b8a:	b255      	sxtb	r5, r2
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1f1      	bne.n	8006b74 <xQueueGenericSend+0x108>
		pxQueue->cRxLock = queueUNLOCKED;
 8006b90:	23ff      	movs	r3, #255	@ 0xff
 8006b92:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006b96:	f001 ff9f 	bl	8008ad8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8006b9a:	f001 faa1 	bl	80080e0 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8006b9e:	f001 ff79 	bl	8008a94 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ba2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006ba4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006ba6:	4291      	cmp	r1, r2
 8006ba8:	f04f 0301 	mov.w	r3, #1
 8006bac:	d289      	bcs.n	8006ac2 <xQueueGenericSend+0x56>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006bae:	463a      	mov	r2, r7
 8006bb0:	4641      	mov	r1, r8
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f7ff fdc6 	bl	8006744 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bb8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f040 80ce 	bne.w	8006d5c <xQueueGenericSend+0x2f0>
					else if( xYieldRequired != pdFALSE )
 8006bc0:	b148      	cbz	r0, 8006bd6 <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8006bc2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bca:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8006bd6:	f001 ff7f 	bl	8008ad8 <vPortExitCritical>
				return pdPASS;
 8006bda:	2001      	movs	r0, #1
}
 8006bdc:	b005      	add	sp, #20
 8006bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006be2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f43f af4e 	beq.w	8006a86 <xQueueGenericSend+0x1a>
 8006bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	e7fe      	b.n	8006bfa <xQueueGenericSend+0x18e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006bfc:	f104 0910 	add.w	r9, r4, #16
	taskEXIT_CRITICAL();
 8006c00:	f001 ff6a 	bl	8008ad8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c04:	9901      	ldr	r1, [sp, #4]
 8006c06:	4648      	mov	r0, r9
 8006c08:	f001 fadc 	bl	80081c4 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8006c0c:	f001 ff42 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006c10:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006c14:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c16:	2d00      	cmp	r5, #0
 8006c18:	dc04      	bgt.n	8006c24 <xQueueGenericSend+0x1b8>
 8006c1a:	e011      	b.n	8006c40 <xQueueGenericSend+0x1d4>
			--cTxLock;
 8006c1c:	1e6b      	subs	r3, r5, #1
 8006c1e:	b2da      	uxtb	r2, r3
 8006c20:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c22:	b16a      	cbz	r2, 8006c40 <xQueueGenericSend+0x1d4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c24:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c26:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c28:	b153      	cbz	r3, 8006c40 <xQueueGenericSend+0x1d4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c2a:	f001 fb59 	bl	80082e0 <xTaskRemoveFromEventList>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	d0f4      	beq.n	8006c1c <xQueueGenericSend+0x1b0>
						vTaskMissedYield();
 8006c32:	f001 fbe7 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 8006c36:	1e6b      	subs	r3, r5, #1
 8006c38:	b2da      	uxtb	r2, r3
 8006c3a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c3c:	2a00      	cmp	r2, #0
 8006c3e:	d1f1      	bne.n	8006c24 <xQueueGenericSend+0x1b8>
		pxQueue->cTxLock = queueUNLOCKED;
 8006c40:	23ff      	movs	r3, #255	@ 0xff
 8006c42:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006c46:	f001 ff47 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006c4a:	f001 ff23 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006c4e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006c52:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c54:	2d00      	cmp	r5, #0
 8006c56:	dc04      	bgt.n	8006c62 <xQueueGenericSend+0x1f6>
 8006c58:	e011      	b.n	8006c7e <xQueueGenericSend+0x212>
				--cRxLock;
 8006c5a:	1e6b      	subs	r3, r5, #1
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c60:	b16a      	cbz	r2, 8006c7e <xQueueGenericSend+0x212>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c62:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c64:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c66:	b153      	cbz	r3, 8006c7e <xQueueGenericSend+0x212>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c68:	f001 fb3a 	bl	80082e0 <xTaskRemoveFromEventList>
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d0f4      	beq.n	8006c5a <xQueueGenericSend+0x1ee>
					vTaskMissedYield();
 8006c70:	f001 fbc8 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 8006c74:	1e6b      	subs	r3, r5, #1
 8006c76:	b2da      	uxtb	r2, r3
 8006c78:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c7a:	2a00      	cmp	r2, #0
 8006c7c:	d1f1      	bne.n	8006c62 <xQueueGenericSend+0x1f6>
		pxQueue->cRxLock = queueUNLOCKED;
 8006c7e:	23ff      	movs	r3, #255	@ 0xff
 8006c80:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006c84:	f001 ff28 	bl	8008ad8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8006c88:	f001 fa2a 	bl	80080e0 <xTaskResumeAll>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	d186      	bne.n	8006b9e <xQueueGenericSend+0x132>
					portYIELD_WITHIN_API();
 8006c90:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006c94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c98:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	f3bf 8f6f 	isb	sy
 8006ca4:	e77b      	b.n	8006b9e <xQueueGenericSend+0x132>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ca6:	a802      	add	r0, sp, #8
 8006ca8:	f001 fb5e 	bl	8008368 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006cac:	e710      	b.n	8006ad0 <xQueueGenericSend+0x64>
 8006cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8006cbe:	e7fe      	b.n	8006cbe <xQueueGenericSend+0x252>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f43f aef2 	beq.w	8006aac <xQueueGenericSend+0x40>
 8006cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	e7fe      	b.n	8006cd8 <xQueueGenericSend+0x26c>
					taskEXIT_CRITICAL();
 8006cda:	f001 fefd 	bl	8008ad8 <vPortExitCritical>
					return errQUEUE_FULL;
 8006cde:	2000      	movs	r0, #0
 8006ce0:	e77c      	b.n	8006bdc <xQueueGenericSend+0x170>
	taskENTER_CRITICAL();
 8006ce2:	f001 fed7 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006ce6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006cea:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006cec:	2d00      	cmp	r5, #0
 8006cee:	dd10      	ble.n	8006d12 <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006cf0:	f104 0624 	add.w	r6, r4, #36	@ 0x24
 8006cf4:	e003      	b.n	8006cfe <xQueueGenericSend+0x292>
			--cTxLock;
 8006cf6:	1e6b      	subs	r3, r5, #1
 8006cf8:	b2da      	uxtb	r2, r3
 8006cfa:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006cfc:	b14a      	cbz	r2, 8006d12 <xQueueGenericSend+0x2a6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006cfe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d00:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d02:	b133      	cbz	r3, 8006d12 <xQueueGenericSend+0x2a6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d04:	f001 faec 	bl	80082e0 <xTaskRemoveFromEventList>
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	d0f4      	beq.n	8006cf6 <xQueueGenericSend+0x28a>
						vTaskMissedYield();
 8006d0c:	f001 fb7a 	bl	8008404 <vTaskMissedYield>
 8006d10:	e7f1      	b.n	8006cf6 <xQueueGenericSend+0x28a>
		pxQueue->cTxLock = queueUNLOCKED;
 8006d12:	23ff      	movs	r3, #255	@ 0xff
 8006d14:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8006d18:	f001 fede 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006d1c:	f001 feba 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8006d20:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006d24:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d26:	2d00      	cmp	r5, #0
 8006d28:	dd10      	ble.n	8006d4c <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d2a:	f104 0610 	add.w	r6, r4, #16
 8006d2e:	e003      	b.n	8006d38 <xQueueGenericSend+0x2cc>
				--cRxLock;
 8006d30:	1e6b      	subs	r3, r5, #1
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006d36:	b14a      	cbz	r2, 8006d4c <xQueueGenericSend+0x2e0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d38:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d3a:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d3c:	b133      	cbz	r3, 8006d4c <xQueueGenericSend+0x2e0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d3e:	f001 facf 	bl	80082e0 <xTaskRemoveFromEventList>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	d0f4      	beq.n	8006d30 <xQueueGenericSend+0x2c4>
					vTaskMissedYield();
 8006d46:	f001 fb5d 	bl	8008404 <vTaskMissedYield>
 8006d4a:	e7f1      	b.n	8006d30 <xQueueGenericSend+0x2c4>
		pxQueue->cRxLock = queueUNLOCKED;
 8006d4c:	23ff      	movs	r3, #255	@ 0xff
 8006d4e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8006d52:	f001 fec1 	bl	8008ad8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8006d56:	f001 f9c3 	bl	80080e0 <xTaskResumeAll>
			return errQUEUE_FULL;
 8006d5a:	e7c0      	b.n	8006cde <xQueueGenericSend+0x272>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d5c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006d60:	f001 fabe 	bl	80082e0 <xTaskRemoveFromEventList>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	f43f af36 	beq.w	8006bd6 <xQueueGenericSend+0x16a>
 8006d6a:	e72a      	b.n	8006bc2 <xQueueGenericSend+0x156>

08006d6c <xQueueCreateMutexStatic>:
		configASSERT( pxStaticQueue != NULL );
 8006d6c:	2900      	cmp	r1, #0
 8006d6e:	d044      	beq.n	8006dfa <xQueueCreateMutexStatic+0x8e>
	{
 8006d70:	b570      	push	{r4, r5, r6, lr}
 8006d72:	b082      	sub	sp, #8
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d74:	2350      	movs	r3, #80	@ 0x50
 8006d76:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d78:	9b01      	ldr	r3, [sp, #4]
 8006d7a:	2b50      	cmp	r3, #80	@ 0x50
 8006d7c:	d008      	beq.n	8006d90 <xQueueCreateMutexStatic+0x24>
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	e7fe      	b.n	8006d8e <xQueueCreateMutexStatic+0x22>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d90:	460c      	mov	r4, r1
	pxNewQueue->uxLength = uxQueueLength;
 8006d92:	2600      	movs	r6, #0
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d94:	2301      	movs	r3, #1
	pxNewQueue->uxLength = uxQueueLength;
 8006d96:	e9c1 360f 	strd	r3, r6, [r1, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d9a:	f881 3046 	strb.w	r3, [r1, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006d9e:	6009      	str	r1, [r1, #0]
 8006da0:	4605      	mov	r5, r0
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006da2:	9b01      	ldr	r3, [sp, #4]
	taskENTER_CRITICAL();
 8006da4:	f001 fe76 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006da8:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8006daa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006dac:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006dae:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006db0:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006db4:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006db6:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006db8:	440a      	add	r2, r1
 8006dba:	e9c4 3202 	strd	r3, r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8006dbe:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006dc0:	63a6      	str	r6, [r4, #56]	@ 0x38
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dc2:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cRxLock = queueUNLOCKED;
 8006dc6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006dca:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dce:	f7ff fc6f 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006dd2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006dd6:	f7ff fc6b 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 8006dda:	f001 fe7d 	bl	8008ad8 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 8006dde:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006de2:	60a6      	str	r6, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006de4:	6026      	str	r6, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006de6:	60e6      	str	r6, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006de8:	4633      	mov	r3, r6
 8006dea:	4632      	mov	r2, r6
 8006dec:	4631      	mov	r1, r6
 8006dee:	4620      	mov	r0, r4
 8006df0:	f7ff fe3c 	bl	8006a6c <xQueueGenericSend>
	}
 8006df4:	4620      	mov	r0, r4
 8006df6:	b002      	add	sp, #8
 8006df8:	bd70      	pop	{r4, r5, r6, pc}
 8006dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfe:	f383 8811 	msr	BASEPRI, r3
 8006e02:	f3bf 8f6f 	isb	sy
 8006e06:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8006e0a:	e7fe      	b.n	8006e0a <xQueueCreateMutexStatic+0x9e>

08006e0c <xQueueGiveMutexRecursive>:
	{
 8006e0c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8006e0e:	b138      	cbz	r0, 8006e20 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006e10:	6885      	ldr	r5, [r0, #8]
 8006e12:	4604      	mov	r4, r0
 8006e14:	f001 fafc 	bl	8008410 <xTaskGetCurrentTaskHandle>
 8006e18:	4285      	cmp	r5, r0
 8006e1a:	d00a      	beq.n	8006e32 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8006e1c:	2000      	movs	r0, #0
	}
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e24:	f383 8811 	msr	BASEPRI, r3
 8006e28:	f3bf 8f6f 	isb	sy
 8006e2c:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 8006e30:	e7fe      	b.n	8006e30 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006e32:	68e3      	ldr	r3, [r4, #12]
 8006e34:	3b01      	subs	r3, #1
 8006e36:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006e38:	b10b      	cbz	r3, 8006e3e <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 8006e3a:	2001      	movs	r0, #1
	}
 8006e3c:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006e3e:	461a      	mov	r2, r3
 8006e40:	4619      	mov	r1, r3
 8006e42:	4620      	mov	r0, r4
 8006e44:	f7ff fe12 	bl	8006a6c <xQueueGenericSend>
 8006e48:	e7f7      	b.n	8006e3a <xQueueGiveMutexRecursive+0x2e>
 8006e4a:	bf00      	nop

08006e4c <xQueueCreateMutex>:
	{
 8006e4c:	b570      	push	{r4, r5, r6, lr}
 8006e4e:	4606      	mov	r6, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006e50:	2050      	movs	r0, #80	@ 0x50
 8006e52:	f001 ff7f 	bl	8008d54 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8006e56:	4604      	mov	r4, r0
 8006e58:	b370      	cbz	r0, 8006eb8 <xQueueCreateMutex+0x6c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e5a:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8006e5c:	2301      	movs	r3, #1
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e5e:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e62:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8006e64:	e9c0 350f 	strd	r3, r5, [r0, #60]	@ 0x3c
	taskENTER_CRITICAL();
 8006e68:	f001 fe14 	bl	8008a94 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e6c:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	@ 0x3c
 8006e70:	6821      	ldr	r1, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e72:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e74:	fb03 f202 	mul.w	r2, r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	440b      	add	r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e7c:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e7e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e80:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e82:	60a2      	str	r2, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e84:	63a5      	str	r5, [r4, #56]	@ 0x38
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e86:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cRxLock = queueUNLOCKED;
 8006e8a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e8e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e92:	f7ff fc0d 	bl	80066b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e96:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006e9a:	f7ff fc09 	bl	80066b0 <vListInitialise>
	taskEXIT_CRITICAL();
 8006e9e:	f001 fe1b 	bl	8008ad8 <vPortExitCritical>
		pxNewQueue->ucQueueType = ucQueueType;
 8006ea2:	f884 604c 	strb.w	r6, [r4, #76]	@ 0x4c
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ea6:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006ea8:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006eaa:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006eac:	462b      	mov	r3, r5
 8006eae:	462a      	mov	r2, r5
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	f7ff fdda 	bl	8006a6c <xQueueGenericSend>
	}
 8006eb8:	4620      	mov	r0, r4
 8006eba:	bd70      	pop	{r4, r5, r6, pc}

08006ebc <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8006ebc:	b360      	cbz	r0, 8006f18 <xQueueGiveFromISR+0x5c>
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ebe:	6c03      	ldr	r3, [r0, #64]	@ 0x40
{
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ec4:	b143      	cbz	r3, 8006ed8 <xQueueGiveFromISR+0x1c>
 8006ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eca:	f383 8811 	msr	BASEPRI, r3
 8006ece:	f3bf 8f6f 	isb	sy
 8006ed2:	f3bf 8f4f 	dsb	sy
 8006ed6:	e7fe      	b.n	8006ed6 <xQueueGiveFromISR+0x1a>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006ed8:	6803      	ldr	r3, [r0, #0]
 8006eda:	460d      	mov	r5, r1
 8006edc:	b32b      	cbz	r3, 8006f2a <xQueueGiveFromISR+0x6e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006ede:	f001 ff0b 	bl	8008cf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006ee2:	f3ef 8611 	mrs	r6, BASEPRI
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ef6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006ef8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d921      	bls.n	8006f42 <xQueueGiveFromISR+0x86>
			const int8_t cTxLock = pxQueue->cTxLock;
 8006efe:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f02:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8006f04:	2aff      	cmp	r2, #255	@ 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f06:	63a3      	str	r3, [r4, #56]	@ 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f08:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8006f0a:	d01e      	beq.n	8006f4a <xQueueGiveFromISR+0x8e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	b25b      	sxtb	r3, r3
 8006f10:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
			xReturn = pdPASS;
 8006f14:	2001      	movs	r0, #1
 8006f16:	e015      	b.n	8006f44 <xQueueGiveFromISR+0x88>
	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8006f28:	e7fe      	b.n	8006f28 <xQueueGiveFromISR+0x6c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006f2a:	6883      	ldr	r3, [r0, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d0d6      	beq.n	8006ede <xQueueGiveFromISR+0x22>
 8006f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	e7fe      	b.n	8006f40 <xQueueGiveFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8006f42:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f44:	f386 8811 	msr	BASEPRI, r6
}
 8006f48:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f4a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0e1      	beq.n	8006f14 <xQueueGiveFromISR+0x58>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f50:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8006f54:	f001 f9c4 	bl	80082e0 <xTaskRemoveFromEventList>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d0db      	beq.n	8006f14 <xQueueGiveFromISR+0x58>
							if( pxHigherPriorityTaskWoken != NULL )
 8006f5c:	2d00      	cmp	r5, #0
 8006f5e:	d0d9      	beq.n	8006f14 <xQueueGiveFromISR+0x58>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f60:	2301      	movs	r3, #1
 8006f62:	602b      	str	r3, [r5, #0]
 8006f64:	e7d6      	b.n	8006f14 <xQueueGiveFromISR+0x58>
 8006f66:	bf00      	nop

08006f68 <xQueueReceive>:
{
 8006f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f6c:	b085      	sub	sp, #20
 8006f6e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8006f70:	2800      	cmp	r0, #0
 8006f72:	f000 8147 	beq.w	8007204 <xQueueReceive+0x29c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f76:	460f      	mov	r7, r1
 8006f78:	4604      	mov	r4, r0
 8006f7a:	2900      	cmp	r1, #0
 8006f7c:	d07b      	beq.n	8007076 <xQueueReceive+0x10e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f7e:	f001 fa4d 	bl	800841c <xTaskGetSchedulerState>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	f000 8083 	beq.w	800708e <xQueueReceive+0x126>
		taskENTER_CRITICAL();
 8006f88:	f001 fd84 	bl	8008a94 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f8c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f8e:	2d00      	cmp	r5, #0
 8006f90:	f040 8141 	bne.w	8007216 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f94:	9b01      	ldr	r3, [sp, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f000 80d7 	beq.w	800714a <xQueueReceive+0x1e2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f9c:	a802      	add	r0, sp, #8
 8006f9e:	f001 f9e3 	bl	8008368 <vTaskInternalSetTimeOutState>
		prvLockQueue( pxQueue );
 8006fa2:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fa4:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 8006fa8:	f001 fd96 	bl	8008ad8 <vPortExitCritical>
		vTaskSuspendAll();
 8006fac:	f001 f890 	bl	80080d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006fb0:	f001 fd70 	bl	8008a94 <vPortEnterCritical>
 8006fb4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006fb8:	2bff      	cmp	r3, #255	@ 0xff
 8006fba:	bf08      	it	eq
 8006fbc:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 8006fc0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006fc4:	2bff      	cmp	r3, #255	@ 0xff
 8006fc6:	bf08      	it	eq
 8006fc8:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8006fcc:	f001 fd84 	bl	8008ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fd0:	a901      	add	r1, sp, #4
 8006fd2:	a802      	add	r0, sp, #8
 8006fd4:	f001 f9d4 	bl	8008380 <xTaskCheckForTimeOut>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d165      	bne.n	80070a8 <xQueueReceive+0x140>
	taskENTER_CRITICAL();
 8006fdc:	f001 fd5a 	bl	8008a94 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006fe0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80b7 	beq.w	8007156 <xQueueReceive+0x1ee>
	taskEXIT_CRITICAL();
 8006fe8:	f001 fd76 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8006fec:	f001 fd52 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8006ff0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006ff4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ff6:	2d00      	cmp	r5, #0
 8006ff8:	dd14      	ble.n	8007024 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ffa:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8006ffe:	e003      	b.n	8007008 <xQueueReceive+0xa0>
			--cTxLock;
 8007000:	1e6b      	subs	r3, r5, #1
 8007002:	b2da      	uxtb	r2, r3
 8007004:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007006:	b16a      	cbz	r2, 8007024 <xQueueReceive+0xbc>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007008:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800700a:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800700c:	b153      	cbz	r3, 8007024 <xQueueReceive+0xbc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800700e:	f001 f967 	bl	80082e0 <xTaskRemoveFromEventList>
 8007012:	2800      	cmp	r0, #0
 8007014:	d0f4      	beq.n	8007000 <xQueueReceive+0x98>
						vTaskMissedYield();
 8007016:	f001 f9f5 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 800701a:	1e6b      	subs	r3, r5, #1
 800701c:	b2da      	uxtb	r2, r3
 800701e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007020:	2a00      	cmp	r2, #0
 8007022:	d1f1      	bne.n	8007008 <xQueueReceive+0xa0>
		pxQueue->cTxLock = queueUNLOCKED;
 8007024:	23ff      	movs	r3, #255	@ 0xff
 8007026:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800702a:	f001 fd55 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800702e:	f001 fd31 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007032:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007036:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007038:	2d00      	cmp	r5, #0
 800703a:	dd14      	ble.n	8007066 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800703c:	f104 0910 	add.w	r9, r4, #16
 8007040:	e003      	b.n	800704a <xQueueReceive+0xe2>
				--cRxLock;
 8007042:	1e6b      	subs	r3, r5, #1
 8007044:	b2da      	uxtb	r2, r3
 8007046:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007048:	b16a      	cbz	r2, 8007066 <xQueueReceive+0xfe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800704a:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800704c:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800704e:	b153      	cbz	r3, 8007066 <xQueueReceive+0xfe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007050:	f001 f946 	bl	80082e0 <xTaskRemoveFromEventList>
 8007054:	2800      	cmp	r0, #0
 8007056:	d0f4      	beq.n	8007042 <xQueueReceive+0xda>
					vTaskMissedYield();
 8007058:	f001 f9d4 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 800705c:	1e6b      	subs	r3, r5, #1
 800705e:	b2da      	uxtb	r2, r3
 8007060:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007062:	2a00      	cmp	r2, #0
 8007064:	d1f1      	bne.n	800704a <xQueueReceive+0xe2>
		pxQueue->cRxLock = queueUNLOCKED;
 8007066:	23ff      	movs	r3, #255	@ 0xff
 8007068:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800706c:	f001 fd34 	bl	8008ad8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8007070:	f001 f836 	bl	80080e0 <xTaskResumeAll>
 8007074:	e060      	b.n	8007138 <xQueueReceive+0x1d0>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007076:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007078:	2b00      	cmp	r3, #0
 800707a:	d080      	beq.n	8006f7e <xQueueReceive+0x16>
	__asm volatile
 800707c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007080:	f383 8811 	msr	BASEPRI, r3
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	f3bf 8f4f 	dsb	sy
 800708c:	e7fe      	b.n	800708c <xQueueReceive+0x124>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800708e:	9b01      	ldr	r3, [sp, #4]
 8007090:	2b00      	cmp	r3, #0
 8007092:	f43f af79 	beq.w	8006f88 <xQueueReceive+0x20>
 8007096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709a:	f383 8811 	msr	BASEPRI, r3
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f3bf 8f4f 	dsb	sy
 80070a6:	e7fe      	b.n	80070a6 <xQueueReceive+0x13e>
	taskENTER_CRITICAL();
 80070a8:	f001 fcf4 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80070ac:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80070b0:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070b2:	2d00      	cmp	r5, #0
 80070b4:	dc04      	bgt.n	80070c0 <xQueueReceive+0x158>
 80070b6:	e011      	b.n	80070dc <xQueueReceive+0x174>
			--cTxLock;
 80070b8:	1e6b      	subs	r3, r5, #1
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070be:	b16a      	cbz	r2, 80070dc <xQueueReceive+0x174>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070c2:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070c4:	b153      	cbz	r3, 80070dc <xQueueReceive+0x174>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070c6:	f001 f90b 	bl	80082e0 <xTaskRemoveFromEventList>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d0f4      	beq.n	80070b8 <xQueueReceive+0x150>
						vTaskMissedYield();
 80070ce:	f001 f999 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 80070d2:	1e6b      	subs	r3, r5, #1
 80070d4:	b2da      	uxtb	r2, r3
 80070d6:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070d8:	2a00      	cmp	r2, #0
 80070da:	d1f1      	bne.n	80070c0 <xQueueReceive+0x158>
		pxQueue->cTxLock = queueUNLOCKED;
 80070dc:	23ff      	movs	r3, #255	@ 0xff
 80070de:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80070e2:	f001 fcf9 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80070e6:	f001 fcd5 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80070ea:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80070ee:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070f0:	2d00      	cmp	r5, #0
 80070f2:	dd14      	ble.n	800711e <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070f4:	f104 0910 	add.w	r9, r4, #16
 80070f8:	e003      	b.n	8007102 <xQueueReceive+0x19a>
				--cRxLock;
 80070fa:	1e6b      	subs	r3, r5, #1
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007100:	b16a      	cbz	r2, 800711e <xQueueReceive+0x1b6>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007102:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007104:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007106:	b153      	cbz	r3, 800711e <xQueueReceive+0x1b6>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007108:	f001 f8ea 	bl	80082e0 <xTaskRemoveFromEventList>
 800710c:	2800      	cmp	r0, #0
 800710e:	d0f4      	beq.n	80070fa <xQueueReceive+0x192>
					vTaskMissedYield();
 8007110:	f001 f978 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 8007114:	1e6b      	subs	r3, r5, #1
 8007116:	b2da      	uxtb	r2, r3
 8007118:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800711a:	2a00      	cmp	r2, #0
 800711c:	d1f1      	bne.n	8007102 <xQueueReceive+0x19a>
		pxQueue->cRxLock = queueUNLOCKED;
 800711e:	23ff      	movs	r3, #255	@ 0xff
 8007120:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007124:	f001 fcd8 	bl	8008ad8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8007128:	f000 ffda 	bl	80080e0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 800712c:	f001 fcb2 	bl	8008a94 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007130:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007132:	b153      	cbz	r3, 800714a <xQueueReceive+0x1e2>
	taskEXIT_CRITICAL();
 8007134:	f001 fcd0 	bl	8008ad8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8007138:	f001 fcac 	bl	8008a94 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800713c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800713e:	2d00      	cmp	r5, #0
 8007140:	d169      	bne.n	8007216 <xQueueReceive+0x2ae>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007142:	9b01      	ldr	r3, [sp, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	f47f af2f 	bne.w	8006fa8 <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 800714a:	f001 fcc5 	bl	8008ad8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800714e:	2000      	movs	r0, #0
}
 8007150:	b005      	add	sp, #20
 8007152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007156:	f104 0924 	add.w	r9, r4, #36	@ 0x24
	taskEXIT_CRITICAL();
 800715a:	f001 fcbd 	bl	8008ad8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800715e:	9901      	ldr	r1, [sp, #4]
 8007160:	4648      	mov	r0, r9
 8007162:	f001 f82f 	bl	80081c4 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007166:	f001 fc95 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800716a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800716e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007170:	2d00      	cmp	r5, #0
 8007172:	dc04      	bgt.n	800717e <xQueueReceive+0x216>
 8007174:	e011      	b.n	800719a <xQueueReceive+0x232>
			--cTxLock;
 8007176:	1e6b      	subs	r3, r5, #1
 8007178:	b2da      	uxtb	r2, r3
 800717a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800717c:	b16a      	cbz	r2, 800719a <xQueueReceive+0x232>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800717e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007180:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007182:	b153      	cbz	r3, 800719a <xQueueReceive+0x232>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007184:	f001 f8ac 	bl	80082e0 <xTaskRemoveFromEventList>
 8007188:	2800      	cmp	r0, #0
 800718a:	d0f4      	beq.n	8007176 <xQueueReceive+0x20e>
						vTaskMissedYield();
 800718c:	f001 f93a 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 8007190:	1e6b      	subs	r3, r5, #1
 8007192:	b2da      	uxtb	r2, r3
 8007194:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007196:	2a00      	cmp	r2, #0
 8007198:	d1f1      	bne.n	800717e <xQueueReceive+0x216>
		pxQueue->cTxLock = queueUNLOCKED;
 800719a:	23ff      	movs	r3, #255	@ 0xff
 800719c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80071a0:	f001 fc9a 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80071a4:	f001 fc76 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80071a8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80071ac:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071ae:	2d00      	cmp	r5, #0
 80071b0:	dd14      	ble.n	80071dc <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071b2:	f104 0910 	add.w	r9, r4, #16
 80071b6:	e003      	b.n	80071c0 <xQueueReceive+0x258>
				--cRxLock;
 80071b8:	1e6b      	subs	r3, r5, #1
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071be:	b16a      	cbz	r2, 80071dc <xQueueReceive+0x274>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071c0:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071c2:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071c4:	b153      	cbz	r3, 80071dc <xQueueReceive+0x274>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071c6:	f001 f88b 	bl	80082e0 <xTaskRemoveFromEventList>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d0f4      	beq.n	80071b8 <xQueueReceive+0x250>
					vTaskMissedYield();
 80071ce:	f001 f919 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 80071d2:	1e6b      	subs	r3, r5, #1
 80071d4:	b2da      	uxtb	r2, r3
 80071d6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071d8:	2a00      	cmp	r2, #0
 80071da:	d1f1      	bne.n	80071c0 <xQueueReceive+0x258>
		pxQueue->cRxLock = queueUNLOCKED;
 80071dc:	23ff      	movs	r3, #255	@ 0xff
 80071de:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80071e2:	f001 fc79 	bl	8008ad8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80071e6:	f000 ff7b 	bl	80080e0 <xTaskResumeAll>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	d1a4      	bne.n	8007138 <xQueueReceive+0x1d0>
					portYIELD_WITHIN_API();
 80071ee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80071f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071f6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80071fa:	f3bf 8f4f 	dsb	sy
 80071fe:	f3bf 8f6f 	isb	sy
 8007202:	e799      	b.n	8007138 <xQueueReceive+0x1d0>
 8007204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007208:	f383 8811 	msr	BASEPRI, r3
 800720c:	f3bf 8f6f 	isb	sy
 8007210:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8007214:	e7fe      	b.n	8007214 <xQueueReceive+0x2ac>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007216:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007218:	b152      	cbz	r2, 8007230 <xQueueReceive+0x2c8>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800721a:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800721c:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800721e:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007220:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007222:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007224:	bf24      	itt	cs
 8007226:	6821      	ldrcs	r1, [r4, #0]
 8007228:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800722a:	4638      	mov	r0, r7
 800722c:	f003 fffc 	bl	800b228 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007230:	3d01      	subs	r5, #1
 8007232:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007234:	6923      	ldr	r3, [r4, #16]
 8007236:	b91b      	cbnz	r3, 8007240 <xQueueReceive+0x2d8>
				taskEXIT_CRITICAL();
 8007238:	f001 fc4e 	bl	8008ad8 <vPortExitCritical>
				return pdPASS;
 800723c:	2001      	movs	r0, #1
 800723e:	e787      	b.n	8007150 <xQueueReceive+0x1e8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007240:	f104 0010 	add.w	r0, r4, #16
 8007244:	f001 f84c 	bl	80082e0 <xTaskRemoveFromEventList>
 8007248:	2800      	cmp	r0, #0
 800724a:	d0f5      	beq.n	8007238 <xQueueReceive+0x2d0>
						queueYIELD_IF_USING_PREEMPTION();
 800724c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007250:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007254:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	e7ea      	b.n	8007238 <xQueueReceive+0x2d0>
 8007262:	bf00      	nop

08007264 <xQueueSemaphoreTake>:
{
 8007264:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007268:	b085      	sub	sp, #20
 800726a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800726c:	2800      	cmp	r0, #0
 800726e:	d05f      	beq.n	8007330 <xQueueSemaphoreTake+0xcc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8007270:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007272:	4604      	mov	r4, r0
 8007274:	b143      	cbz	r3, 8007288 <xQueueSemaphoreTake+0x24>
 8007276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	e7fe      	b.n	8007286 <xQueueSemaphoreTake+0x22>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007288:	f001 f8c8 	bl	800841c <xTaskGetSchedulerState>
 800728c:	2800      	cmp	r0, #0
 800728e:	d058      	beq.n	8007342 <xQueueSemaphoreTake+0xde>
		taskENTER_CRITICAL();
 8007290:	f001 fc00 	bl	8008a94 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007294:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007296:	2d00      	cmp	r5, #0
 8007298:	f040 8155 	bne.w	8007546 <xQueueSemaphoreTake+0x2e2>
				if( xTicksToWait == ( TickType_t ) 0 )
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f000 8145 	beq.w	800752e <xQueueSemaphoreTake+0x2ca>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072a4:	a802      	add	r0, sp, #8
 80072a6:	f001 f85f 	bl	8008368 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072aa:	462f      	mov	r7, r5
		prvLockQueue( pxQueue );
 80072ac:	46a8      	mov	r8, r5
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072ae:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		taskEXIT_CRITICAL();
 80072b2:	f001 fc11 	bl	8008ad8 <vPortExitCritical>
		vTaskSuspendAll();
 80072b6:	f000 ff0b 	bl	80080d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072ba:	f001 fbeb 	bl	8008a94 <vPortEnterCritical>
 80072be:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80072c2:	2bff      	cmp	r3, #255	@ 0xff
 80072c4:	bf08      	it	eq
 80072c6:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 80072ca:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80072ce:	2bff      	cmp	r3, #255	@ 0xff
 80072d0:	bf08      	it	eq
 80072d2:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 80072d6:	f001 fbff 	bl	8008ad8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072da:	a901      	add	r1, sp, #4
 80072dc:	a802      	add	r0, sp, #8
 80072de:	f001 f84f 	bl	8008380 <xTaskCheckForTimeOut>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	d139      	bne.n	800735a <xQueueSemaphoreTake+0xf6>
	taskENTER_CRITICAL();
 80072e6:	f001 fbd5 	bl	8008a94 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80072ea:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 80c0 	beq.w	8007472 <xQueueSemaphoreTake+0x20e>
	taskEXIT_CRITICAL();
 80072f2:	f001 fbf1 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80072f6:	f001 fbcd 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80072fa:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80072fe:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007300:	2d00      	cmp	r5, #0
 8007302:	f340 8091 	ble.w	8007428 <xQueueSemaphoreTake+0x1c4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007306:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 800730a:	e005      	b.n	8007318 <xQueueSemaphoreTake+0xb4>
			--cTxLock;
 800730c:	1e6b      	subs	r3, r5, #1
 800730e:	b2da      	uxtb	r2, r3
 8007310:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007312:	2a00      	cmp	r2, #0
 8007314:	f000 8088 	beq.w	8007428 <xQueueSemaphoreTake+0x1c4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007318:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800731a:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800731c:	2b00      	cmp	r3, #0
 800731e:	f000 8083 	beq.w	8007428 <xQueueSemaphoreTake+0x1c4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007322:	f000 ffdd 	bl	80082e0 <xTaskRemoveFromEventList>
 8007326:	2800      	cmp	r0, #0
 8007328:	d0f0      	beq.n	800730c <xQueueSemaphoreTake+0xa8>
						vTaskMissedYield();
 800732a:	f001 f86b 	bl	8008404 <vTaskMissedYield>
 800732e:	e7ed      	b.n	800730c <xQueueSemaphoreTake+0xa8>
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8007340:	e7fe      	b.n	8007340 <xQueueSemaphoreTake+0xdc>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007342:	9b01      	ldr	r3, [sp, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d0a3      	beq.n	8007290 <xQueueSemaphoreTake+0x2c>
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	e7fe      	b.n	8007358 <xQueueSemaphoreTake+0xf4>
	taskENTER_CRITICAL();
 800735a:	f001 fb9b 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800735e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007362:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007364:	2d00      	cmp	r5, #0
 8007366:	dc04      	bgt.n	8007372 <xQueueSemaphoreTake+0x10e>
 8007368:	e011      	b.n	800738e <xQueueSemaphoreTake+0x12a>
			--cTxLock;
 800736a:	1e6b      	subs	r3, r5, #1
 800736c:	b2da      	uxtb	r2, r3
 800736e:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007370:	b16a      	cbz	r2, 800738e <xQueueSemaphoreTake+0x12a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007372:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007374:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007376:	b153      	cbz	r3, 800738e <xQueueSemaphoreTake+0x12a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007378:	f000 ffb2 	bl	80082e0 <xTaskRemoveFromEventList>
 800737c:	2800      	cmp	r0, #0
 800737e:	d0f4      	beq.n	800736a <xQueueSemaphoreTake+0x106>
						vTaskMissedYield();
 8007380:	f001 f840 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 8007384:	1e6b      	subs	r3, r5, #1
 8007386:	b2da      	uxtb	r2, r3
 8007388:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800738a:	2a00      	cmp	r2, #0
 800738c:	d1f1      	bne.n	8007372 <xQueueSemaphoreTake+0x10e>
		pxQueue->cTxLock = queueUNLOCKED;
 800738e:	23ff      	movs	r3, #255	@ 0xff
 8007390:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007394:	f001 fba0 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007398:	f001 fb7c 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800739c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80073a0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	dd14      	ble.n	80073d0 <xQueueSemaphoreTake+0x16c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073a6:	f104 0910 	add.w	r9, r4, #16
 80073aa:	e003      	b.n	80073b4 <xQueueSemaphoreTake+0x150>
				--cRxLock;
 80073ac:	1e6b      	subs	r3, r5, #1
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073b2:	b16a      	cbz	r2, 80073d0 <xQueueSemaphoreTake+0x16c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073b4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073b6:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073b8:	b153      	cbz	r3, 80073d0 <xQueueSemaphoreTake+0x16c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073ba:	f000 ff91 	bl	80082e0 <xTaskRemoveFromEventList>
 80073be:	2800      	cmp	r0, #0
 80073c0:	d0f4      	beq.n	80073ac <xQueueSemaphoreTake+0x148>
					vTaskMissedYield();
 80073c2:	f001 f81f 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 80073c6:	1e6b      	subs	r3, r5, #1
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073cc:	2a00      	cmp	r2, #0
 80073ce:	d1f1      	bne.n	80073b4 <xQueueSemaphoreTake+0x150>
		pxQueue->cRxLock = queueUNLOCKED;
 80073d0:	23ff      	movs	r3, #255	@ 0xff
 80073d2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80073d6:	f001 fb7f 	bl	8008ad8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80073da:	f000 fe81 	bl	80080e0 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80073de:	f001 fb59 	bl	8008a94 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80073e2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80073e4:	b943      	cbnz	r3, 80073f8 <xQueueSemaphoreTake+0x194>
	taskEXIT_CRITICAL();
 80073e6:	f001 fb77 	bl	8008ad8 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 80073ea:	2f00      	cmp	r7, #0
 80073ec:	f040 8094 	bne.w	8007518 <xQueueSemaphoreTake+0x2b4>
					return errQUEUE_EMPTY;
 80073f0:	2000      	movs	r0, #0
}
 80073f2:	b005      	add	sp, #20
 80073f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	taskEXIT_CRITICAL();
 80073f8:	f001 fb6e 	bl	8008ad8 <vPortExitCritical>
		taskENTER_CRITICAL();
 80073fc:	f001 fb4a 	bl	8008a94 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007400:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007402:	2d00      	cmp	r5, #0
 8007404:	f040 809f 	bne.w	8007546 <xQueueSemaphoreTake+0x2e2>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f47f af51 	bne.w	80072b2 <xQueueSemaphoreTake+0x4e>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007410:	2f00      	cmp	r7, #0
 8007412:	f000 808c 	beq.w	800752e <xQueueSemaphoreTake+0x2ca>
 8007416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	e7fe      	b.n	8007426 <xQueueSemaphoreTake+0x1c2>
		pxQueue->cTxLock = queueUNLOCKED;
 8007428:	23ff      	movs	r3, #255	@ 0xff
 800742a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800742e:	f001 fb53 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007432:	f001 fb2f 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8007436:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800743a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800743c:	2d00      	cmp	r5, #0
 800743e:	dd10      	ble.n	8007462 <xQueueSemaphoreTake+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007440:	f104 0910 	add.w	r9, r4, #16
 8007444:	e003      	b.n	800744e <xQueueSemaphoreTake+0x1ea>
				--cRxLock;
 8007446:	1e6b      	subs	r3, r5, #1
 8007448:	b2da      	uxtb	r2, r3
 800744a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800744c:	b14a      	cbz	r2, 8007462 <xQueueSemaphoreTake+0x1fe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800744e:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007450:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007452:	b133      	cbz	r3, 8007462 <xQueueSemaphoreTake+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007454:	f000 ff44 	bl	80082e0 <xTaskRemoveFromEventList>
 8007458:	2800      	cmp	r0, #0
 800745a:	d0f4      	beq.n	8007446 <xQueueSemaphoreTake+0x1e2>
					vTaskMissedYield();
 800745c:	f000 ffd2 	bl	8008404 <vTaskMissedYield>
 8007460:	e7f1      	b.n	8007446 <xQueueSemaphoreTake+0x1e2>
		pxQueue->cRxLock = queueUNLOCKED;
 8007462:	23ff      	movs	r3, #255	@ 0xff
 8007464:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8007468:	f001 fb36 	bl	8008ad8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800746c:	f000 fe38 	bl	80080e0 <xTaskResumeAll>
 8007470:	e7c4      	b.n	80073fc <xQueueSemaphoreTake+0x198>
	taskEXIT_CRITICAL();
 8007472:	f001 fb31 	bl	8008ad8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007476:	6823      	ldr	r3, [r4, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d05b      	beq.n	8007534 <xQueueSemaphoreTake+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800747c:	f104 0924 	add.w	r9, r4, #36	@ 0x24
 8007480:	9901      	ldr	r1, [sp, #4]
 8007482:	4648      	mov	r0, r9
 8007484:	f000 fe9e 	bl	80081c4 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8007488:	f001 fb04 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800748c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007490:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007492:	2d00      	cmp	r5, #0
 8007494:	dc04      	bgt.n	80074a0 <xQueueSemaphoreTake+0x23c>
 8007496:	e00d      	b.n	80074b4 <xQueueSemaphoreTake+0x250>
			--cTxLock;
 8007498:	1e6b      	subs	r3, r5, #1
 800749a:	b2da      	uxtb	r2, r3
 800749c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800749e:	b14a      	cbz	r2, 80074b4 <xQueueSemaphoreTake+0x250>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074a0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074a2:	4648      	mov	r0, r9
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074a4:	b133      	cbz	r3, 80074b4 <xQueueSemaphoreTake+0x250>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074a6:	f000 ff1b 	bl	80082e0 <xTaskRemoveFromEventList>
 80074aa:	2800      	cmp	r0, #0
 80074ac:	d0f4      	beq.n	8007498 <xQueueSemaphoreTake+0x234>
						vTaskMissedYield();
 80074ae:	f000 ffa9 	bl	8008404 <vTaskMissedYield>
 80074b2:	e7f1      	b.n	8007498 <xQueueSemaphoreTake+0x234>
		pxQueue->cTxLock = queueUNLOCKED;
 80074b4:	23ff      	movs	r3, #255	@ 0xff
 80074b6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80074ba:	f001 fb0d 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80074be:	f001 fae9 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80074c2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80074c6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074c8:	2d00      	cmp	r5, #0
 80074ca:	dd10      	ble.n	80074ee <xQueueSemaphoreTake+0x28a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074cc:	f104 0910 	add.w	r9, r4, #16
 80074d0:	e003      	b.n	80074da <xQueueSemaphoreTake+0x276>
				--cRxLock;
 80074d2:	1e6b      	subs	r3, r5, #1
 80074d4:	b2da      	uxtb	r2, r3
 80074d6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074d8:	b14a      	cbz	r2, 80074ee <xQueueSemaphoreTake+0x28a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074da:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074dc:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074de:	b133      	cbz	r3, 80074ee <xQueueSemaphoreTake+0x28a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074e0:	f000 fefe 	bl	80082e0 <xTaskRemoveFromEventList>
 80074e4:	2800      	cmp	r0, #0
 80074e6:	d0f4      	beq.n	80074d2 <xQueueSemaphoreTake+0x26e>
					vTaskMissedYield();
 80074e8:	f000 ff8c 	bl	8008404 <vTaskMissedYield>
 80074ec:	e7f1      	b.n	80074d2 <xQueueSemaphoreTake+0x26e>
		pxQueue->cRxLock = queueUNLOCKED;
 80074ee:	23ff      	movs	r3, #255	@ 0xff
 80074f0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
	taskEXIT_CRITICAL();
 80074f4:	f001 faf0 	bl	8008ad8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80074f8:	f000 fdf2 	bl	80080e0 <xTaskResumeAll>
 80074fc:	2800      	cmp	r0, #0
 80074fe:	f47f af7d 	bne.w	80073fc <xQueueSemaphoreTake+0x198>
					portYIELD_WITHIN_API();
 8007502:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007506:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800750a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	e771      	b.n	80073fc <xQueueSemaphoreTake+0x198>
						taskENTER_CRITICAL();
 8007518:	f001 fabc 	bl	8008a94 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800751c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800751e:	b119      	cbz	r1, 8007528 <xQueueSemaphoreTake+0x2c4>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007520:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007522:	6819      	ldr	r1, [r3, #0]
 8007524:	f1c1 0138 	rsb	r1, r1, #56	@ 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007528:	68a0      	ldr	r0, [r4, #8]
 800752a:	f001 f80b 	bl	8008544 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800752e:	f001 fad3 	bl	8008ad8 <vPortExitCritical>
 8007532:	e75d      	b.n	80073f0 <xQueueSemaphoreTake+0x18c>
						taskENTER_CRITICAL();
 8007534:	f001 faae 	bl	8008a94 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007538:	68a0      	ldr	r0, [r4, #8]
 800753a:	f000 ff7f 	bl	800843c <xTaskPriorityInherit>
 800753e:	4607      	mov	r7, r0
						taskEXIT_CRITICAL();
 8007540:	f001 faca 	bl	8008ad8 <vPortExitCritical>
 8007544:	e79a      	b.n	800747c <xQueueSemaphoreTake+0x218>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007546:	6823      	ldr	r3, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007548:	3d01      	subs	r5, #1
 800754a:	63a5      	str	r5, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800754c:	b12b      	cbz	r3, 800755a <xQueueSemaphoreTake+0x2f6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800754e:	6923      	ldr	r3, [r4, #16]
 8007550:	b93b      	cbnz	r3, 8007562 <xQueueSemaphoreTake+0x2fe>
				taskEXIT_CRITICAL();
 8007552:	f001 fac1 	bl	8008ad8 <vPortExitCritical>
				return pdPASS;
 8007556:	2001      	movs	r0, #1
 8007558:	e74b      	b.n	80073f2 <xQueueSemaphoreTake+0x18e>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800755a:	f001 f843 	bl	80085e4 <pvTaskIncrementMutexHeldCount>
 800755e:	60a0      	str	r0, [r4, #8]
 8007560:	e7f5      	b.n	800754e <xQueueSemaphoreTake+0x2ea>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007562:	f104 0010 	add.w	r0, r4, #16
 8007566:	f000 febb 	bl	80082e0 <xTaskRemoveFromEventList>
 800756a:	2800      	cmp	r0, #0
 800756c:	d0f1      	beq.n	8007552 <xQueueSemaphoreTake+0x2ee>
						queueYIELD_IF_USING_PREEMPTION();
 800756e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007576:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	e7e6      	b.n	8007552 <xQueueSemaphoreTake+0x2ee>

08007584 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8007584:	b1a8      	cbz	r0, 80075b2 <xQueueTakeMutexRecursive+0x2e>
	{
 8007586:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007588:	6886      	ldr	r6, [r0, #8]
 800758a:	460d      	mov	r5, r1
 800758c:	4604      	mov	r4, r0
 800758e:	f000 ff3f 	bl	8008410 <xTaskGetCurrentTaskHandle>
 8007592:	4286      	cmp	r6, r0
 8007594:	d008      	beq.n	80075a8 <xQueueTakeMutexRecursive+0x24>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007596:	4629      	mov	r1, r5
 8007598:	4620      	mov	r0, r4
 800759a:	f7ff fe63 	bl	8007264 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800759e:	b110      	cbz	r0, 80075a6 <xQueueTakeMutexRecursive+0x22>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80075a0:	68e3      	ldr	r3, [r4, #12]
 80075a2:	3301      	adds	r3, #1
 80075a4:	60e3      	str	r3, [r4, #12]
	}
 80075a6:	bd70      	pop	{r4, r5, r6, pc}
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80075a8:	68e3      	ldr	r3, [r4, #12]
			xReturn = pdPASS;
 80075aa:	2001      	movs	r0, #1
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80075ac:	4403      	add	r3, r0
 80075ae:	60e3      	str	r3, [r4, #12]
	}
 80075b0:	bd70      	pop	{r4, r5, r6, pc}
 80075b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b6:	f383 8811 	msr	BASEPRI, r3
 80075ba:	f3bf 8f6f 	isb	sy
 80075be:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 80075c2:	e7fe      	b.n	80075c2 <xQueueTakeMutexRecursive+0x3e>

080075c4 <xQueueReceiveFromISR>:
{
 80075c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80075c8:	b310      	cbz	r0, 8007610 <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075ca:	460e      	mov	r6, r1
 80075cc:	4617      	mov	r7, r2
 80075ce:	4604      	mov	r4, r0
 80075d0:	b191      	cbz	r1, 80075f8 <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075d2:	f001 fb91 	bl	8008cf8 <vPortValidateInterruptPriority>
	__asm volatile
 80075d6:	f3ef 8911 	mrs	r9, BASEPRI
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075ea:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075ec:	b9cd      	cbnz	r5, 8007622 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 80075ee:	4628      	mov	r0, r5
	__asm volatile
 80075f0:	f389 8811 	msr	BASEPRI, r9
}
 80075f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075f8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d0e9      	beq.n	80075d2 <xQueueReceiveFromISR+0xe>
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	e7fe      	b.n	800760e <xQueueReceiveFromISR+0x4a>
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8007620:	e7fe      	b.n	8007620 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8007622:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007626:	6c22      	ldr	r2, [r4, #64]	@ 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8007628:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800762c:	b152      	cbz	r2, 8007644 <xQueueReceiveFromISR+0x80>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800762e:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007630:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007632:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007634:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007636:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007638:	bf24      	itt	cs
 800763a:	6821      	ldrcs	r1, [r4, #0]
 800763c:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800763e:	4630      	mov	r0, r6
 8007640:	f003 fdf2 	bl	800b228 <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007644:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 8007646:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800764a:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 800764c:	d006      	beq.n	800765c <xQueueReceiveFromISR+0x98>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800764e:	f108 0301 	add.w	r3, r8, #1
 8007652:	b25b      	sxtb	r3, r3
 8007654:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8007658:	2001      	movs	r0, #1
 800765a:	e7c9      	b.n	80075f0 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800765c:	6923      	ldr	r3, [r4, #16]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d0fa      	beq.n	8007658 <xQueueReceiveFromISR+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007662:	f104 0010 	add.w	r0, r4, #16
 8007666:	f000 fe3b 	bl	80082e0 <xTaskRemoveFromEventList>
 800766a:	2800      	cmp	r0, #0
 800766c:	d0f4      	beq.n	8007658 <xQueueReceiveFromISR+0x94>
						if( pxHigherPriorityTaskWoken != NULL )
 800766e:	2f00      	cmp	r7, #0
 8007670:	d0f2      	beq.n	8007658 <xQueueReceiveFromISR+0x94>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007672:	2301      	movs	r3, #1
 8007674:	603b      	str	r3, [r7, #0]
 8007676:	e7ef      	b.n	8007658 <xQueueReceiveFromISR+0x94>

08007678 <vQueueDelete>:
	configASSERT( pxQueue );
 8007678:	b1f0      	cbz	r0, 80076b8 <vQueueDelete+0x40>

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800767a:	4b21      	ldr	r3, [pc, #132]	@ (8007700 <vQueueDelete+0x88>)
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	4290      	cmp	r0, r2
 8007680:	d025      	beq.n	80076ce <vQueueDelete+0x56>
 8007682:	68da      	ldr	r2, [r3, #12]
 8007684:	4290      	cmp	r0, r2
 8007686:	d02c      	beq.n	80076e2 <vQueueDelete+0x6a>
 8007688:	695a      	ldr	r2, [r3, #20]
 800768a:	4290      	cmp	r0, r2
 800768c:	d02b      	beq.n	80076e6 <vQueueDelete+0x6e>
 800768e:	69da      	ldr	r2, [r3, #28]
 8007690:	4290      	cmp	r0, r2
 8007692:	d02a      	beq.n	80076ea <vQueueDelete+0x72>
 8007694:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007696:	4290      	cmp	r0, r2
 8007698:	d029      	beq.n	80076ee <vQueueDelete+0x76>
 800769a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769c:	4290      	cmp	r0, r2
 800769e:	d01e      	beq.n	80076de <vQueueDelete+0x66>
 80076a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076a2:	4290      	cmp	r0, r2
 80076a4:	d025      	beq.n	80076f2 <vQueueDelete+0x7a>
 80076a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076a8:	4290      	cmp	r0, r2
 80076aa:	bf08      	it	eq
 80076ac:	2207      	moveq	r2, #7
 80076ae:	d00f      	beq.n	80076d0 <vQueueDelete+0x58>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80076b0:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
 80076b4:	b14b      	cbz	r3, 80076ca <vQueueDelete+0x52>
}
 80076b6:	4770      	bx	lr
 80076b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076bc:	f383 8811 	msr	BASEPRI, r3
 80076c0:	f3bf 8f6f 	isb	sy
 80076c4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80076c8:	e7fe      	b.n	80076c8 <vQueueDelete+0x50>
			vPortFree( pxQueue );
 80076ca:	f001 bc01 	b.w	8008ed0 <vPortFree>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076ce:	2200      	movs	r2, #0
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80076d0:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 80076f8 <vQueueDelete+0x80>
 80076d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076d8:	ed83 7b00 	vstr	d7, [r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
				break;
 80076dc:	e7e8      	b.n	80076b0 <vQueueDelete+0x38>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076de:	2205      	movs	r2, #5
 80076e0:	e7f6      	b.n	80076d0 <vQueueDelete+0x58>
 80076e2:	2201      	movs	r2, #1
 80076e4:	e7f4      	b.n	80076d0 <vQueueDelete+0x58>
 80076e6:	2202      	movs	r2, #2
 80076e8:	e7f2      	b.n	80076d0 <vQueueDelete+0x58>
 80076ea:	2203      	movs	r2, #3
 80076ec:	e7f0      	b.n	80076d0 <vQueueDelete+0x58>
 80076ee:	2204      	movs	r2, #4
 80076f0:	e7ee      	b.n	80076d0 <vQueueDelete+0x58>
 80076f2:	2206      	movs	r2, #6
 80076f4:	e7ec      	b.n	80076d0 <vQueueDelete+0x58>
 80076f6:	bf00      	nop
	...
 8007700:	20001118 	.word	0x20001118

08007704 <vQueueAddToRegistry>:
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007704:	4b12      	ldr	r3, [pc, #72]	@ (8007750 <vQueueAddToRegistry+0x4c>)
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	b17a      	cbz	r2, 800772a <vQueueAddToRegistry+0x26>
 800770a:	689a      	ldr	r2, [r3, #8]
 800770c:	b162      	cbz	r2, 8007728 <vQueueAddToRegistry+0x24>
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	b192      	cbz	r2, 8007738 <vQueueAddToRegistry+0x34>
 8007712:	699a      	ldr	r2, [r3, #24]
 8007714:	b192      	cbz	r2, 800773c <vQueueAddToRegistry+0x38>
 8007716:	6a1a      	ldr	r2, [r3, #32]
 8007718:	b192      	cbz	r2, 8007740 <vQueueAddToRegistry+0x3c>
 800771a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800771c:	b192      	cbz	r2, 8007744 <vQueueAddToRegistry+0x40>
 800771e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007720:	b192      	cbz	r2, 8007748 <vQueueAddToRegistry+0x44>
 8007722:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007724:	b192      	cbz	r2, 800774c <vQueueAddToRegistry+0x48>
	}
 8007726:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007728:	2201      	movs	r2, #1
				xQueueRegistry[ ux ].xHandle = xQueue;
 800772a:	eb03 0cc2 	add.w	ip, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800772e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007732:	f8cc 0004 	str.w	r0, [ip, #4]
	}
 8007736:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007738:	2202      	movs	r2, #2
 800773a:	e7f6      	b.n	800772a <vQueueAddToRegistry+0x26>
 800773c:	2203      	movs	r2, #3
 800773e:	e7f4      	b.n	800772a <vQueueAddToRegistry+0x26>
 8007740:	2204      	movs	r2, #4
 8007742:	e7f2      	b.n	800772a <vQueueAddToRegistry+0x26>
 8007744:	2205      	movs	r2, #5
 8007746:	e7f0      	b.n	800772a <vQueueAddToRegistry+0x26>
 8007748:	2206      	movs	r2, #6
 800774a:	e7ee      	b.n	800772a <vQueueAddToRegistry+0x26>
 800774c:	2207      	movs	r2, #7
 800774e:	e7ec      	b.n	800772a <vQueueAddToRegistry+0x26>
 8007750:	20001118 	.word	0x20001118

08007754 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007754:	b570      	push	{r4, r5, r6, lr}
 8007756:	4605      	mov	r5, r0
 8007758:	460e      	mov	r6, r1
 800775a:	4614      	mov	r4, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800775c:	f001 f99a 	bl	8008a94 <vPortEnterCritical>
 8007760:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 8007764:	2bff      	cmp	r3, #255	@ 0xff
 8007766:	bf04      	itt	eq
 8007768:	2300      	moveq	r3, #0
 800776a:	f885 3044 	strbeq.w	r3, [r5, #68]	@ 0x44
 800776e:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 8007772:	2bff      	cmp	r3, #255	@ 0xff
 8007774:	bf04      	itt	eq
 8007776:	2300      	moveq	r3, #0
 8007778:	f885 3045 	strbeq.w	r3, [r5, #69]	@ 0x45
 800777c:	f001 f9ac 	bl	8008ad8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007780:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8007782:	2b00      	cmp	r3, #0
 8007784:	d043      	beq.n	800780e <vQueueWaitForMessageRestricted+0xba>
	taskENTER_CRITICAL();
 8007786:	f001 f985 	bl	8008a94 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800778a:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 800778e:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007790:	2c00      	cmp	r4, #0
 8007792:	dd14      	ble.n	80077be <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007794:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 8007798:	e003      	b.n	80077a2 <vQueueWaitForMessageRestricted+0x4e>
			--cTxLock;
 800779a:	1e63      	subs	r3, r4, #1
 800779c:	b2da      	uxtb	r2, r3
 800779e:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077a0:	b16a      	cbz	r2, 80077be <vQueueWaitForMessageRestricted+0x6a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077a2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077a4:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077a6:	b153      	cbz	r3, 80077be <vQueueWaitForMessageRestricted+0x6a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077a8:	f000 fd9a 	bl	80082e0 <xTaskRemoveFromEventList>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d0f4      	beq.n	800779a <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 80077b0:	f000 fe28 	bl	8008404 <vTaskMissedYield>
			--cTxLock;
 80077b4:	1e63      	subs	r3, r4, #1
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077ba:	2a00      	cmp	r2, #0
 80077bc:	d1f1      	bne.n	80077a2 <vQueueWaitForMessageRestricted+0x4e>
		pxQueue->cTxLock = queueUNLOCKED;
 80077be:	23ff      	movs	r3, #255	@ 0xff
 80077c0:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80077c4:	f001 f988 	bl	8008ad8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80077c8:	f001 f964 	bl	8008a94 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80077cc:	f895 3044 	ldrb.w	r3, [r5, #68]	@ 0x44
 80077d0:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077d2:	2c00      	cmp	r4, #0
 80077d4:	dd14      	ble.n	8007800 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077d6:	f105 0610 	add.w	r6, r5, #16
 80077da:	e003      	b.n	80077e4 <vQueueWaitForMessageRestricted+0x90>
				--cRxLock;
 80077dc:	1e63      	subs	r3, r4, #1
 80077de:	b2da      	uxtb	r2, r3
 80077e0:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077e2:	b16a      	cbz	r2, 8007800 <vQueueWaitForMessageRestricted+0xac>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077e4:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077e6:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077e8:	b153      	cbz	r3, 8007800 <vQueueWaitForMessageRestricted+0xac>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ea:	f000 fd79 	bl	80082e0 <xTaskRemoveFromEventList>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d0f4      	beq.n	80077dc <vQueueWaitForMessageRestricted+0x88>
					vTaskMissedYield();
 80077f2:	f000 fe07 	bl	8008404 <vTaskMissedYield>
				--cRxLock;
 80077f6:	1e63      	subs	r3, r4, #1
 80077f8:	b2da      	uxtb	r2, r3
 80077fa:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077fc:	2a00      	cmp	r2, #0
 80077fe:	d1f1      	bne.n	80077e4 <vQueueWaitForMessageRestricted+0x90>
		pxQueue->cRxLock = queueUNLOCKED;
 8007800:	23ff      	movs	r3, #255	@ 0xff
 8007802:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 8007806:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 800780a:	f001 b965 	b.w	8008ad8 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800780e:	4622      	mov	r2, r4
 8007810:	4631      	mov	r1, r6
 8007812:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8007816:	f000 fd19 	bl	800824c <vTaskPlaceOnEventListRestricted>
 800781a:	e7b4      	b.n	8007786 <vQueueWaitForMessageRestricted+0x32>

0800781c <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800781c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007820:	4605      	mov	r5, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007822:	f001 f937 	bl	8008a94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007826:	4a33      	ldr	r2, [pc, #204]	@ (80078f4 <prvAddNewTaskToReadyList+0xd8>)
		if( pxCurrentTCB == NULL )
 8007828:	4e33      	ldr	r6, [pc, #204]	@ (80078f8 <prvAddNewTaskToReadyList+0xdc>)
		uxCurrentNumberOfTasks++;
 800782a:	6813      	ldr	r3, [r2, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007830:	6833      	ldr	r3, [r6, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d031      	beq.n	800789a <prvAddNewTaskToReadyList+0x7e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007836:	4c31      	ldr	r4, [pc, #196]	@ (80078fc <prvAddNewTaskToReadyList+0xe0>)
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007838:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 800783a:	6823      	ldr	r3, [r4, #0]
 800783c:	b333      	cbz	r3, 800788c <prvAddNewTaskToReadyList+0x70>
 800783e:	4f30      	ldr	r7, [pc, #192]	@ (8007900 <prvAddNewTaskToReadyList+0xe4>)
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007840:	4a30      	ldr	r2, [pc, #192]	@ (8007904 <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007842:	4931      	ldr	r1, [pc, #196]	@ (8007908 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8007844:	6813      	ldr	r3, [r2, #0]
 8007846:	3301      	adds	r3, #1
 8007848:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800784a:	646b      	str	r3, [r5, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800784c:	680b      	ldr	r3, [r1, #0]
 800784e:	4283      	cmp	r3, r0
 8007850:	bf38      	it	cc
 8007852:	6008      	strcc	r0, [r1, #0]
 8007854:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007858:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800785c:	1d29      	adds	r1, r5, #4
 800785e:	f7fe ff37 	bl	80066d0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007862:	f001 f939 	bl	8008ad8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007866:	6823      	ldr	r3, [r4, #0]
 8007868:	b173      	cbz	r3, 8007888 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800786a:	6832      	ldr	r2, [r6, #0]
 800786c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800786e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007870:	429a      	cmp	r2, r3
 8007872:	d209      	bcs.n	8007888 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007874:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800787c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007880:	f3bf 8f4f 	dsb	sy
 8007884:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800788c:	6833      	ldr	r3, [r6, #0]
 800788e:	4f1c      	ldr	r7, [pc, #112]	@ (8007900 <prvAddNewTaskToReadyList+0xe4>)
 8007890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007892:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8007894:	bf98      	it	ls
 8007896:	6035      	strls	r5, [r6, #0]
 8007898:	e7d2      	b.n	8007840 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800789a:	6035      	str	r5, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800789c:	6813      	ldr	r3, [r2, #0]
 800789e:	2b01      	cmp	r3, #1
 80078a0:	d003      	beq.n	80078aa <prvAddNewTaskToReadyList+0x8e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078a2:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80078a4:	4f16      	ldr	r7, [pc, #88]	@ (8007900 <prvAddNewTaskToReadyList+0xe4>)
 80078a6:	4c15      	ldr	r4, [pc, #84]	@ (80078fc <prvAddNewTaskToReadyList+0xe0>)
 80078a8:	e7ca      	b.n	8007840 <prvAddNewTaskToReadyList+0x24>
 80078aa:	4f15      	ldr	r7, [pc, #84]	@ (8007900 <prvAddNewTaskToReadyList+0xe4>)
 80078ac:	463c      	mov	r4, r7
 80078ae:	f507 688c 	add.w	r8, r7, #1120	@ 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078b2:	4620      	mov	r0, r4
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078b4:	3414      	adds	r4, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80078b6:	f7fe fefb 	bl	80066b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80078ba:	45a0      	cmp	r8, r4
 80078bc:	d1f9      	bne.n	80078b2 <prvAddNewTaskToReadyList+0x96>
	}

	vListInitialise( &xDelayedTaskList1 );
 80078be:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8007924 <prvAddNewTaskToReadyList+0x108>
	vListInitialise( &xDelayedTaskList2 );
 80078c2:	4c12      	ldr	r4, [pc, #72]	@ (800790c <prvAddNewTaskToReadyList+0xf0>)
	vListInitialise( &xDelayedTaskList1 );
 80078c4:	4640      	mov	r0, r8
 80078c6:	f7fe fef3 	bl	80066b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80078ca:	4620      	mov	r0, r4
 80078cc:	f7fe fef0 	bl	80066b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80078d0:	480f      	ldr	r0, [pc, #60]	@ (8007910 <prvAddNewTaskToReadyList+0xf4>)
 80078d2:	f7fe feed 	bl	80066b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80078d6:	480f      	ldr	r0, [pc, #60]	@ (8007914 <prvAddNewTaskToReadyList+0xf8>)
 80078d8:	f7fe feea 	bl	80066b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80078dc:	480e      	ldr	r0, [pc, #56]	@ (8007918 <prvAddNewTaskToReadyList+0xfc>)
 80078de:	f7fe fee7 	bl	80066b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80078e2:	4b0e      	ldr	r3, [pc, #56]	@ (800791c <prvAddNewTaskToReadyList+0x100>)
		prvAddTaskToReadyList( pxNewTCB );
 80078e4:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
	pxDelayedTaskList = &xDelayedTaskList1;
 80078e6:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80078ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007920 <prvAddNewTaskToReadyList+0x104>)
 80078ec:	601c      	str	r4, [r3, #0]
 80078ee:	4c03      	ldr	r4, [pc, #12]	@ (80078fc <prvAddNewTaskToReadyList+0xe0>)
}
 80078f0:	e7a6      	b.n	8007840 <prvAddNewTaskToReadyList+0x24>
 80078f2:	bf00      	nop
 80078f4:	2000117c 	.word	0x2000117c
 80078f8:	20001650 	.word	0x20001650
 80078fc:	20001170 	.word	0x20001170
 8007900:	200011f0 	.word	0x200011f0
 8007904:	20001160 	.word	0x20001160
 8007908:	20001174 	.word	0x20001174
 800790c:	200011c8 	.word	0x200011c8
 8007910:	200011ac 	.word	0x200011ac
 8007914:	20001198 	.word	0x20001198
 8007918:	20001180 	.word	0x20001180
 800791c:	200011c4 	.word	0x200011c4
 8007920:	200011c0 	.word	0x200011c0
 8007924:	200011dc 	.word	0x200011dc

08007928 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800792c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800792e:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007932:	0096      	lsls	r6, r2, #2
 8007934:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8007936:	4607      	mov	r7, r0
 8007938:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800793a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800793c:	21a5      	movs	r1, #165	@ 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800793e:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007940:	f003 fb7c 	bl	800b03c <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007944:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007946:	3e04      	subs	r6, #4
 8007948:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800794a:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 800794e:	2d00      	cmp	r5, #0
 8007950:	d072      	beq.n	8007a38 <prvInitialiseNewTask.constprop.0+0x110>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007952:	782b      	ldrb	r3, [r5, #0]
 8007954:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 8007958:	2b00      	cmp	r3, #0
 800795a:	d036      	beq.n	80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800795c:	786b      	ldrb	r3, [r5, #1]
 800795e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
			if( pcName[ x ] == ( char ) 0x00 )
 8007962:	b393      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007964:	78ab      	ldrb	r3, [r5, #2]
 8007966:	f884 3036 	strb.w	r3, [r4, #54]	@ 0x36
			if( pcName[ x ] == ( char ) 0x00 )
 800796a:	b373      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800796c:	78eb      	ldrb	r3, [r5, #3]
 800796e:	f884 3037 	strb.w	r3, [r4, #55]	@ 0x37
			if( pcName[ x ] == ( char ) 0x00 )
 8007972:	b353      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007974:	792b      	ldrb	r3, [r5, #4]
 8007976:	f884 3038 	strb.w	r3, [r4, #56]	@ 0x38
			if( pcName[ x ] == ( char ) 0x00 )
 800797a:	b333      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800797c:	796b      	ldrb	r3, [r5, #5]
 800797e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
			if( pcName[ x ] == ( char ) 0x00 )
 8007982:	b313      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007984:	79ab      	ldrb	r3, [r5, #6]
 8007986:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
			if( pcName[ x ] == ( char ) 0x00 )
 800798a:	b1f3      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800798c:	79eb      	ldrb	r3, [r5, #7]
 800798e:	f884 303b 	strb.w	r3, [r4, #59]	@ 0x3b
			if( pcName[ x ] == ( char ) 0x00 )
 8007992:	b1d3      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007994:	7a2b      	ldrb	r3, [r5, #8]
 8007996:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
			if( pcName[ x ] == ( char ) 0x00 )
 800799a:	b1b3      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800799c:	7a6b      	ldrb	r3, [r5, #9]
 800799e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
			if( pcName[ x ] == ( char ) 0x00 )
 80079a2:	b193      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079a4:	7aab      	ldrb	r3, [r5, #10]
 80079a6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
			if( pcName[ x ] == ( char ) 0x00 )
 80079aa:	b173      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079ac:	7aeb      	ldrb	r3, [r5, #11]
 80079ae:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
			if( pcName[ x ] == ( char ) 0x00 )
 80079b2:	b153      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079b4:	7b2b      	ldrb	r3, [r5, #12]
 80079b6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			if( pcName[ x ] == ( char ) 0x00 )
 80079ba:	b133      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079bc:	7b6b      	ldrb	r3, [r5, #13]
 80079be:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
			if( pcName[ x ] == ( char ) 0x00 )
 80079c2:	b113      	cbz	r3, 80079ca <prvInitialiseNewTask.constprop.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079c4:	7bab      	ldrb	r3, [r5, #14]
 80079c6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80079ca:	2300      	movs	r3, #0
 80079cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80079d0:	9d08      	ldr	r5, [sp, #32]
 80079d2:	2d37      	cmp	r5, #55	@ 0x37
 80079d4:	bf28      	it	cs
 80079d6:	2537      	movcs	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 80079d8:	f04f 0a00 	mov.w	sl, #0
	pxNewTCB->uxPriority = uxPriority;
 80079dc:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80079de:	64e5      	str	r5, [r4, #76]	@ 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80079e0:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 80079e2:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80079e6:	f7fe fe6f 	bl	80066c8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ea:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80079ee:	f104 0018 	add.w	r0, r4, #24
 80079f2:	f7fe fe69 	bl	80066c8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079f6:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 80079f8:	f8c4 a0a0 	str.w	sl, [r4, #160]	@ 0xa0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079fc:	4651      	mov	r1, sl
 80079fe:	224c      	movs	r2, #76	@ 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a00:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a02:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a04:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007a08:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8007a0c:	f003 fb16 	bl	800b03c <memset>
 8007a10:	4b0b      	ldr	r3, [pc, #44]	@ (8007a40 <prvInitialiseNewTask.constprop.0+0x118>)
 8007a12:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007a14:	f103 0568 	add.w	r5, r3, #104	@ 0x68
 8007a18:	33d0      	adds	r3, #208	@ 0xd0
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a1a:	4642      	mov	r2, r8
 8007a1c:	4639      	mov	r1, r7
 8007a1e:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007a20:	65e5      	str	r5, [r4, #92]	@ 0x5c
 8007a22:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a24:	f001 f80a 	bl	8008a3c <pxPortInitialiseStack>
 8007a28:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8007a2a:	f1b9 0f00 	cmp.w	r9, #0
 8007a2e:	d001      	beq.n	8007a34 <prvInitialiseNewTask.constprop.0+0x10c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a30:	f8c9 4000 	str.w	r4, [r9]
}
 8007a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007a38:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 8007a3c:	e7c8      	b.n	80079d0 <prvInitialiseNewTask.constprop.0+0xa8>
 8007a3e:	bf00      	nop
 8007a40:	200053a8 	.word	0x200053a8

08007a44 <prvIdleTask>:
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	4d23      	ldr	r5, [pc, #140]	@ (8007ad4 <prvIdleTask+0x90>)
 8007a48:	4f23      	ldr	r7, [pc, #140]	@ (8007ad8 <prvIdleTask+0x94>)
 8007a4a:	4e24      	ldr	r6, [pc, #144]	@ (8007adc <prvIdleTask+0x98>)
 8007a4c:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8007ae0 <prvIdleTask+0x9c>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a50:	682b      	ldr	r3, [r5, #0]
 8007a52:	b35b      	cbz	r3, 8007aac <prvIdleTask+0x68>
		{
			taskENTER_CRITICAL();
 8007a54:	f001 f81e 	bl	8008a94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a5c:	1d20      	adds	r0, r4, #4
 8007a5e:	f7fe fe5d 	bl	800671c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007a62:	6833      	ldr	r3, [r6, #0]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 8007a6e:	f001 f833 	bl	8008ad8 <vPortExitCritical>
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007a72:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8007a76:	f003 fb79 	bl	800b16c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a7a:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 8007a7e:	b163      	cbz	r3, 8007a9a <prvIdleTask+0x56>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d022      	beq.n	8007aca <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	d0e3      	beq.n	8007a50 <prvIdleTask+0xc>
 8007a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8c:	f383 8811 	msr	BASEPRI, r3
 8007a90:	f3bf 8f6f 	isb	sy
 8007a94:	f3bf 8f4f 	dsb	sy
 8007a98:	e7fe      	b.n	8007a98 <prvIdleTask+0x54>
				vPortFree( pxTCB->pxStack );
 8007a9a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007a9c:	f001 fa18 	bl	8008ed0 <vPortFree>
				vPortFree( pxTCB );
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f001 fa15 	bl	8008ed0 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007aa6:	682b      	ldr	r3, [r5, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1d3      	bne.n	8007a54 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007aac:	f8d8 3000 	ldr.w	r3, [r8]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d9cd      	bls.n	8007a50 <prvIdleTask+0xc>
				taskYIELD();
 8007ab4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007ab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007abc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007ac0:	f3bf 8f4f 	dsb	sy
 8007ac4:	f3bf 8f6f 	isb	sy
 8007ac8:	e7c2      	b.n	8007a50 <prvIdleTask+0xc>
				vPortFree( pxTCB );
 8007aca:	4620      	mov	r0, r4
 8007acc:	f001 fa00 	bl	8008ed0 <vPortFree>
 8007ad0:	e7be      	b.n	8007a50 <prvIdleTask+0xc>
 8007ad2:	bf00      	nop
 8007ad4:	20001194 	.word	0x20001194
 8007ad8:	20001198 	.word	0x20001198
 8007adc:	2000117c 	.word	0x2000117c
 8007ae0:	200011f0 	.word	0x200011f0

08007ae4 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 8007ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ae8:	4b46      	ldr	r3, [pc, #280]	@ (8007c04 <xTaskIncrementTick.part.0+0x120>)
 8007aea:	681e      	ldr	r6, [r3, #0]
 8007aec:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 8007aee:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8007af0:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007af2:	2e00      	cmp	r6, #0
 8007af4:	d03e      	beq.n	8007b74 <xTaskIncrementTick.part.0+0x90>
 8007af6:	4b44      	ldr	r3, [pc, #272]	@ (8007c08 <xTaskIncrementTick.part.0+0x124>)
 8007af8:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	429e      	cmp	r6, r3
 8007afe:	d346      	bcc.n	8007b8e <xTaskIncrementTick.part.0+0xaa>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b00:	4f42      	ldr	r7, [pc, #264]	@ (8007c0c <xTaskIncrementTick.part.0+0x128>)
 8007b02:	f8df 9118 	ldr.w	r9, [pc, #280]	@ 8007c1c <xTaskIncrementTick.part.0+0x138>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	f8df a114 	ldr.w	sl, [pc, #276]	@ 8007c20 <xTaskIncrementTick.part.0+0x13c>
 8007b0c:	681d      	ldr	r5, [r3, #0]
 8007b0e:	2d00      	cmp	r5, #0
 8007b10:	d073      	beq.n	8007bfa <xTaskIncrementTick.part.0+0x116>
					prvAddTaskToReadyList( pxTCB );
 8007b12:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 8007c24 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8007b16:	2500      	movs	r5, #0
 8007b18:	e020      	b.n	8007b5c <xTaskIncrementTick.part.0+0x78>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b1a:	f7fe fdff 	bl	800671c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b1e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b20:	f104 0018 	add.w	r0, r4, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b24:	b10b      	cbz	r3, 8007b2a <xTaskIncrementTick.part.0+0x46>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b26:	f7fe fdf9 	bl	800671c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b2a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007b2c:	f8d8 2000 	ldr.w	r2, [r8]
 8007b30:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007b34:	4293      	cmp	r3, r2
 8007b36:	4659      	mov	r1, fp
 8007b38:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007b3c:	bf88      	it	hi
 8007b3e:	f8c8 3000 	strhi.w	r3, [r8]
 8007b42:	f7fe fdc5 	bl	80066d0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b46:	f8da 2000 	ldr.w	r2, [sl]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b4a:	683b      	ldr	r3, [r7, #0]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b4c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007b4e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b50:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 8007b52:	4291      	cmp	r1, r2
 8007b54:	bf28      	it	cs
 8007b56:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d04e      	beq.n	8007bfa <xTaskIncrementTick.part.0+0x116>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b62:	6863      	ldr	r3, [r4, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b64:	f104 0b04 	add.w	fp, r4, #4
					if( xConstTickCount < xItemValue )
 8007b68:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b6a:	4658      	mov	r0, fp
					if( xConstTickCount < xItemValue )
 8007b6c:	d2d5      	bcs.n	8007b1a <xTaskIncrementTick.part.0+0x36>
						xNextTaskUnblockTime = xItemValue;
 8007b6e:	9a01      	ldr	r2, [sp, #4]
 8007b70:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007b72:	e011      	b.n	8007b98 <xTaskIncrementTick.part.0+0xb4>
			taskSWITCH_DELAYED_LISTS();
 8007b74:	4b25      	ldr	r3, [pc, #148]	@ (8007c0c <xTaskIncrementTick.part.0+0x128>)
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	6812      	ldr	r2, [r2, #0]
 8007b7a:	b30a      	cbz	r2, 8007bc0 <xTaskIncrementTick.part.0+0xdc>
 8007b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b80:	f383 8811 	msr	BASEPRI, r3
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	f3bf 8f4f 	dsb	sy
 8007b8c:	e7fe      	b.n	8007b8c <xTaskIncrementTick.part.0+0xa8>
 8007b8e:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007c1c <xTaskIncrementTick.part.0+0x138>
 8007b92:	f8df a08c 	ldr.w	sl, [pc, #140]	@ 8007c20 <xTaskIncrementTick.part.0+0x13c>
BaseType_t xSwitchRequired = pdFALSE;
 8007b96:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007b98:	f8da 3000 	ldr.w	r3, [sl]
			if( xYieldPending != pdFALSE )
 8007b9c:	491c      	ldr	r1, [pc, #112]	@ (8007c10 <xTaskIncrementTick.part.0+0x12c>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	f859 2003 	ldr.w	r2, [r9, r3]
			if( xYieldPending != pdFALSE )
 8007baa:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 8007bac:	2a02      	cmp	r2, #2
 8007bae:	bf28      	it	cs
 8007bb0:	2501      	movcs	r5, #1
				xSwitchRequired = pdTRUE;
 8007bb2:	2b00      	cmp	r3, #0
}
 8007bb4:	bf0c      	ite	eq
 8007bb6:	4628      	moveq	r0, r5
 8007bb8:	2001      	movne	r0, #1
 8007bba:	b003      	add	sp, #12
 8007bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8007bc0:	4a14      	ldr	r2, [pc, #80]	@ (8007c14 <xTaskIncrementTick.part.0+0x130>)
 8007bc2:	6818      	ldr	r0, [r3, #0]
 8007bc4:	6811      	ldr	r1, [r2, #0]
 8007bc6:	6019      	str	r1, [r3, #0]
 8007bc8:	4913      	ldr	r1, [pc, #76]	@ (8007c18 <xTaskIncrementTick.part.0+0x134>)
 8007bca:	6010      	str	r0, [r2, #0]
 8007bcc:	680a      	ldr	r2, [r1, #0]
 8007bce:	3201      	adds	r2, #1
 8007bd0:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	6812      	ldr	r2, [r2, #0]
 8007bd6:	b93a      	cbnz	r2, 8007be8 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8007c08 <xTaskIncrementTick.part.0+0x124>)
 8007bda:	9301      	str	r3, [sp, #4]
 8007bdc:	461a      	mov	r2, r3
 8007bde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	4613      	mov	r3, r2
 8007be6:	e788      	b.n	8007afa <xTaskIncrementTick.part.0+0x16>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007be8:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bea:	4a07      	ldr	r2, [pc, #28]	@ (8007c08 <xTaskIncrementTick.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bec:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bee:	9201      	str	r2, [sp, #4]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	6013      	str	r3, [r2, #0]
 8007bf6:	4613      	mov	r3, r2
	}
}
 8007bf8:	e77f      	b.n	8007afa <xTaskIncrementTick.part.0+0x16>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bfa:	9a01      	ldr	r2, [sp, #4]
 8007bfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007c00:	6013      	str	r3, [r2, #0]
					break;
 8007c02:	e7c9      	b.n	8007b98 <xTaskIncrementTick.part.0+0xb4>
 8007c04:	20001178 	.word	0x20001178
 8007c08:	2000115c 	.word	0x2000115c
 8007c0c:	200011c4 	.word	0x200011c4
 8007c10:	20001168 	.word	0x20001168
 8007c14:	200011c0 	.word	0x200011c0
 8007c18:	20001164 	.word	0x20001164
 8007c1c:	200011f0 	.word	0x200011f0
 8007c20:	20001650 	.word	0x20001650
 8007c24:	20001174 	.word	0x20001174

08007c28 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8007c28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8007c2c:	4d42      	ldr	r5, [pc, #264]	@ (8007d38 <xTaskResumeAll.part.0+0x110>)
	taskENTER_CRITICAL();
 8007c2e:	f000 ff31 	bl	8008a94 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8007c32:	682b      	ldr	r3, [r5, #0]
 8007c34:	3b01      	subs	r3, #1
 8007c36:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c38:	682b      	ldr	r3, [r5, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d165      	bne.n	8007d0a <xTaskResumeAll.part.0+0xe2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8007d3c <xTaskResumeAll.part.0+0x114>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d061      	beq.n	8007d0a <xTaskResumeAll.part.0+0xe2>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c46:	4e3e      	ldr	r6, [pc, #248]	@ (8007d40 <xTaskResumeAll.part.0+0x118>)
 8007c48:	6833      	ldr	r3, [r6, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d070      	beq.n	8007d30 <xTaskResumeAll.part.0+0x108>
 8007c4e:	4f3d      	ldr	r7, [pc, #244]	@ (8007d44 <xTaskResumeAll.part.0+0x11c>)
 8007c50:	f8df 9100 	ldr.w	r9, [pc, #256]	@ 8007d54 <xTaskResumeAll.part.0+0x12c>
 8007c54:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 8007d58 <xTaskResumeAll.part.0+0x130>
 8007c58:	f8df a100 	ldr.w	sl, [pc, #256]	@ 8007d5c <xTaskResumeAll.part.0+0x134>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c5c:	68f3      	ldr	r3, [r6, #12]
 8007c5e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c60:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c64:	f104 0018 	add.w	r0, r4, #24
 8007c68:	f7fe fd58 	bl	800671c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c6c:	4658      	mov	r0, fp
 8007c6e:	f7fe fd55 	bl	800671c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c72:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007c74:	683a      	ldr	r2, [r7, #0]
 8007c76:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	4659      	mov	r1, fp
 8007c7e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007c82:	bf88      	it	hi
 8007c84:	603b      	strhi	r3, [r7, #0]
 8007c86:	f7fe fd23 	bl	80066d0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c8e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d33f      	bcc.n	8007d16 <xTaskResumeAll.part.0+0xee>
						xYieldPending = pdTRUE;
 8007c96:	2301      	movs	r3, #1
 8007c98:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c9c:	6833      	ldr	r3, [r6, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1dc      	bne.n	8007c5c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ca2:	4b29      	ldr	r3, [pc, #164]	@ (8007d48 <xTaskResumeAll.part.0+0x120>)
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	6812      	ldr	r2, [r2, #0]
 8007ca8:	2a00      	cmp	r2, #0
 8007caa:	d03c      	beq.n	8007d26 <xTaskResumeAll.part.0+0xfe>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cac:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cae:	4b27      	ldr	r3, [pc, #156]	@ (8007d4c <xTaskResumeAll.part.0+0x124>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cb2:	68d2      	ldr	r2, [r2, #12]
 8007cb4:	6852      	ldr	r2, [r2, #4]
 8007cb6:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007cb8:	4e25      	ldr	r6, [pc, #148]	@ (8007d50 <xTaskResumeAll.part.0+0x128>)
 8007cba:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8007cbc:	b194      	cbz	r4, 8007ce4 <xTaskResumeAll.part.0+0xbc>
								xYieldPending = pdTRUE;
 8007cbe:	2701      	movs	r7, #1
 8007cc0:	e006      	b.n	8007cd0 <xTaskResumeAll.part.0+0xa8>
 8007cc2:	f7ff ff0f 	bl	8007ae4 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8007cc6:	b108      	cbz	r0, 8007ccc <xTaskResumeAll.part.0+0xa4>
								xYieldPending = pdTRUE;
 8007cc8:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007ccc:	3c01      	subs	r4, #1
 8007cce:	d008      	beq.n	8007ce2 <xTaskResumeAll.part.0+0xba>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d0f5      	beq.n	8007cc2 <xTaskResumeAll.part.0+0x9a>
		++xPendedTicks;
 8007cd6:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007cd8:	3c01      	subs	r4, #1
		++xPendedTicks;
 8007cda:	f103 0301 	add.w	r3, r3, #1
 8007cde:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007ce0:	d1f6      	bne.n	8007cd0 <xTaskResumeAll.part.0+0xa8>
						xPendedTicks = 0;
 8007ce2:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8007ce4:	f8da 3000 	ldr.w	r3, [sl]
 8007ce8:	b17b      	cbz	r3, 8007d0a <xTaskResumeAll.part.0+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
 8007cea:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cf2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8007cfe:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8007d00:	f000 feea 	bl	8008ad8 <vPortExitCritical>
}
 8007d04:	4620      	mov	r0, r4
 8007d06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 8007d0a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8007d0c:	f000 fee4 	bl	8008ad8 <vPortExitCritical>
}
 8007d10:	4620      	mov	r0, r4
 8007d12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d16:	6833      	ldr	r3, [r6, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d19f      	bne.n	8007c5c <xTaskResumeAll.part.0+0x34>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d48 <xTaskResumeAll.part.0+0x120>)
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	2a00      	cmp	r2, #0
 8007d24:	d1c2      	bne.n	8007cac <xTaskResumeAll.part.0+0x84>
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d26:	4b09      	ldr	r3, [pc, #36]	@ (8007d4c <xTaskResumeAll.part.0+0x124>)
 8007d28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	e7c3      	b.n	8007cb8 <xTaskResumeAll.part.0+0x90>
 8007d30:	f8df a028 	ldr.w	sl, [pc, #40]	@ 8007d5c <xTaskResumeAll.part.0+0x134>
 8007d34:	e7c0      	b.n	8007cb8 <xTaskResumeAll.part.0+0x90>
 8007d36:	bf00      	nop
 8007d38:	20001158 	.word	0x20001158
 8007d3c:	2000117c 	.word	0x2000117c
 8007d40:	200011ac 	.word	0x200011ac
 8007d44:	20001174 	.word	0x20001174
 8007d48:	200011c4 	.word	0x200011c4
 8007d4c:	2000115c 	.word	0x2000115c
 8007d50:	2000116c 	.word	0x2000116c
 8007d54:	200011f0 	.word	0x200011f0
 8007d58:	20001650 	.word	0x20001650
 8007d5c:	20001168 	.word	0x20001168

08007d60 <xTaskCreateStatic>:
	{
 8007d60:	b530      	push	{r4, r5, lr}
 8007d62:	b087      	sub	sp, #28
 8007d64:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8007d66:	b1c4      	cbz	r4, 8007d9a <xTaskCreateStatic+0x3a>
		configASSERT( pxTaskBuffer != NULL );
 8007d68:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007d6a:	b16d      	cbz	r5, 8007d88 <xTaskCreateStatic+0x28>
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d6c:	25a8      	movs	r5, #168	@ 0xa8
 8007d6e:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d70:	9d05      	ldr	r5, [sp, #20]
 8007d72:	2da8      	cmp	r5, #168	@ 0xa8
 8007d74:	d01a      	beq.n	8007dac <xTaskCreateStatic+0x4c>
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	e7fe      	b.n	8007d86 <xTaskCreateStatic+0x26>
 8007d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8c:	f383 8811 	msr	BASEPRI, r3
 8007d90:	f3bf 8f6f 	isb	sy
 8007d94:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8007d98:	e7fe      	b.n	8007d98 <xTaskCreateStatic+0x38>
 8007d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8007daa:	e7fe      	b.n	8007daa <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007dac:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007dae:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007db0:	2402      	movs	r4, #2
 8007db2:	f885 40a5 	strb.w	r4, [r5, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007db6:	ac04      	add	r4, sp, #16
 8007db8:	e9cd 4501 	strd	r4, r5, [sp, #4]
 8007dbc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007dbe:	9400      	str	r4, [sp, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007dc0:	9c05      	ldr	r4, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007dc2:	f7ff fdb1 	bl	8007928 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dc6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007dc8:	f7ff fd28 	bl	800781c <prvAddNewTaskToReadyList>
	}
 8007dcc:	9804      	ldr	r0, [sp, #16]
 8007dce:	b007      	add	sp, #28
 8007dd0:	bd30      	pop	{r4, r5, pc}
 8007dd2:	bf00      	nop

08007dd4 <xTaskCreate>:
	{
 8007dd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007dd8:	4607      	mov	r7, r0
 8007dda:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ddc:	0090      	lsls	r0, r2, #2
	{
 8007dde:	4615      	mov	r5, r2
 8007de0:	4688      	mov	r8, r1
 8007de2:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007de4:	f000 ffb6 	bl	8008d54 <pvPortMalloc>
			if( pxStack != NULL )
 8007de8:	b1f0      	cbz	r0, 8007e28 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007dea:	4604      	mov	r4, r0
 8007dec:	20a8      	movs	r0, #168	@ 0xa8
 8007dee:	f000 ffb1 	bl	8008d54 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8007df2:	4606      	mov	r6, r0
 8007df4:	b1a8      	cbz	r0, 8007e22 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8007df6:	6304      	str	r4, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007df8:	2400      	movs	r4, #0
 8007dfa:	f886 40a5 	strb.w	r4, [r6, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007dfe:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8007e00:	9401      	str	r4, [sp, #4]
 8007e02:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007e04:	9602      	str	r6, [sp, #8]
 8007e06:	464b      	mov	r3, r9
 8007e08:	462a      	mov	r2, r5
 8007e0a:	4641      	mov	r1, r8
 8007e0c:	4638      	mov	r0, r7
 8007e0e:	9400      	str	r4, [sp, #0]
 8007e10:	f7ff fd8a 	bl	8007928 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e14:	4630      	mov	r0, r6
 8007e16:	f7ff fd01 	bl	800781c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e1a:	2001      	movs	r0, #1
	}
 8007e1c:	b005      	add	sp, #20
 8007e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8007e22:	4620      	mov	r0, r4
 8007e24:	f001 f854 	bl	8008ed0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 8007e2c:	b005      	add	sp, #20
 8007e2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e32:	bf00      	nop

08007e34 <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 8007e34:	b340      	cbz	r0, 8007e88 <vTaskDelayUntil+0x54>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007e36:	b941      	cbnz	r1, 8007e4a <vTaskDelayUntil+0x16>
 8007e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3c:	f383 8811 	msr	BASEPRI, r3
 8007e40:	f3bf 8f6f 	isb	sy
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	e7fe      	b.n	8007e48 <vTaskDelayUntil+0x14>
	{
 8007e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 8007e4e:	4d31      	ldr	r5, [pc, #196]	@ (8007f14 <vTaskDelayUntil+0xe0>)
 8007e50:	682b      	ldr	r3, [r5, #0]
 8007e52:	bb13      	cbnz	r3, 8007e9a <vTaskDelayUntil+0x66>
	++uxSchedulerSuspended;
 8007e54:	682b      	ldr	r3, [r5, #0]
 8007e56:	3301      	adds	r3, #1
 8007e58:	602b      	str	r3, [r5, #0]
			const TickType_t xConstTickCount = xTickCount;
 8007e5a:	4e2f      	ldr	r6, [pc, #188]	@ (8007f18 <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007e5c:	6803      	ldr	r3, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8007e5e:	6832      	ldr	r2, [r6, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007e60:	185c      	adds	r4, r3, r1
 8007e62:	bf2c      	ite	cs
 8007e64:	2101      	movcs	r1, #1
 8007e66:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d91f      	bls.n	8007eac <vTaskDelayUntil+0x78>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007e6c:	b9f9      	cbnz	r1, 8007eae <vTaskDelayUntil+0x7a>
			*pxPreviousWakeTime = xTimeToWake;
 8007e6e:	6004      	str	r4, [r0, #0]
	configASSERT( uxSchedulerSuspended );
 8007e70:	682b      	ldr	r3, [r5, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d133      	bne.n	8007ede <vTaskDelayUntil+0xaa>
 8007e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	e7fe      	b.n	8007e86 <vTaskDelayUntil+0x52>
 8007e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8c:	f383 8811 	msr	BASEPRI, r3
 8007e90:	f3bf 8f6f 	isb	sy
 8007e94:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 8007e98:	e7fe      	b.n	8007e98 <vTaskDelayUntil+0x64>
 8007e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9e:	f383 8811 	msr	BASEPRI, r3
 8007ea2:	f3bf 8f6f 	isb	sy
 8007ea6:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 8007eaa:	e7fe      	b.n	8007eaa <vTaskDelayUntil+0x76>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007eac:	b909      	cbnz	r1, 8007eb2 <vTaskDelayUntil+0x7e>
 8007eae:	42a2      	cmp	r2, r4
 8007eb0:	d2dd      	bcs.n	8007e6e <vTaskDelayUntil+0x3a>
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007eb2:	4f1a      	ldr	r7, [pc, #104]	@ (8007f1c <vTaskDelayUntil+0xe8>)
const TickType_t xConstTickCount = xTickCount;
 8007eb4:	f8d6 8000 	ldr.w	r8, [r6]
			*pxPreviousWakeTime = xTimeToWake;
 8007eb8:	6004      	str	r4, [r0, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007eba:	6838      	ldr	r0, [r7, #0]
 8007ebc:	eba8 0602 	sub.w	r6, r8, r2
 8007ec0:	3004      	adds	r0, #4
 8007ec2:	f7fe fc2b 	bl	800671c <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007ec6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ec8:	683b      	ldr	r3, [r7, #0]

			if( xTimeToWake < xConstTickCount )
 8007eca:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ecc:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ece:	d915      	bls.n	8007efc <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ed0:	4b13      	ldr	r3, [pc, #76]	@ (8007f20 <vTaskDelayUntil+0xec>)
 8007ed2:	6818      	ldr	r0, [r3, #0]
 8007ed4:	6839      	ldr	r1, [r7, #0]
 8007ed6:	3104      	adds	r1, #4
 8007ed8:	f7fe fc08 	bl	80066ec <vListInsert>
 8007edc:	e7c8      	b.n	8007e70 <vTaskDelayUntil+0x3c>
 8007ede:	f7ff fea3 	bl	8007c28 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8007ee2:	b948      	cbnz	r0, 8007ef8 <vTaskDelayUntil+0xc4>
			portYIELD_WITHIN_API();
 8007ee4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eec:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007ef0:	f3bf 8f4f 	dsb	sy
 8007ef4:	f3bf 8f6f 	isb	sy
	}
 8007ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007efc:	4b09      	ldr	r3, [pc, #36]	@ (8007f24 <vTaskDelayUntil+0xf0>)
 8007efe:	6818      	ldr	r0, [r3, #0]
 8007f00:	6839      	ldr	r1, [r7, #0]
 8007f02:	3104      	adds	r1, #4
 8007f04:	f7fe fbf2 	bl	80066ec <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f08:	4b07      	ldr	r3, [pc, #28]	@ (8007f28 <vTaskDelayUntil+0xf4>)
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 8007f0e:	bf38      	it	cc
 8007f10:	601c      	strcc	r4, [r3, #0]
 8007f12:	e7ad      	b.n	8007e70 <vTaskDelayUntil+0x3c>
 8007f14:	20001158 	.word	0x20001158
 8007f18:	20001178 	.word	0x20001178
 8007f1c:	20001650 	.word	0x20001650
 8007f20:	200011c0 	.word	0x200011c0
 8007f24:	200011c4 	.word	0x200011c4
 8007f28:	2000115c 	.word	0x2000115c

08007f2c <vTaskDelay>:
	{
 8007f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f2e:	b950      	cbnz	r0, 8007f46 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8007f30:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f38:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	f3bf 8f6f 	isb	sy
	}
 8007f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8007f46:	4d1e      	ldr	r5, [pc, #120]	@ (8007fc0 <vTaskDelay+0x94>)
 8007f48:	682b      	ldr	r3, [r5, #0]
 8007f4a:	b143      	cbz	r3, 8007f5e <vTaskDelay+0x32>
 8007f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f50:	f383 8811 	msr	BASEPRI, r3
 8007f54:	f3bf 8f6f 	isb	sy
 8007f58:	f3bf 8f4f 	dsb	sy
 8007f5c:	e7fe      	b.n	8007f5c <vTaskDelay+0x30>
	++uxSchedulerSuspended;
 8007f5e:	682b      	ldr	r3, [r5, #0]
 8007f60:	3301      	adds	r3, #1
 8007f62:	4604      	mov	r4, r0
 8007f64:	602b      	str	r3, [r5, #0]
const TickType_t xConstTickCount = xTickCount;
 8007f66:	4b17      	ldr	r3, [pc, #92]	@ (8007fc4 <vTaskDelay+0x98>)
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f68:	4e17      	ldr	r6, [pc, #92]	@ (8007fc8 <vTaskDelay+0x9c>)
const TickType_t xConstTickCount = xTickCount;
 8007f6a:	681f      	ldr	r7, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f6c:	6830      	ldr	r0, [r6, #0]
 8007f6e:	3004      	adds	r0, #4
 8007f70:	f7fe fbd4 	bl	800671c <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f74:	6833      	ldr	r3, [r6, #0]
 8007f76:	19e4      	adds	r4, r4, r7
 8007f78:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f7a:	d310      	bcc.n	8007f9e <vTaskDelay+0x72>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f7c:	4b13      	ldr	r3, [pc, #76]	@ (8007fcc <vTaskDelay+0xa0>)
 8007f7e:	6818      	ldr	r0, [r3, #0]
 8007f80:	6831      	ldr	r1, [r6, #0]
 8007f82:	3104      	adds	r1, #4
 8007f84:	f7fe fbb2 	bl	80066ec <vListInsert>
	configASSERT( uxSchedulerSuspended );
 8007f88:	682b      	ldr	r3, [r5, #0]
 8007f8a:	b9a3      	cbnz	r3, 8007fb6 <vTaskDelay+0x8a>
 8007f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f90:	f383 8811 	msr	BASEPRI, r3
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	e7fe      	b.n	8007f9c <vTaskDelay+0x70>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd0 <vTaskDelay+0xa4>)
 8007fa0:	6818      	ldr	r0, [r3, #0]
 8007fa2:	6831      	ldr	r1, [r6, #0]
 8007fa4:	3104      	adds	r1, #4
 8007fa6:	f7fe fba1 	bl	80066ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007faa:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd4 <vTaskDelay+0xa8>)
 8007fac:	681a      	ldr	r2, [r3, #0]
 8007fae:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8007fb0:	bf38      	it	cc
 8007fb2:	601c      	strcc	r4, [r3, #0]
 8007fb4:	e7e8      	b.n	8007f88 <vTaskDelay+0x5c>
 8007fb6:	f7ff fe37 	bl	8007c28 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	d0b8      	beq.n	8007f30 <vTaskDelay+0x4>
	}
 8007fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc0:	20001158 	.word	0x20001158
 8007fc4:	20001178 	.word	0x20001178
 8007fc8:	20001650 	.word	0x20001650
 8007fcc:	200011c0 	.word	0x200011c0
 8007fd0:	200011c4 	.word	0x200011c4
 8007fd4:	2000115c 	.word	0x2000115c

08007fd8 <vTaskStartScheduler>:
{
 8007fd8:	b530      	push	{r4, r5, lr}
 8007fda:	b08b      	sub	sp, #44	@ 0x2c
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fdc:	aa07      	add	r2, sp, #28
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fde:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fe0:	a906      	add	r1, sp, #24
 8007fe2:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fe4:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fe8:	f7fe fb44 	bl	8006674 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007fec:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007ff0:	9d05      	ldr	r5, [sp, #20]
		configASSERT( puxStackBuffer != NULL );
 8007ff2:	b1bb      	cbz	r3, 8008024 <vTaskStartScheduler+0x4c>
		configASSERT( pxTaskBuffer != NULL );
 8007ff4:	b16d      	cbz	r5, 8008012 <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ff6:	21a8      	movs	r1, #168	@ 0xa8
 8007ff8:	9109      	str	r1, [sp, #36]	@ 0x24
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ffa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ffc:	29a8      	cmp	r1, #168	@ 0xa8
 8007ffe:	d01a      	beq.n	8008036 <vTaskStartScheduler+0x5e>
 8008000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	e7fe      	b.n	8008010 <vTaskStartScheduler+0x38>
 8008012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008016:	f383 8811 	msr	BASEPRI, r3
 800801a:	f3bf 8f6f 	isb	sy
 800801e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8008022:	e7fe      	b.n	8008022 <vTaskStartScheduler+0x4a>
 8008024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008028:	f383 8811 	msr	BASEPRI, r3
 800802c:	f3bf 8f6f 	isb	sy
 8008030:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8008034:	e7fe      	b.n	8008034 <vTaskStartScheduler+0x5c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008036:	632b      	str	r3, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008038:	2102      	movs	r1, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800803a:	ab08      	add	r3, sp, #32
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800803c:	f885 10a5 	strb.w	r1, [r5, #165]	@ 0xa5
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008040:	9809      	ldr	r0, [sp, #36]	@ 0x24
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008042:	491c      	ldr	r1, [pc, #112]	@ (80080b4 <vTaskStartScheduler+0xdc>)
 8008044:	481c      	ldr	r0, [pc, #112]	@ (80080b8 <vTaskStartScheduler+0xe0>)
 8008046:	9400      	str	r4, [sp, #0]
 8008048:	e9cd 3501 	strd	r3, r5, [sp, #4]
 800804c:	4623      	mov	r3, r4
 800804e:	f7ff fc6b 	bl	8007928 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008052:	4628      	mov	r0, r5
 8008054:	f7ff fbe2 	bl	800781c <prvAddNewTaskToReadyList>
		return xReturn;
 8008058:	9b08      	ldr	r3, [sp, #32]
		if( xIdleTaskHandle != NULL )
 800805a:	b17b      	cbz	r3, 800807c <vTaskStartScheduler+0xa4>
			xReturn = xTimerCreateTimerTask();
 800805c:	f000 fc52 	bl	8008904 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8008060:	2801      	cmp	r0, #1
			xReturn = xTimerCreateTimerTask();
 8008062:	4603      	mov	r3, r0
	if( xReturn == pdPASS )
 8008064:	d00c      	beq.n	8008080 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008066:	3301      	adds	r3, #1
 8008068:	d108      	bne.n	800807c <vTaskStartScheduler+0xa4>
 800806a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806e:	f383 8811 	msr	BASEPRI, r3
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	e7fe      	b.n	800807a <vTaskStartScheduler+0xa2>
}
 800807c:	b00b      	add	sp, #44	@ 0x2c
 800807e:	bd30      	pop	{r4, r5, pc}
 8008080:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8008084:	f382 8811 	msr	BASEPRI, r2
 8008088:	f3bf 8f6f 	isb	sy
 800808c:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008090:	4a0a      	ldr	r2, [pc, #40]	@ (80080bc <vTaskStartScheduler+0xe4>)
 8008092:	490b      	ldr	r1, [pc, #44]	@ (80080c0 <vTaskStartScheduler+0xe8>)
 8008094:	6812      	ldr	r2, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8008096:	480b      	ldr	r0, [pc, #44]	@ (80080c4 <vTaskStartScheduler+0xec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008098:	3254      	adds	r2, #84	@ 0x54
 800809a:	600a      	str	r2, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800809c:	490a      	ldr	r1, [pc, #40]	@ (80080c8 <vTaskStartScheduler+0xf0>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800809e:	4a0b      	ldr	r2, [pc, #44]	@ (80080cc <vTaskStartScheduler+0xf4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 80080a0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80080a4:	6005      	str	r5, [r0, #0]
		xSchedulerRunning = pdTRUE;
 80080a6:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080a8:	6014      	str	r4, [r2, #0]
}
 80080aa:	b00b      	add	sp, #44	@ 0x2c
 80080ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 80080b0:	f000 bd82 	b.w	8008bb8 <xPortStartScheduler>
 80080b4:	0800ddf4 	.word	0x0800ddf4
 80080b8:	08007a45 	.word	0x08007a45
 80080bc:	20001650 	.word	0x20001650
 80080c0:	20000188 	.word	0x20000188
 80080c4:	2000115c 	.word	0x2000115c
 80080c8:	20001170 	.word	0x20001170
 80080cc:	20001178 	.word	0x20001178

080080d0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80080d0:	4a02      	ldr	r2, [pc, #8]	@ (80080dc <vTaskSuspendAll+0xc>)
 80080d2:	6813      	ldr	r3, [r2, #0]
 80080d4:	3301      	adds	r3, #1
 80080d6:	6013      	str	r3, [r2, #0]
}
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	20001158 	.word	0x20001158

080080e0 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80080e0:	4b06      	ldr	r3, [pc, #24]	@ (80080fc <xTaskResumeAll+0x1c>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	b943      	cbnz	r3, 80080f8 <xTaskResumeAll+0x18>
 80080e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ea:	f383 8811 	msr	BASEPRI, r3
 80080ee:	f3bf 8f6f 	isb	sy
 80080f2:	f3bf 8f4f 	dsb	sy
 80080f6:	e7fe      	b.n	80080f6 <xTaskResumeAll+0x16>
 80080f8:	f7ff bd96 	b.w	8007c28 <xTaskResumeAll.part.0>
 80080fc:	20001158 	.word	0x20001158

08008100 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8008100:	4b01      	ldr	r3, [pc, #4]	@ (8008108 <xTaskGetTickCount+0x8>)
 8008102:	6818      	ldr	r0, [r3, #0]
}
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	20001178 	.word	0x20001178

0800810c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800810c:	4b05      	ldr	r3, [pc, #20]	@ (8008124 <xTaskIncrementTick+0x18>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	b90b      	cbnz	r3, 8008116 <xTaskIncrementTick+0xa>
 8008112:	f7ff bce7 	b.w	8007ae4 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8008116:	4a04      	ldr	r2, [pc, #16]	@ (8008128 <xTaskIncrementTick+0x1c>)
 8008118:	6813      	ldr	r3, [r2, #0]
 800811a:	3301      	adds	r3, #1
}
 800811c:	2000      	movs	r0, #0
		++xPendedTicks;
 800811e:	6013      	str	r3, [r2, #0]
}
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	20001158 	.word	0x20001158
 8008128:	2000116c 	.word	0x2000116c

0800812c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800812c:	4b1f      	ldr	r3, [pc, #124]	@ (80081ac <vTaskSwitchContext+0x80>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	b11b      	cbz	r3, 800813a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8008132:	4b1f      	ldr	r3, [pc, #124]	@ (80081b0 <vTaskSwitchContext+0x84>)
 8008134:	2201      	movs	r2, #1
 8008136:	601a      	str	r2, [r3, #0]
 8008138:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800813a:	4a1d      	ldr	r2, [pc, #116]	@ (80081b0 <vTaskSwitchContext+0x84>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800813c:	491d      	ldr	r1, [pc, #116]	@ (80081b4 <vTaskSwitchContext+0x88>)
{
 800813e:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008140:	4c1d      	ldr	r4, [pc, #116]	@ (80081b8 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8008142:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800814a:	0092      	lsls	r2, r2, #2
 800814c:	0098      	lsls	r0, r3, #2
 800814e:	588a      	ldr	r2, [r1, r2]
 8008150:	b942      	cbnz	r2, 8008164 <vTaskSwitchContext+0x38>
 8008152:	b313      	cbz	r3, 800819a <vTaskSwitchContext+0x6e>
 8008154:	3b01      	subs	r3, #1
 8008156:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800815a:	0098      	lsls	r0, r3, #2
 800815c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008160:	2a00      	cmp	r2, #0
 8008162:	d0f6      	beq.n	8008152 <vTaskSwitchContext+0x26>
 8008164:	4418      	add	r0, r3
 8008166:	eb01 0c80 	add.w	ip, r1, r0, lsl #2
 800816a:	4662      	mov	r2, ip
 800816c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8008170:	6849      	ldr	r1, [r1, #4]
 8008172:	f8cc 1004 	str.w	r1, [ip, #4]
 8008176:	3208      	adds	r2, #8
 8008178:	4291      	cmp	r1, r2
 800817a:	bf08      	it	eq
 800817c:	6849      	ldreq	r1, [r1, #4]
 800817e:	4a0f      	ldr	r2, [pc, #60]	@ (80081bc <vTaskSwitchContext+0x90>)
 8008180:	bf08      	it	eq
 8008182:	f8cc 1004 	streq.w	r1, [ip, #4]
 8008186:	68c9      	ldr	r1, [r1, #12]
 8008188:	6011      	str	r1, [r2, #0]
 800818a:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800818c:	6813      	ldr	r3, [r2, #0]
 800818e:	4a0c      	ldr	r2, [pc, #48]	@ (80081c0 <vTaskSwitchContext+0x94>)
}
 8008190:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008194:	3354      	adds	r3, #84	@ 0x54
 8008196:	6013      	str	r3, [r2, #0]
}
 8008198:	4770      	bx	lr
 800819a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819e:	f383 8811 	msr	BASEPRI, r3
 80081a2:	f3bf 8f6f 	isb	sy
 80081a6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80081aa:	e7fe      	b.n	80081aa <vTaskSwitchContext+0x7e>
 80081ac:	20001158 	.word	0x20001158
 80081b0:	20001168 	.word	0x20001168
 80081b4:	200011f0 	.word	0x200011f0
 80081b8:	20001174 	.word	0x20001174
 80081bc:	20001650 	.word	0x20001650
 80081c0:	20000188 	.word	0x20000188

080081c4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80081c4:	b1d0      	cbz	r0, 80081fc <vTaskPlaceOnEventList+0x38>
{
 80081c6:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80081c8:	4d1a      	ldr	r5, [pc, #104]	@ (8008234 <vTaskPlaceOnEventList+0x70>)
 80081ca:	460c      	mov	r4, r1
 80081cc:	6829      	ldr	r1, [r5, #0]
 80081ce:	3118      	adds	r1, #24
 80081d0:	f7fe fa8c 	bl	80066ec <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 80081d4:	4b18      	ldr	r3, [pc, #96]	@ (8008238 <vTaskPlaceOnEventList+0x74>)
 80081d6:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081d8:	6828      	ldr	r0, [r5, #0]
 80081da:	3004      	adds	r0, #4
 80081dc:	f7fe fa9e 	bl	800671c <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081e0:	1c63      	adds	r3, r4, #1
 80081e2:	d014      	beq.n	800820e <vTaskPlaceOnEventList+0x4a>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081e4:	682b      	ldr	r3, [r5, #0]
 80081e6:	19a4      	adds	r4, r4, r6
 80081e8:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80081ea:	d317      	bcc.n	800821c <vTaskPlaceOnEventList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081ec:	4b13      	ldr	r3, [pc, #76]	@ (800823c <vTaskPlaceOnEventList+0x78>)
 80081ee:	6818      	ldr	r0, [r3, #0]
 80081f0:	6829      	ldr	r1, [r5, #0]
}
 80081f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081f6:	3104      	adds	r1, #4
 80081f8:	f7fe ba78 	b.w	80066ec <vListInsert>
 80081fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800820c:	e7fe      	b.n	800820c <vTaskPlaceOnEventList+0x48>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800820e:	6829      	ldr	r1, [r5, #0]
 8008210:	480b      	ldr	r0, [pc, #44]	@ (8008240 <vTaskPlaceOnEventList+0x7c>)
}
 8008212:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008216:	3104      	adds	r1, #4
 8008218:	f7fe ba5a 	b.w	80066d0 <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800821c:	4b09      	ldr	r3, [pc, #36]	@ (8008244 <vTaskPlaceOnEventList+0x80>)
 800821e:	6818      	ldr	r0, [r3, #0]
 8008220:	6829      	ldr	r1, [r5, #0]
 8008222:	3104      	adds	r1, #4
 8008224:	f7fe fa62 	bl	80066ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008228:	4b07      	ldr	r3, [pc, #28]	@ (8008248 <vTaskPlaceOnEventList+0x84>)
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800822e:	bf38      	it	cc
 8008230:	601c      	strcc	r4, [r3, #0]
}
 8008232:	bd70      	pop	{r4, r5, r6, pc}
 8008234:	20001650 	.word	0x20001650
 8008238:	20001178 	.word	0x20001178
 800823c:	200011c0 	.word	0x200011c0
 8008240:	20001180 	.word	0x20001180
 8008244:	200011c4 	.word	0x200011c4
 8008248:	2000115c 	.word	0x2000115c

0800824c <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
 800824c:	b330      	cbz	r0, 800829c <vTaskPlaceOnEventListRestricted+0x50>
	{
 800824e:	b570      	push	{r4, r5, r6, lr}
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008250:	4e1d      	ldr	r6, [pc, #116]	@ (80082c8 <vTaskPlaceOnEventListRestricted+0x7c>)
 8008252:	460c      	mov	r4, r1
 8008254:	6831      	ldr	r1, [r6, #0]
 8008256:	4615      	mov	r5, r2
 8008258:	3118      	adds	r1, #24
 800825a:	f7fe fa39 	bl	80066d0 <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 800825e:	4b1b      	ldr	r3, [pc, #108]	@ (80082cc <vTaskPlaceOnEventListRestricted+0x80>)
		if( xWaitIndefinitely != pdFALSE )
 8008260:	b985      	cbnz	r5, 8008284 <vTaskPlaceOnEventListRestricted+0x38>
const TickType_t xConstTickCount = xTickCount;
 8008262:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008264:	6830      	ldr	r0, [r6, #0]
 8008266:	3004      	adds	r0, #4
 8008268:	f7fe fa58 	bl	800671c <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800826c:	6833      	ldr	r3, [r6, #0]
 800826e:	1964      	adds	r4, r4, r5
 8008270:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008272:	d31c      	bcc.n	80082ae <vTaskPlaceOnEventListRestricted+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008274:	4b16      	ldr	r3, [pc, #88]	@ (80082d0 <vTaskPlaceOnEventListRestricted+0x84>)
 8008276:	6818      	ldr	r0, [r3, #0]
 8008278:	6831      	ldr	r1, [r6, #0]
	}
 800827a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800827e:	3104      	adds	r1, #4
 8008280:	f7fe ba34 	b.w	80066ec <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8008284:	681b      	ldr	r3, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008286:	6830      	ldr	r0, [r6, #0]
 8008288:	3004      	adds	r0, #4
 800828a:	f7fe fa47 	bl	800671c <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800828e:	6831      	ldr	r1, [r6, #0]
 8008290:	4810      	ldr	r0, [pc, #64]	@ (80082d4 <vTaskPlaceOnEventListRestricted+0x88>)
	}
 8008292:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008296:	3104      	adds	r1, #4
 8008298:	f7fe ba1a 	b.w	80066d0 <vListInsertEnd>
 800829c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 80082ac:	e7fe      	b.n	80082ac <vTaskPlaceOnEventListRestricted+0x60>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082ae:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <vTaskPlaceOnEventListRestricted+0x8c>)
 80082b0:	6818      	ldr	r0, [r3, #0]
 80082b2:	6831      	ldr	r1, [r6, #0]
 80082b4:	3104      	adds	r1, #4
 80082b6:	f7fe fa19 	bl	80066ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80082ba:	4b08      	ldr	r3, [pc, #32]	@ (80082dc <vTaskPlaceOnEventListRestricted+0x90>)
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80082c0:	bf38      	it	cc
 80082c2:	601c      	strcc	r4, [r3, #0]
	}
 80082c4:	bd70      	pop	{r4, r5, r6, pc}
 80082c6:	bf00      	nop
 80082c8:	20001650 	.word	0x20001650
 80082cc:	20001178 	.word	0x20001178
 80082d0:	200011c0 	.word	0x200011c0
 80082d4:	20001180 	.word	0x20001180
 80082d8:	200011c4 	.word	0x200011c4
 80082dc:	2000115c 	.word	0x2000115c

080082e0 <xTaskRemoveFromEventList>:
{
 80082e0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082e2:	68c3      	ldr	r3, [r0, #12]
 80082e4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80082e6:	b34c      	cbz	r4, 800833c <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082e8:	f104 0518 	add.w	r5, r4, #24
 80082ec:	4628      	mov	r0, r5
 80082ee:	f7fe fa15 	bl	800671c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082f2:	4b17      	ldr	r3, [pc, #92]	@ (8008350 <xTaskRemoveFromEventList+0x70>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	b173      	cbz	r3, 8008316 <xTaskRemoveFromEventList+0x36>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80082f8:	4816      	ldr	r0, [pc, #88]	@ (8008354 <xTaskRemoveFromEventList+0x74>)
 80082fa:	4629      	mov	r1, r5
 80082fc:	f7fe f9e8 	bl	80066d0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008300:	4b15      	ldr	r3, [pc, #84]	@ (8008358 <xTaskRemoveFromEventList+0x78>)
 8008302:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008308:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800830a:	bf83      	ittte	hi
 800830c:	4b13      	ldrhi	r3, [pc, #76]	@ (800835c <xTaskRemoveFromEventList+0x7c>)
 800830e:	2001      	movhi	r0, #1
 8008310:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8008312:	2000      	movls	r0, #0
}
 8008314:	bd38      	pop	{r3, r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008316:	1d25      	adds	r5, r4, #4
 8008318:	4628      	mov	r0, r5
 800831a:	f7fe f9ff 	bl	800671c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800831e:	4a10      	ldr	r2, [pc, #64]	@ (8008360 <xTaskRemoveFromEventList+0x80>)
 8008320:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008322:	6811      	ldr	r1, [r2, #0]
 8008324:	480f      	ldr	r0, [pc, #60]	@ (8008364 <xTaskRemoveFromEventList+0x84>)
 8008326:	428b      	cmp	r3, r1
 8008328:	bf88      	it	hi
 800832a:	6013      	strhi	r3, [r2, #0]
 800832c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008330:	4629      	mov	r1, r5
 8008332:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008336:	f7fe f9cb 	bl	80066d0 <vListInsertEnd>
 800833a:	e7e1      	b.n	8008300 <xTaskRemoveFromEventList+0x20>
 800833c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008340:	f383 8811 	msr	BASEPRI, r3
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800834c:	e7fe      	b.n	800834c <xTaskRemoveFromEventList+0x6c>
 800834e:	bf00      	nop
 8008350:	20001158 	.word	0x20001158
 8008354:	200011ac 	.word	0x200011ac
 8008358:	20001650 	.word	0x20001650
 800835c:	20001168 	.word	0x20001168
 8008360:	20001174 	.word	0x20001174
 8008364:	200011f0 	.word	0x200011f0

08008368 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008368:	4a03      	ldr	r2, [pc, #12]	@ (8008378 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800836a:	4b04      	ldr	r3, [pc, #16]	@ (800837c <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800836c:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	e9c0 2300 	strd	r2, r3, [r0]
}
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	20001164 	.word	0x20001164
 800837c:	20001178 	.word	0x20001178

08008380 <xTaskCheckForTimeOut>:
{
 8008380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8008382:	b308      	cbz	r0, 80083c8 <xTaskCheckForTimeOut+0x48>
	configASSERT( pxTicksToWait );
 8008384:	460d      	mov	r5, r1
 8008386:	b1b1      	cbz	r1, 80083b6 <xTaskCheckForTimeOut+0x36>
 8008388:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800838a:	f000 fb83 	bl	8008a94 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800838e:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8008390:	4a1a      	ldr	r2, [pc, #104]	@ (80083fc <xTaskCheckForTimeOut+0x7c>)
			if( *pxTicksToWait == portMAX_DELAY )
 8008392:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8008394:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008396:	d02c      	beq.n	80083f2 <xTaskCheckForTimeOut+0x72>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008398:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8008400 <xTaskCheckForTimeOut+0x80>
 800839c:	e9d4 6000 	ldrd	r6, r0, [r4]
 80083a0:	f8dc 7000 	ldr.w	r7, [ip]
 80083a4:	42be      	cmp	r6, r7
 80083a6:	d018      	beq.n	80083da <xTaskCheckForTimeOut+0x5a>
 80083a8:	4288      	cmp	r0, r1
 80083aa:	d816      	bhi.n	80083da <xTaskCheckForTimeOut+0x5a>
			xReturn = pdTRUE;
 80083ac:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 80083ae:	f000 fb93 	bl	8008ad8 <vPortExitCritical>
}
 80083b2:	4620      	mov	r0, r4
 80083b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 80083c6:	e7fe      	b.n	80083c6 <xTaskCheckForTimeOut+0x46>
 80083c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083cc:	f383 8811 	msr	BASEPRI, r3
 80083d0:	f3bf 8f6f 	isb	sy
 80083d4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80083d8:	e7fe      	b.n	80083d8 <xTaskCheckForTimeOut+0x58>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083da:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80083de:	4573      	cmp	r3, lr
 80083e0:	d909      	bls.n	80083f6 <xTaskCheckForTimeOut+0x76>
			*pxTicksToWait -= xElapsedTime;
 80083e2:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80083e4:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80083e8:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 80083ea:	4403      	add	r3, r0
 80083ec:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80083ee:	e9c4 1200 	strd	r1, r2, [r4]
				xReturn = pdFALSE;
 80083f2:	2400      	movs	r4, #0
 80083f4:	e7db      	b.n	80083ae <xTaskCheckForTimeOut+0x2e>
			*pxTicksToWait = 0;
 80083f6:	2300      	movs	r3, #0
 80083f8:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 80083fa:	e7d7      	b.n	80083ac <xTaskCheckForTimeOut+0x2c>
 80083fc:	20001178 	.word	0x20001178
 8008400:	20001164 	.word	0x20001164

08008404 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008404:	4b01      	ldr	r3, [pc, #4]	@ (800840c <vTaskMissedYield+0x8>)
 8008406:	2201      	movs	r2, #1
 8008408:	601a      	str	r2, [r3, #0]
}
 800840a:	4770      	bx	lr
 800840c:	20001168 	.word	0x20001168

08008410 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8008410:	4b01      	ldr	r3, [pc, #4]	@ (8008418 <xTaskGetCurrentTaskHandle+0x8>)
 8008412:	6818      	ldr	r0, [r3, #0]
	}
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	20001650 	.word	0x20001650

0800841c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800841c:	4b05      	ldr	r3, [pc, #20]	@ (8008434 <xTaskGetSchedulerState+0x18>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	b133      	cbz	r3, 8008430 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008422:	4b05      	ldr	r3, [pc, #20]	@ (8008438 <xTaskGetSchedulerState+0x1c>)
 8008424:	6818      	ldr	r0, [r3, #0]
 8008426:	fab0 f080 	clz	r0, r0
 800842a:	0940      	lsrs	r0, r0, #5
 800842c:	0040      	lsls	r0, r0, #1
 800842e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008430:	2001      	movs	r0, #1
	}
 8008432:	4770      	bx	lr
 8008434:	20001170 	.word	0x20001170
 8008438:	20001158 	.word	0x20001158

0800843c <xTaskPriorityInherit>:
	{
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800843e:	4604      	mov	r4, r0
 8008440:	b1c8      	cbz	r0, 8008476 <xTaskPriorityInherit+0x3a>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008442:	4d1b      	ldr	r5, [pc, #108]	@ (80084b0 <xTaskPriorityInherit+0x74>)
 8008444:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8008446:	682a      	ldr	r2, [r5, #0]
 8008448:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800844a:	4293      	cmp	r3, r2
 800844c:	d214      	bcs.n	8008478 <xTaskPriorityInherit+0x3c>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800844e:	6982      	ldr	r2, [r0, #24]
 8008450:	2a00      	cmp	r2, #0
 8008452:	db04      	blt.n	800845e <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008454:	682a      	ldr	r2, [r5, #0]
 8008456:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008458:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800845c:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800845e:	4e15      	ldr	r6, [pc, #84]	@ (80084b4 <xTaskPriorityInherit+0x78>)
 8008460:	6962      	ldr	r2, [r4, #20]
 8008462:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008466:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800846a:	429a      	cmp	r2, r3
 800846c:	d00c      	beq.n	8008488 <xTaskPriorityInherit+0x4c>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800846e:	682b      	ldr	r3, [r5, #0]
 8008470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008472:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 8008474:	2001      	movs	r0, #1
	}
 8008476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008478:	682b      	ldr	r3, [r5, #0]
 800847a:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 800847c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800847e:	4298      	cmp	r0, r3
 8008480:	bf2c      	ite	cs
 8008482:	2000      	movcs	r0, #0
 8008484:	2001      	movcc	r0, #1
	}
 8008486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008488:	1d27      	adds	r7, r4, #4
 800848a:	4638      	mov	r0, r7
 800848c:	f7fe f946 	bl	800671c <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008490:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008492:	4b09      	ldr	r3, [pc, #36]	@ (80084b8 <xTaskPriorityInherit+0x7c>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008494:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008496:	681a      	ldr	r2, [r3, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008498:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800849a:	4290      	cmp	r0, r2
 800849c:	bf88      	it	hi
 800849e:	6018      	strhi	r0, [r3, #0]
 80084a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80084a4:	4639      	mov	r1, r7
 80084a6:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 80084aa:	f7fe f911 	bl	80066d0 <vListInsertEnd>
 80084ae:	e7e1      	b.n	8008474 <xTaskPriorityInherit+0x38>
 80084b0:	20001650 	.word	0x20001650
 80084b4:	200011f0 	.word	0x200011f0
 80084b8:	20001174 	.word	0x20001174

080084bc <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80084bc:	b308      	cbz	r0, 8008502 <xTaskPriorityDisinherit+0x46>
	{
 80084be:	b538      	push	{r3, r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 80084c0:	4b1d      	ldr	r3, [pc, #116]	@ (8008538 <xTaskPriorityDisinherit+0x7c>)
 80084c2:	681c      	ldr	r4, [r3, #0]
 80084c4:	4284      	cmp	r4, r0
 80084c6:	d008      	beq.n	80084da <xTaskPriorityDisinherit+0x1e>
 80084c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084cc:	f383 8811 	msr	BASEPRI, r3
 80084d0:	f3bf 8f6f 	isb	sy
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	e7fe      	b.n	80084d8 <xTaskPriorityDisinherit+0x1c>
			configASSERT( pxTCB->uxMutexesHeld );
 80084da:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80084dc:	b143      	cbz	r3, 80084f0 <xTaskPriorityDisinherit+0x34>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80084e0:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 80084e2:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084e4:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80084e6:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084e8:	d000      	beq.n	80084ec <xTaskPriorityDisinherit+0x30>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084ea:	b163      	cbz	r3, 8008506 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 80084ec:	2000      	movs	r0, #0
	}
 80084ee:	bd38      	pop	{r3, r4, r5, pc}
 80084f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008500:	e7fe      	b.n	8008500 <xTaskPriorityDisinherit+0x44>
	BaseType_t xReturn = pdFALSE;
 8008502:	2000      	movs	r0, #0
	}
 8008504:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008506:	1d25      	adds	r5, r4, #4
 8008508:	4628      	mov	r0, r5
 800850a:	f7fe f907 	bl	800671c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800850e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					prvAddTaskToReadyList( pxTCB );
 8008510:	4a0a      	ldr	r2, [pc, #40]	@ (800853c <xTaskPriorityDisinherit+0x80>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008512:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008514:	f1c3 0038 	rsb	r0, r3, #56	@ 0x38
 8008518:	61a0      	str	r0, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800851a:	6810      	ldr	r0, [r2, #0]
 800851c:	4283      	cmp	r3, r0
 800851e:	4808      	ldr	r0, [pc, #32]	@ (8008540 <xTaskPriorityDisinherit+0x84>)
 8008520:	bf88      	it	hi
 8008522:	6013      	strhi	r3, [r2, #0]
 8008524:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008528:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800852c:	4629      	mov	r1, r5
 800852e:	f7fe f8cf 	bl	80066d0 <vListInsertEnd>
					xReturn = pdTRUE;
 8008532:	2001      	movs	r0, #1
	}
 8008534:	bd38      	pop	{r3, r4, r5, pc}
 8008536:	bf00      	nop
 8008538:	20001650 	.word	0x20001650
 800853c:	20001174 	.word	0x20001174
 8008540:	200011f0 	.word	0x200011f0

08008544 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8008544:	2800      	cmp	r0, #0
 8008546:	d03d      	beq.n	80085c4 <vTaskPriorityDisinheritAfterTimeout+0x80>
			configASSERT( pxTCB->uxMutexesHeld );
 8008548:	6d03      	ldr	r3, [r0, #80]	@ 0x50
	{
 800854a:	b570      	push	{r4, r5, r6, lr}
 800854c:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 800854e:	b14b      	cbz	r3, 8008564 <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008550:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008552:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008554:	4281      	cmp	r1, r0
 8008556:	bf38      	it	cc
 8008558:	4601      	movcc	r1, r0
			if( pxTCB->uxPriority != uxPriorityToUse )
 800855a:	428a      	cmp	r2, r1
 800855c:	d001      	beq.n	8008562 <vTaskPriorityDisinheritAfterTimeout+0x1e>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800855e:	2b01      	cmp	r3, #1
 8008560:	d009      	beq.n	8008576 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8008562:	bd70      	pop	{r4, r5, r6, pc}
 8008564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8008574:	e7fe      	b.n	8008574 <vTaskPriorityDisinheritAfterTimeout+0x30>
					configASSERT( pxTCB != pxCurrentTCB );
 8008576:	4b18      	ldr	r3, [pc, #96]	@ (80085d8 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	42a3      	cmp	r3, r4
 800857c:	d023      	beq.n	80085c6 <vTaskPriorityDisinheritAfterTimeout+0x82>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800857e:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8008580:	62e1      	str	r1, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008582:	2b00      	cmp	r3, #0
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008584:	bfa8      	it	ge
 8008586:	f1c1 0138 	rsbge	r1, r1, #56	@ 0x38
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800858a:	4d14      	ldr	r5, [pc, #80]	@ (80085dc <vTaskPriorityDisinheritAfterTimeout+0x98>)
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800858c:	bfa8      	it	ge
 800858e:	61a1      	strge	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008590:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008594:	6961      	ldr	r1, [r4, #20]
 8008596:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 800859a:	4299      	cmp	r1, r3
 800859c:	d1e1      	bne.n	8008562 <vTaskPriorityDisinheritAfterTimeout+0x1e>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800859e:	1d26      	adds	r6, r4, #4
 80085a0:	4630      	mov	r0, r6
 80085a2:	f7fe f8bb 	bl	800671c <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 80085a6:	4b0e      	ldr	r3, [pc, #56]	@ (80085e0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 80085a8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	4290      	cmp	r0, r2
 80085ae:	bf88      	it	hi
 80085b0:	6018      	strhi	r0, [r3, #0]
 80085b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80085b6:	4631      	mov	r1, r6
 80085b8:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	}
 80085bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 80085c0:	f7fe b886 	b.w	80066d0 <vListInsertEnd>
 80085c4:	4770      	bx	lr
 80085c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ca:	f383 8811 	msr	BASEPRI, r3
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 80085d6:	e7fe      	b.n	80085d6 <vTaskPriorityDisinheritAfterTimeout+0x92>
 80085d8:	20001650 	.word	0x20001650
 80085dc:	200011f0 	.word	0x200011f0
 80085e0:	20001174 	.word	0x20001174

080085e4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80085e4:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <pvTaskIncrementMutexHeldCount+0x14>)
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	b11a      	cbz	r2, 80085f2 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80085ea:	6819      	ldr	r1, [r3, #0]
 80085ec:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80085ee:	3201      	adds	r2, #1
 80085f0:	650a      	str	r2, [r1, #80]	@ 0x50
		return pxCurrentTCB;
 80085f2:	6818      	ldr	r0, [r3, #0]
	}
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	20001650 	.word	0x20001650

080085fc <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008600:	4e21      	ldr	r6, [pc, #132]	@ (8008688 <prvSwitchTimerLists+0x8c>)
 8008602:	b084      	sub	sp, #16

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008604:	e00d      	b.n	8008622 <prvSwitchTimerLists+0x26>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008606:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008608:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800860a:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800860c:	1d25      	adds	r5, r4, #4
 800860e:	4628      	mov	r0, r5
 8008610:	f7fe f884 	bl	800671c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008614:	6a23      	ldr	r3, [r4, #32]
 8008616:	4620      	mov	r0, r4
 8008618:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800861a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800861e:	075b      	lsls	r3, r3, #29
 8008620:	d40a      	bmi.n	8008638 <prvSwitchTimerLists+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008622:	6833      	ldr	r3, [r6, #0]
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	2a00      	cmp	r2, #0
 8008628:	d1ed      	bne.n	8008606 <prvSwitchTimerLists+0xa>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 800862a:	4a18      	ldr	r2, [pc, #96]	@ (800868c <prvSwitchTimerLists+0x90>)
 800862c:	6811      	ldr	r1, [r2, #0]
 800862e:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 8008630:	6013      	str	r3, [r2, #0]
}
 8008632:	b004      	add	sp, #16
 8008634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008638:	69a3      	ldr	r3, [r4, #24]
	if( xTimerQueue != NULL )
 800863a:	f8df 8054 	ldr.w	r8, [pc, #84]	@ 8008690 <prvSwitchTimerLists+0x94>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800863e:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8008640:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008642:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 8008644:	d205      	bcs.n	8008652 <prvSwitchTimerLists+0x56>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008646:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008648:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800864a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800864c:	f7fe f84e 	bl	80066ec <vListInsert>
 8008650:	e7e7      	b.n	8008622 <prvSwitchTimerLists+0x26>
	if( xTimerQueue != NULL )
 8008652:	f8d8 3000 	ldr.w	r3, [r8]
		xMessage.xMessageID = xCommandID;
 8008656:	2500      	movs	r5, #0
	if( xTimerQueue != NULL )
 8008658:	b16b      	cbz	r3, 8008676 <prvSwitchTimerLists+0x7a>
		xMessage.xMessageID = xCommandID;
 800865a:	e9cd 5700 	strd	r5, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800865e:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008660:	f7ff fedc 	bl	800841c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008664:	f8d8 0000 	ldr.w	r0, [r8]
 8008668:	462b      	mov	r3, r5
 800866a:	462a      	mov	r2, r5
 800866c:	4669      	mov	r1, sp
 800866e:	f7fe f9fd 	bl	8006a6c <xQueueGenericSend>
				configASSERT( xResult );
 8008672:	2800      	cmp	r0, #0
 8008674:	d1d5      	bne.n	8008622 <prvSwitchTimerLists+0x26>
 8008676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f3bf 8f4f 	dsb	sy
 8008686:	e7fe      	b.n	8008686 <prvSwitchTimerLists+0x8a>
 8008688:	20001754 	.word	0x20001754
 800868c:	20001750 	.word	0x20001750
 8008690:	2000174c 	.word	0x2000174c

08008694 <prvTimerTask>:
{
 8008694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008698:	4e96      	ldr	r6, [pc, #600]	@ (80088f4 <prvTimerTask+0x260>)
 800869a:	4d97      	ldr	r5, [pc, #604]	@ (80088f8 <prvTimerTask+0x264>)
 800869c:	4c97      	ldr	r4, [pc, #604]	@ (80088fc <prvTimerTask+0x268>)
 800869e:	b08b      	sub	sp, #44	@ 0x2c
					portYIELD_WITHIN_API();
 80086a0:	f04f 29e0 	mov.w	r9, #3758153728	@ 0xe000e000
 80086a4:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80086a8:	6832      	ldr	r2, [r6, #0]
 80086aa:	6817      	ldr	r7, [r2, #0]
 80086ac:	2f00      	cmp	r7, #0
 80086ae:	f040 80a7 	bne.w	8008800 <prvTimerTask+0x16c>
	vTaskSuspendAll();
 80086b2:	f7ff fd0d 	bl	80080d0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80086b6:	f7ff fd23 	bl	8008100 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80086ba:	682a      	ldr	r2, [r5, #0]
 80086bc:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 80086be:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80086c0:	f0c0 80ad 	bcc.w	800881e <prvTimerTask+0x18a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086c4:	4b8e      	ldr	r3, [pc, #568]	@ (8008900 <prvTimerTask+0x26c>)
	xLastTime = xTimeNow;
 80086c6:	6028      	str	r0, [r5, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	6812      	ldr	r2, [r2, #0]
 80086cc:	fab2 f282 	clz	r2, r2
 80086d0:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80086d2:	6820      	ldr	r0, [r4, #0]
 80086d4:	eba7 010a 	sub.w	r1, r7, sl
 80086d8:	f7ff f83c 	bl	8007754 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80086dc:	f7ff fd00 	bl	80080e0 <xTaskResumeAll>
 80086e0:	b928      	cbnz	r0, 80086ee <prvTimerTask+0x5a>
					portYIELD_WITHIN_API();
 80086e2:	f8c9 8d04 	str.w	r8, [r9, #3332]	@ 0xd04
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086ee:	6820      	ldr	r0, [r4, #0]
 80086f0:	2200      	movs	r2, #0
 80086f2:	a902      	add	r1, sp, #8
 80086f4:	f7fe fc38 	bl	8006f68 <xQueueReceive>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d0d5      	beq.n	80086a8 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086fc:	9b02      	ldr	r3, [sp, #8]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086fe:	9804      	ldr	r0, [sp, #16]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008700:	2b00      	cmp	r3, #0
 8008702:	db75      	blt.n	80087f0 <prvTimerTask+0x15c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008704:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	b113      	cbz	r3, 8008710 <prvTimerTask+0x7c>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800870a:	1d38      	adds	r0, r7, #4
 800870c:	f7fe f806 	bl	800671c <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8008710:	f7ff fcf6 	bl	8008100 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8008714:	682b      	ldr	r3, [r5, #0]
 8008716:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8008718:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 800871a:	f0c0 8087 	bcc.w	800882c <prvTimerTask+0x198>
			switch( xMessage.xMessageID )
 800871e:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8008720:	f8c5 b000 	str.w	fp, [r5]
			switch( xMessage.xMessageID )
 8008724:	2b09      	cmp	r3, #9
 8008726:	d8e2      	bhi.n	80086ee <prvTimerTask+0x5a>
 8008728:	e8df f003 	tbb	[pc, r3]
 800872c:	52050505 	.word	0x52050505
 8008730:	0505593c 	.word	0x0505593c
 8008734:	3c52      	.short	0x3c52
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008736:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800873a:	9b03      	ldr	r3, [sp, #12]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800873c:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800873e:	f042 0201 	orr.w	r2, r2, #1
 8008742:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	1899      	adds	r1, r3, r2
 800874a:	bf2c      	ite	cs
 800874c:	2001      	movcs	r0, #1
 800874e:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8008750:	4559      	cmp	r1, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008752:	6079      	str	r1, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8008754:	d86d      	bhi.n	8008832 <prvTimerTask+0x19e>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008756:	ebab 0303 	sub.w	r3, fp, r3
 800875a:	429a      	cmp	r2, r3
 800875c:	d832      	bhi.n	80087c4 <prvTimerTask+0x130>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800875e:	6a3b      	ldr	r3, [r7, #32]
 8008760:	4638      	mov	r0, r7
 8008762:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008764:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008768:	0759      	lsls	r1, r3, #29
 800876a:	d5c0      	bpl.n	80086ee <prvTimerTask+0x5a>
	if( xTimerQueue != NULL )
 800876c:	6821      	ldr	r1, [r4, #0]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	69ba      	ldr	r2, [r7, #24]
	if( xTimerQueue != NULL )
 8008772:	b171      	cbz	r1, 8008792 <prvTimerTask+0xfe>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008774:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008776:	e9cd 3707 	strd	r3, r7, [sp, #28]
		xMessage.xMessageID = xCommandID;
 800877a:	2700      	movs	r7, #0
 800877c:	9706      	str	r7, [sp, #24]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800877e:	f7ff fe4d 	bl	800841c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008782:	6820      	ldr	r0, [r4, #0]
 8008784:	463b      	mov	r3, r7
 8008786:	463a      	mov	r2, r7
 8008788:	a906      	add	r1, sp, #24
 800878a:	f7fe f96f 	bl	8006a6c <xQueueGenericSend>
							configASSERT( xResult );
 800878e:	2800      	cmp	r0, #0
 8008790:	d1ad      	bne.n	80086ee <prvTimerTask+0x5a>
 8008792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008796:	f383 8811 	msr	BASEPRI, r3
 800879a:	f3bf 8f6f 	isb	sy
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	e7fe      	b.n	80087a2 <prvTimerTask+0x10e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087a4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80087a8:	9b03      	ldr	r3, [sp, #12]
 80087aa:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087ac:	f042 0201 	orr.w	r2, r2, #1
 80087b0:	f887 2028 	strb.w	r2, [r7, #40]	@ 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 8093 	beq.w	80088e0 <prvTimerTask+0x24c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80087ba:	445b      	add	r3, fp
	if( xNextExpiryTime <= xTimeNow )
 80087bc:	455b      	cmp	r3, fp
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80087be:	607b      	str	r3, [r7, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80087c0:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 80087c2:	d83a      	bhi.n	800883a <prvTimerTask+0x1a6>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80087c4:	4b4e      	ldr	r3, [pc, #312]	@ (8008900 <prvTimerTask+0x26c>)
 80087c6:	1d39      	adds	r1, r7, #4
 80087c8:	6818      	ldr	r0, [r3, #0]
 80087ca:	f7fd ff8f 	bl	80066ec <vListInsert>
 80087ce:	e78e      	b.n	80086ee <prvTimerTask+0x5a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087d0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087d4:	f023 0301 	bic.w	r3, r3, #1
 80087d8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
					break;
 80087dc:	e787      	b.n	80086ee <prvTimerTask+0x5a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80087de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087e2:	079a      	lsls	r2, r3, #30
 80087e4:	d549      	bpl.n	800887a <prvTimerTask+0x1e6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80087ee:	e77e      	b.n	80086ee <prvTimerTask+0x5a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80087f0:	9b03      	ldr	r3, [sp, #12]
 80087f2:	9905      	ldr	r1, [sp, #20]
 80087f4:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80087f6:	9b02      	ldr	r3, [sp, #8]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f6ff af78 	blt.w	80086ee <prvTimerTask+0x5a>
 80087fe:	e781      	b.n	8008704 <prvTimerTask+0x70>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008800:	68d3      	ldr	r3, [r2, #12]
 8008802:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 8008804:	f7ff fc64 	bl	80080d0 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8008808:	f7ff fc7a 	bl	8008100 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800880c:	682a      	ldr	r2, [r5, #0]
 800880e:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 8008810:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8008812:	d804      	bhi.n	800881e <prvTimerTask+0x18a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008814:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 8008816:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008818:	d914      	bls.n	8008844 <prvTimerTask+0x1b0>
 800881a:	2200      	movs	r2, #0
 800881c:	e759      	b.n	80086d2 <prvTimerTask+0x3e>
		prvSwitchTimerLists();
 800881e:	f7ff feed 	bl	80085fc <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8008822:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 8008826:	f7ff fc5b 	bl	80080e0 <xTaskResumeAll>
 800882a:	e760      	b.n	80086ee <prvTimerTask+0x5a>
		prvSwitchTimerLists();
 800882c:	f7ff fee6 	bl	80085fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008830:	e775      	b.n	800871e <prvTimerTask+0x8a>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008832:	455b      	cmp	r3, fp
 8008834:	d901      	bls.n	800883a <prvTimerTask+0x1a6>
 8008836:	2800      	cmp	r0, #0
 8008838:	d091      	beq.n	800875e <prvTimerTask+0xca>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800883a:	6830      	ldr	r0, [r6, #0]
 800883c:	1d39      	adds	r1, r7, #4
 800883e:	f7fd ff55 	bl	80066ec <vListInsert>
 8008842:	e754      	b.n	80086ee <prvTimerTask+0x5a>
				( void ) xTaskResumeAll();
 8008844:	f7ff fc4c 	bl	80080e0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008848:	6832      	ldr	r2, [r6, #0]
 800884a:	68d2      	ldr	r2, [r2, #12]
 800884c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008850:	f10b 0104 	add.w	r1, fp, #4
 8008854:	4608      	mov	r0, r1
 8008856:	9101      	str	r1, [sp, #4]
 8008858:	f7fd ff60 	bl	800671c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800885c:	f89b 2028 	ldrb.w	r2, [fp, #40]	@ 0x28
 8008860:	9901      	ldr	r1, [sp, #4]
 8008862:	f012 0f04 	tst.w	r2, #4
 8008866:	d10c      	bne.n	8008882 <prvTimerTask+0x1ee>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008868:	f022 0201 	bic.w	r2, r2, #1
 800886c:	f88b 2028 	strb.w	r2, [fp, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008870:	f8db 3020 	ldr.w	r3, [fp, #32]
 8008874:	4658      	mov	r0, fp
 8008876:	4798      	blx	r3
}
 8008878:	e739      	b.n	80086ee <prvTimerTask+0x5a>
							vPortFree( pxTimer );
 800887a:	4638      	mov	r0, r7
 800887c:	f000 fb28 	bl	8008ed0 <vPortFree>
 8008880:	e735      	b.n	80086ee <prvTimerTask+0x5a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008882:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008886:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800888a:	183a      	adds	r2, r7, r0
	if( xNextExpiryTime <= xTimeNow )
 800888c:	4552      	cmp	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800888e:	f8cb 2004 	str.w	r2, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8008892:	d903      	bls.n	800889c <prvTimerTask+0x208>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008894:	6830      	ldr	r0, [r6, #0]
 8008896:	f7fd ff29 	bl	80066ec <vListInsert>
	return xProcessTimerNow;
 800889a:	e7e9      	b.n	8008870 <prvTimerTask+0x1dc>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800889c:	ebaa 0a07 	sub.w	sl, sl, r7
 80088a0:	4550      	cmp	r0, sl
 80088a2:	d818      	bhi.n	80088d6 <prvTimerTask+0x242>
	if( xTimerQueue != NULL )
 80088a4:	6822      	ldr	r2, [r4, #0]
 80088a6:	b16a      	cbz	r2, 80088c4 <prvTimerTask+0x230>
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80088a8:	e9cd 7b07 	strd	r7, fp, [sp, #28]
		xMessage.xMessageID = xCommandID;
 80088ac:	2700      	movs	r7, #0
 80088ae:	9706      	str	r7, [sp, #24]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80088b0:	f7ff fdb4 	bl	800841c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80088b4:	6820      	ldr	r0, [r4, #0]
 80088b6:	463b      	mov	r3, r7
 80088b8:	463a      	mov	r2, r7
 80088ba:	a906      	add	r1, sp, #24
 80088bc:	f7fe f8d6 	bl	8006a6c <xQueueGenericSend>
			configASSERT( xResult );
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1d5      	bne.n	8008870 <prvTimerTask+0x1dc>
 80088c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088c8:	f383 8811 	msr	BASEPRI, r3
 80088cc:	f3bf 8f6f 	isb	sy
 80088d0:	f3bf 8f4f 	dsb	sy
 80088d4:	e7fe      	b.n	80088d4 <prvTimerTask+0x240>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80088d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008900 <prvTimerTask+0x26c>)
 80088d8:	6818      	ldr	r0, [r3, #0]
 80088da:	f7fd ff07 	bl	80066ec <vListInsert>
	return xProcessTimerNow;
 80088de:	e7c7      	b.n	8008870 <prvTimerTask+0x1dc>
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80088f0:	e7fe      	b.n	80088f0 <prvTimerTask+0x25c>
 80088f2:	bf00      	nop
 80088f4:	20001754 	.word	0x20001754
 80088f8:	20001744 	.word	0x20001744
 80088fc:	2000174c 	.word	0x2000174c
 8008900:	20001750 	.word	0x20001750

08008904 <xTimerCreateTimerTask>:
{
 8008904:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8008906:	4c23      	ldr	r4, [pc, #140]	@ (8008994 <xTimerCreateTimerTask+0x90>)
{
 8008908:	b089      	sub	sp, #36	@ 0x24
	taskENTER_CRITICAL();
 800890a:	f000 f8c3 	bl	8008a94 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800890e:	6825      	ldr	r5, [r4, #0]
 8008910:	b335      	cbz	r5, 8008960 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008912:	f000 f8e1 	bl	8008ad8 <vPortExitCritical>
	if( xTimerQueue != NULL )
 8008916:	6823      	ldr	r3, [r4, #0]
 8008918:	b1cb      	cbz	r3, 800894e <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800891a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800891c:	aa07      	add	r2, sp, #28
 800891e:	a906      	add	r1, sp, #24
 8008920:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008922:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008926:	f7fd feb3 	bl	8006690 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800892a:	e9dd 0205 	ldrd	r0, r2, [sp, #20]
 800892e:	2302      	movs	r3, #2
 8008930:	e9cd 2001 	strd	r2, r0, [sp, #4]
 8008934:	9300      	str	r3, [sp, #0]
 8008936:	4918      	ldr	r1, [pc, #96]	@ (8008998 <xTimerCreateTimerTask+0x94>)
 8008938:	9a07      	ldr	r2, [sp, #28]
 800893a:	4818      	ldr	r0, [pc, #96]	@ (800899c <xTimerCreateTimerTask+0x98>)
 800893c:	4623      	mov	r3, r4
 800893e:	f7ff fa0f 	bl	8007d60 <xTaskCreateStatic>
 8008942:	4b17      	ldr	r3, [pc, #92]	@ (80089a0 <xTimerCreateTimerTask+0x9c>)
 8008944:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8008946:	b110      	cbz	r0, 800894e <xTimerCreateTimerTask+0x4a>
}
 8008948:	2001      	movs	r0, #1
 800894a:	b009      	add	sp, #36	@ 0x24
 800894c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800894e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800895e:	e7fe      	b.n	800895e <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 8008960:	4f10      	ldr	r7, [pc, #64]	@ (80089a4 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 8008962:	4e11      	ldr	r6, [pc, #68]	@ (80089a8 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 8008964:	4638      	mov	r0, r7
 8008966:	f7fd fea3 	bl	80066b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800896a:	4630      	mov	r0, r6
 800896c:	f7fd fea0 	bl	80066b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008970:	4a0e      	ldr	r2, [pc, #56]	@ (80089ac <xTimerCreateTimerTask+0xa8>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008972:	9500      	str	r5, [sp, #0]
			pxCurrentTimerList = &xActiveTimerList1;
 8008974:	6017      	str	r7, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008976:	4a0e      	ldr	r2, [pc, #56]	@ (80089b0 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008978:	4b0e      	ldr	r3, [pc, #56]	@ (80089b4 <xTimerCreateTimerTask+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 800897a:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800897c:	2110      	movs	r1, #16
 800897e:	4a0e      	ldr	r2, [pc, #56]	@ (80089b8 <xTimerCreateTimerTask+0xb4>)
 8008980:	200a      	movs	r0, #10
 8008982:	f7fd ff1b 	bl	80067bc <xQueueGenericCreateStatic>
 8008986:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8008988:	2800      	cmp	r0, #0
 800898a:	d0c2      	beq.n	8008912 <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800898c:	490b      	ldr	r1, [pc, #44]	@ (80089bc <xTimerCreateTimerTask+0xb8>)
 800898e:	f7fe feb9 	bl	8007704 <vQueueAddToRegistry>
 8008992:	e7be      	b.n	8008912 <xTimerCreateTimerTask+0xe>
 8008994:	2000174c 	.word	0x2000174c
 8008998:	0800de04 	.word	0x0800de04
 800899c:	08008695 	.word	0x08008695
 80089a0:	20001748 	.word	0x20001748
 80089a4:	2000176c 	.word	0x2000176c
 80089a8:	20001758 	.word	0x20001758
 80089ac:	20001754 	.word	0x20001754
 80089b0:	20001750 	.word	0x20001750
 80089b4:	20001654 	.word	0x20001654
 80089b8:	200016a4 	.word	0x200016a4
 80089bc:	0800ddfc 	.word	0x0800ddfc

080089c0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80089c0:	4808      	ldr	r0, [pc, #32]	@ (80089e4 <prvPortStartFirstTask+0x24>)
 80089c2:	6800      	ldr	r0, [r0, #0]
 80089c4:	6800      	ldr	r0, [r0, #0]
 80089c6:	f380 8808 	msr	MSP, r0
 80089ca:	f04f 0000 	mov.w	r0, #0
 80089ce:	f380 8814 	msr	CONTROL, r0
 80089d2:	b662      	cpsie	i
 80089d4:	b661      	cpsie	f
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	f3bf 8f6f 	isb	sy
 80089de:	df00      	svc	0
 80089e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80089e2:	0000      	.short	0x0000
 80089e4:	e000ed08 	.word	0xe000ed08

080089e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80089e8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80089f8 <vPortEnableVFP+0x10>
 80089ec:	6801      	ldr	r1, [r0, #0]
 80089ee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80089f2:	6001      	str	r1, [r0, #0]
 80089f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80089f6:	0000      	.short	0x0000
 80089f8:	e000ed88 	.word	0xe000ed88

080089fc <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 80089fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008a38 <prvTaskExitError+0x3c>)
 80089fe:	681b      	ldr	r3, [r3, #0]
{
 8008a00:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8008a02:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8008a04:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 8008a06:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8008a08:	d008      	beq.n	8008a1c <prvTaskExitError+0x20>
 8008a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0e:	f383 8811 	msr	BASEPRI, r3
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	f3bf 8f4f 	dsb	sy
 8008a1a:	e7fe      	b.n	8008a1a <prvTaskExitError+0x1e>
 8008a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008a2c:	9b01      	ldr	r3, [sp, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0fc      	beq.n	8008a2c <prvTaskExitError+0x30>
}
 8008a32:	b002      	add	sp, #8
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	2000000c 	.word	0x2000000c

08008a3c <pxPortInitialiseStack>:
{
 8008a3c:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a42:	4c07      	ldr	r4, [pc, #28]	@ (8008a60 <pxPortInitialiseStack+0x24>)
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a44:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a48:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a4c:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a50:	e940 4103 	strd	r4, r1, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a54:	e940 3209 	strd	r3, r2, [r0, #-36]	@ 0x24
}
 8008a58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a5c:	3844      	subs	r0, #68	@ 0x44
 8008a5e:	4770      	bx	lr
 8008a60:	080089fd 	.word	0x080089fd
	...

08008a70 <SVC_Handler>:
	__asm volatile (
 8008a70:	4b07      	ldr	r3, [pc, #28]	@ (8008a90 <pxCurrentTCBConst2>)
 8008a72:	6819      	ldr	r1, [r3, #0]
 8008a74:	6808      	ldr	r0, [r1, #0]
 8008a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7a:	f380 8809 	msr	PSP, r0
 8008a7e:	f3bf 8f6f 	isb	sy
 8008a82:	f04f 0000 	mov.w	r0, #0
 8008a86:	f380 8811 	msr	BASEPRI, r0
 8008a8a:	4770      	bx	lr
 8008a8c:	f3af 8000 	nop.w

08008a90 <pxCurrentTCBConst2>:
 8008a90:	20001650 	.word	0x20001650

08008a94 <vPortEnterCritical>:
 8008a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8008aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8008ad4 <vPortEnterCritical+0x40>)
 8008aa6:	6813      	ldr	r3, [r2, #0]
 8008aa8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8008aaa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8008aac:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8008aae:	d000      	beq.n	8008ab2 <vPortEnterCritical+0x1e>
}
 8008ab0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ab2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008ab6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d0f7      	beq.n	8008ab0 <vPortEnterCritical+0x1c>
 8008ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	e7fe      	b.n	8008ad0 <vPortEnterCritical+0x3c>
 8008ad2:	bf00      	nop
 8008ad4:	2000000c 	.word	0x2000000c

08008ad8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8008ad8:	4a08      	ldr	r2, [pc, #32]	@ (8008afc <vPortExitCritical+0x24>)
 8008ada:	6813      	ldr	r3, [r2, #0]
 8008adc:	b943      	cbnz	r3, 8008af0 <vPortExitCritical+0x18>
 8008ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae2:	f383 8811 	msr	BASEPRI, r3
 8008ae6:	f3bf 8f6f 	isb	sy
 8008aea:	f3bf 8f4f 	dsb	sy
 8008aee:	e7fe      	b.n	8008aee <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8008af0:	3b01      	subs	r3, #1
 8008af2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008af4:	b90b      	cbnz	r3, 8008afa <vPortExitCritical+0x22>
	__asm volatile
 8008af6:	f383 8811 	msr	BASEPRI, r3
}
 8008afa:	4770      	bx	lr
 8008afc:	2000000c 	.word	0x2000000c

08008b00 <PendSV_Handler>:
	__asm volatile
 8008b00:	f3ef 8009 	mrs	r0, PSP
 8008b04:	f3bf 8f6f 	isb	sy
 8008b08:	4b15      	ldr	r3, [pc, #84]	@ (8008b60 <pxCurrentTCBConst>)
 8008b0a:	681a      	ldr	r2, [r3, #0]
 8008b0c:	f01e 0f10 	tst.w	lr, #16
 8008b10:	bf08      	it	eq
 8008b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b1a:	6010      	str	r0, [r2, #0]
 8008b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008b24:	f380 8811 	msr	BASEPRI, r0
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f7ff fafc 	bl	800812c <vTaskSwitchContext>
 8008b34:	f04f 0000 	mov.w	r0, #0
 8008b38:	f380 8811 	msr	BASEPRI, r0
 8008b3c:	bc09      	pop	{r0, r3}
 8008b3e:	6819      	ldr	r1, [r3, #0]
 8008b40:	6808      	ldr	r0, [r1, #0]
 8008b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b46:	f01e 0f10 	tst.w	lr, #16
 8008b4a:	bf08      	it	eq
 8008b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008b50:	f380 8809 	msr	PSP, r0
 8008b54:	f3bf 8f6f 	isb	sy
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	f3af 8000 	nop.w

08008b60 <pxCurrentTCBConst>:
 8008b60:	20001650 	.word	0x20001650

08008b64 <xPortSysTickHandler>:
{
 8008b64:	b508      	push	{r3, lr}
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8008b76:	f7ff fac9 	bl	800810c <xTaskIncrementTick>
 8008b7a:	b128      	cbz	r0, 8008b88 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b7c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b84:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8008b88:	2300      	movs	r3, #0
 8008b8a:	f383 8811 	msr	BASEPRI, r3
}
 8008b8e:	bd08      	pop	{r3, pc}

08008b90 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b90:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008b94:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b96:	4906      	ldr	r1, [pc, #24]	@ (8008bb0 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b98:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b9a:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b9c:	680b      	ldr	r3, [r1, #0]
 8008b9e:	4905      	ldr	r1, [pc, #20]	@ (8008bb4 <vPortSetupTimerInterrupt+0x24>)
 8008ba0:	fba1 1303 	umull	r1, r3, r1, r3
 8008ba4:	099b      	lsrs	r3, r3, #6
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008ba6:	2007      	movs	r0, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008ba8:	3b01      	subs	r3, #1
 8008baa:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008bac:	6110      	str	r0, [r2, #16]
}
 8008bae:	4770      	bx	lr
 8008bb0:	20000000 	.word	0x20000000
 8008bb4:	10624dd3 	.word	0x10624dd3

08008bb8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008bb8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008bbc:	4a48      	ldr	r2, [pc, #288]	@ (8008ce0 <xPortStartScheduler+0x128>)
 8008bbe:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 8008bc2:	4291      	cmp	r1, r2
 8008bc4:	d041      	beq.n	8008c4a <xPortStartScheduler+0x92>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008bc6:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8008bca:	4b46      	ldr	r3, [pc, #280]	@ (8008ce4 <xPortStartScheduler+0x12c>)
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d033      	beq.n	8008c38 <xPortStartScheduler+0x80>
{
 8008bd0:	b570      	push	{r4, r5, r6, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bd2:	4b45      	ldr	r3, [pc, #276]	@ (8008ce8 <xPortStartScheduler+0x130>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bd4:	4c45      	ldr	r4, [pc, #276]	@ (8008cec <xPortStartScheduler+0x134>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bd6:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bd8:	4845      	ldr	r0, [pc, #276]	@ (8008cf0 <xPortStartScheduler+0x138>)
{
 8008bda:	b084      	sub	sp, #16
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bdc:	21ff      	movs	r1, #255	@ 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bde:	b2d2      	uxtb	r2, r2
 8008be0:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008be2:	7019      	strb	r1, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bec:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bf0:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bf4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bf8:	2107      	movs	r1, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bfa:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bfc:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bfe:	6001      	str	r1, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c00:	bf48      	it	mi
 8008c02:	2206      	movmi	r2, #6
 8008c04:	d50f      	bpl.n	8008c26 <xPortStartScheduler+0x6e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008c0a:	005b      	lsls	r3, r3, #1
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c12:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008c16:	061b      	lsls	r3, r3, #24
 8008c18:	4611      	mov	r1, r2
 8008c1a:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 8008c1e:	d4f2      	bmi.n	8008c06 <xPortStartScheduler+0x4e>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c20:	2903      	cmp	r1, #3
 8008c22:	d01b      	beq.n	8008c5c <xPortStartScheduler+0xa4>
 8008c24:	6001      	str	r1, [r0, #0]
	__asm volatile
 8008c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c2a:	f383 8811 	msr	BASEPRI, r3
 8008c2e:	f3bf 8f6f 	isb	sy
 8008c32:	f3bf 8f4f 	dsb	sy
 8008c36:	e7fe      	b.n	8008c36 <xPortStartScheduler+0x7e>
 8008c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3c:	f383 8811 	msr	BASEPRI, r3
 8008c40:	f3bf 8f6f 	isb	sy
 8008c44:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c48:	e7fe      	b.n	8008c48 <xPortStartScheduler+0x90>
 8008c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4e:	f383 8811 	msr	BASEPRI, r3
 8008c52:	f3bf 8f6f 	isb	sy
 8008c56:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c5a:	e7fe      	b.n	8008c5a <xPortStartScheduler+0xa2>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c5c:	9b02      	ldr	r3, [sp, #8]
 8008c5e:	4a22      	ldr	r2, [pc, #136]	@ (8008ce8 <xPortStartScheduler+0x130>)
	uxCriticalNesting = 0;
 8008c60:	4e24      	ldr	r6, [pc, #144]	@ (8008cf4 <xPortStartScheduler+0x13c>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c62:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c66:	f44f 7140 	mov.w	r1, #768	@ 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c6a:	b2db      	uxtb	r3, r3
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c6c:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c6e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c70:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008c74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008c78:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c7c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008c80:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008c84:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	uxCriticalNesting = 0;
 8008c88:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 8008c8a:	f7ff ff81 	bl	8008b90 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8008c8e:	6035      	str	r5, [r6, #0]
	vPortEnableVFP();
 8008c90:	f7ff feaa 	bl	80089e8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c94:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008c9c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008ca0:	f7ff fe8e 	bl	80089c0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008ca4:	f7ff fa42 	bl	800812c <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 8008ca8:	6833      	ldr	r3, [r6, #0]
volatile uint32_t ulDummy = 0;
 8008caa:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 8008cac:	3301      	adds	r3, #1
 8008cae:	d008      	beq.n	8008cc2 <xPortStartScheduler+0x10a>
 8008cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb4:	f383 8811 	msr	BASEPRI, r3
 8008cb8:	f3bf 8f6f 	isb	sy
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	e7fe      	b.n	8008cc0 <xPortStartScheduler+0x108>
 8008cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d0fc      	beq.n	8008cd2 <xPortStartScheduler+0x11a>
}
 8008cd8:	2000      	movs	r0, #0
 8008cda:	b004      	add	sp, #16
 8008cdc:	bd70      	pop	{r4, r5, r6, pc}
 8008cde:	bf00      	nop
 8008ce0:	410fc271 	.word	0x410fc271
 8008ce4:	410fc270 	.word	0x410fc270
 8008ce8:	e000e400 	.word	0xe000e400
 8008cec:	20001784 	.word	0x20001784
 8008cf0:	20001780 	.word	0x20001780
 8008cf4:	2000000c 	.word	0x2000000c

08008cf8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008cf8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008cfc:	2b0f      	cmp	r3, #15
 8008cfe:	d90e      	bls.n	8008d1e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d00:	4911      	ldr	r1, [pc, #68]	@ (8008d48 <vPortValidateInterruptPriority+0x50>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d02:	4a12      	ldr	r2, [pc, #72]	@ (8008d4c <vPortValidateInterruptPriority+0x54>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d04:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d06:	7812      	ldrb	r2, [r2, #0]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d908      	bls.n	8008d1e <vPortValidateInterruptPriority+0x26>
 8008d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d10:	f383 8811 	msr	BASEPRI, r3
 8008d14:	f3bf 8f6f 	isb	sy
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	e7fe      	b.n	8008d1c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d1e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008d22:	4a0b      	ldr	r2, [pc, #44]	@ (8008d50 <vPortValidateInterruptPriority+0x58>)
 8008d24:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8008d28:	6812      	ldr	r2, [r2, #0]
 8008d2a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d908      	bls.n	8008d44 <vPortValidateInterruptPriority+0x4c>
 8008d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d36:	f383 8811 	msr	BASEPRI, r3
 8008d3a:	f3bf 8f6f 	isb	sy
 8008d3e:	f3bf 8f4f 	dsb	sy
 8008d42:	e7fe      	b.n	8008d42 <vPortValidateInterruptPriority+0x4a>
	}
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	e000e3f0 	.word	0xe000e3f0
 8008d4c:	20001784 	.word	0x20001784
 8008d50:	20001780 	.word	0x20001780

08008d54 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d58:	4605      	mov	r5, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8008d5a:	f7ff f9b9 	bl	80080d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008d5e:	4a54      	ldr	r2, [pc, #336]	@ (8008eb0 <pvPortMalloc+0x15c>)
 8008d60:	6816      	ldr	r6, [r2, #0]
 8008d62:	2e00      	cmp	r6, #0
 8008d64:	d035      	beq.n	8008dd2 <pvPortMalloc+0x7e>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008d66:	4b53      	ldr	r3, [pc, #332]	@ (8008eb4 <pvPortMalloc+0x160>)
 8008d68:	681f      	ldr	r7, [r3, #0]
 8008d6a:	423d      	tst	r5, r7
 8008d6c:	d12b      	bne.n	8008dc6 <pvPortMalloc+0x72>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008d6e:	b355      	cbz	r5, 8008dc6 <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008d70:	f105 0408 	add.w	r4, r5, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008d74:	0768      	lsls	r0, r5, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008d76:	bf1c      	itt	ne
 8008d78:	f024 0407 	bicne.w	r4, r4, #7
 8008d7c:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d7e:	b314      	cbz	r4, 8008dc6 <pvPortMalloc+0x72>
 8008d80:	f8df c144 	ldr.w	ip, [pc, #324]	@ 8008ec8 <pvPortMalloc+0x174>
 8008d84:	f8dc 5000 	ldr.w	r5, [ip]
 8008d88:	42a5      	cmp	r5, r4
 8008d8a:	d31c      	bcc.n	8008dc6 <pvPortMalloc+0x72>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8008d8c:	484a      	ldr	r0, [pc, #296]	@ (8008eb8 <pvPortMalloc+0x164>)
 8008d8e:	6803      	ldr	r3, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d90:	e003      	b.n	8008d9a <pvPortMalloc+0x46>
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	b122      	cbz	r2, 8008da0 <pvPortMalloc+0x4c>
				{
					pxPreviousBlock = pxBlock;
 8008d96:	4618      	mov	r0, r3
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d98:	4613      	mov	r3, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d9a:	6859      	ldr	r1, [r3, #4]
 8008d9c:	42a1      	cmp	r1, r4
 8008d9e:	d3f8      	bcc.n	8008d92 <pvPortMalloc+0x3e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008da0:	42b3      	cmp	r3, r6
 8008da2:	d010      	beq.n	8008dc6 <pvPortMalloc+0x72>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	6002      	str	r2, [r0, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008da8:	1b08      	subs	r0, r1, r4
 8008daa:	2810      	cmp	r0, #16
 8008dac:	d947      	bls.n	8008e3e <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008dae:	191a      	adds	r2, r3, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008db0:	0751      	lsls	r1, r2, #29
 8008db2:	d02c      	beq.n	8008e0e <pvPortMalloc+0xba>
 8008db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	e7fe      	b.n	8008dc4 <pvPortMalloc+0x70>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008dc6:	f7ff f98b 	bl	80080e0 <xTaskResumeAll>
void *pvReturn = NULL;
 8008dca:	2400      	movs	r4, #0
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 8008dcc:	4620      	mov	r0, r4
 8008dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008dd2:	4b3a      	ldr	r3, [pc, #232]	@ (8008ebc <pvPortMalloc+0x168>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 8008dd4:	4e3a      	ldr	r6, [pc, #232]	@ (8008ec0 <pvPortMalloc+0x16c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dd6:	4838      	ldr	r0, [pc, #224]	@ (8008eb8 <pvPortMalloc+0x164>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008dd8:	075c      	lsls	r4, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008dda:	bf18      	it	ne
 8008ddc:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dde:	f026 0607 	bic.w	r6, r6, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008de2:	bf18      	it	ne
 8008de4:	f023 0307 	bicne.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8008de8:	6016      	str	r6, [r2, #0]
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008dea:	4a36      	ldr	r2, [pc, #216]	@ (8008ec4 <pvPortMalloc+0x170>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008dec:	6003      	str	r3, [r0, #0]
 8008dee:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008df0:	1af3      	subs	r3, r6, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008df2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008df4:	4a34      	ldr	r2, [pc, #208]	@ (8008ec8 <pvPortMalloc+0x174>)

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008df6:	4c2f      	ldr	r4, [pc, #188]	@ (8008eb4 <pvPortMalloc+0x160>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008df8:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008dfa:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 8008dfe:	2200      	movs	r2, #0
 8008e00:	6042      	str	r2, [r0, #4]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e02:	6027      	str	r7, [r4, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8008e04:	e9c6 2200 	strd	r2, r2, [r6]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008e08:	e9c1 6300 	strd	r6, r3, [r1]
}
 8008e0c:	e7ad      	b.n	8008d6a <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e0e:	492a      	ldr	r1, [pc, #168]	@ (8008eb8 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008e10:	6050      	str	r0, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008e12:	605c      	str	r4, [r3, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e14:	4608      	mov	r0, r1
 8008e16:	6809      	ldr	r1, [r1, #0]
 8008e18:	428a      	cmp	r2, r1
 8008e1a:	d8fb      	bhi.n	8008e14 <pvPortMalloc+0xc0>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e1c:	f8d0 e004 	ldr.w	lr, [r0, #4]
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e20:	f8d2 8004 	ldr.w	r8, [r2, #4]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e24:	eb00 090e 	add.w	r9, r0, lr
 8008e28:	454a      	cmp	r2, r9
 8008e2a:	d027      	beq.n	8008e7c <pvPortMalloc+0x128>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e2c:	eb02 0e08 	add.w	lr, r2, r8
 8008e30:	4571      	cmp	r1, lr
 8008e32:	d02b      	beq.n	8008e8c <pvPortMalloc+0x138>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e34:	6011      	str	r1, [r2, #0]
 8008e36:	4621      	mov	r1, r4

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e38:	4282      	cmp	r2, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e3a:	bf18      	it	ne
 8008e3c:	6002      	strne	r2, [r0, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e3e:	4a21      	ldr	r2, [pc, #132]	@ (8008ec4 <pvPortMalloc+0x170>)
 8008e40:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e42:	1a6d      	subs	r5, r5, r1
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008e44:	4285      	cmp	r5, r0
					xNumberOfSuccessfulAllocations++;
 8008e46:	4821      	ldr	r0, [pc, #132]	@ (8008ecc <pvPortMalloc+0x178>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008e48:	bf38      	it	cc
 8008e4a:	6015      	strcc	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008e4c:	430f      	orrs	r7, r1
					xNumberOfSuccessfulAllocations++;
 8008e4e:	6801      	ldr	r1, [r0, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e50:	f8cc 5000 	str.w	r5, [ip]
					pxBlock->pxNextFreeBlock = NULL;
 8008e54:	2400      	movs	r4, #0
 8008e56:	e9c3 4700 	strd	r4, r7, [r3]
					xNumberOfSuccessfulAllocations++;
 8008e5a:	3101      	adds	r1, #1
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e5c:	f103 0408 	add.w	r4, r3, #8
					xNumberOfSuccessfulAllocations++;
 8008e60:	6001      	str	r1, [r0, #0]
	( void ) xTaskResumeAll();
 8008e62:	f7ff f93d 	bl	80080e0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e66:	0763      	lsls	r3, r4, #29
 8008e68:	d0b0      	beq.n	8008dcc <pvPortMalloc+0x78>
 8008e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6e:	f383 8811 	msr	BASEPRI, r3
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	f3bf 8f4f 	dsb	sy
 8008e7a:	e7fe      	b.n	8008e7a <pvPortMalloc+0x126>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e7c:	eb0e 0208 	add.w	r2, lr, r8
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e80:	1884      	adds	r4, r0, r2
 8008e82:	42a1      	cmp	r1, r4
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e84:	6042      	str	r2, [r0, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e86:	d00a      	beq.n	8008e9e <pvPortMalloc+0x14a>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e88:	6859      	ldr	r1, [r3, #4]
	if( pxIterator != pxBlockToInsert )
 8008e8a:	e7d8      	b.n	8008e3e <pvPortMalloc+0xea>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e8c:	42b1      	cmp	r1, r6
 8008e8e:	d0d1      	beq.n	8008e34 <pvPortMalloc+0xe0>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e90:	684c      	ldr	r4, [r1, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e92:	6809      	ldr	r1, [r1, #0]
 8008e94:	6011      	str	r1, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e96:	4444      	add	r4, r8
 8008e98:	6054      	str	r4, [r2, #4]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008e9a:	6859      	ldr	r1, [r3, #4]
 8008e9c:	e7cc      	b.n	8008e38 <pvPortMalloc+0xe4>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e9e:	42b1      	cmp	r1, r6
 8008ea0:	d0f2      	beq.n	8008e88 <pvPortMalloc+0x134>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ea2:	684c      	ldr	r4, [r1, #4]
 8008ea4:	4414      	add	r4, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008ea6:	680a      	ldr	r2, [r1, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ea8:	6044      	str	r4, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008eaa:	6002      	str	r2, [r0, #0]
 8008eac:	e7ec      	b.n	8008e88 <pvPortMalloc+0x134>
 8008eae:	bf00      	nop
 8008eb0:	2000179c 	.word	0x2000179c
 8008eb4:	20001788 	.word	0x20001788
 8008eb8:	200017a0 	.word	0x200017a0
 8008ebc:	200017a8 	.word	0x200017a8
 8008ec0:	200053a0 	.word	0x200053a0
 8008ec4:	20001794 	.word	0x20001794
 8008ec8:	20001798 	.word	0x20001798
 8008ecc:	20001790 	.word	0x20001790

08008ed0 <vPortFree>:
	if( pv != NULL )
 8008ed0:	b1d0      	cbz	r0, 8008f08 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008ed2:	4a2f      	ldr	r2, [pc, #188]	@ (8008f90 <vPortFree+0xc0>)
 8008ed4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008ed8:	6812      	ldr	r2, [r2, #0]
 8008eda:	4213      	tst	r3, r2
 8008edc:	d00b      	beq.n	8008ef6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ede:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008ee2:	b191      	cbz	r1, 8008f0a <vPortFree+0x3a>
 8008ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee8:	f383 8811 	msr	BASEPRI, r3
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	e7fe      	b.n	8008ef4 <vPortFree+0x24>
 8008ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f06:	e7fe      	b.n	8008f06 <vPortFree+0x36>
 8008f08:	4770      	bx	lr
{
 8008f0a:	b530      	push	{r4, r5, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f0c:	ea23 0302 	bic.w	r3, r3, r2
{
 8008f10:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008f12:	f840 3c04 	str.w	r3, [r0, #-4]
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f16:	4d1f      	ldr	r5, [pc, #124]	@ (8008f94 <vPortFree+0xc4>)
		puc -= xHeapStructSize;
 8008f18:	9001      	str	r0, [sp, #4]
 8008f1a:	f1a0 0408 	sub.w	r4, r0, #8
				vTaskSuspendAll();
 8008f1e:	f7ff f8d7 	bl	80080d0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f22:	9801      	ldr	r0, [sp, #4]
 8008f24:	682a      	ldr	r2, [r5, #0]
 8008f26:	f850 1c04 	ldr.w	r1, [r0, #-4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8008f98 <vPortFree+0xc8>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008f2c:	440a      	add	r2, r1
 8008f2e:	602a      	str	r2, [r5, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f30:	461a      	mov	r2, r3
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	429c      	cmp	r4, r3
 8008f36:	d8fb      	bhi.n	8008f30 <vPortFree+0x60>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f38:	6855      	ldr	r5, [r2, #4]
 8008f3a:	eb02 0e05 	add.w	lr, r2, r5
 8008f3e:	4574      	cmp	r4, lr
 8008f40:	d011      	beq.n	8008f66 <vPortFree+0x96>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f42:	eb04 0c01 	add.w	ip, r4, r1
 8008f46:	4563      	cmp	r3, ip
 8008f48:	d01d      	beq.n	8008f86 <vPortFree+0xb6>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f4a:	f840 3c08 	str.w	r3, [r0, #-8]
	if( pxIterator != pxBlockToInsert )
 8008f4e:	42a2      	cmp	r2, r4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f50:	bf18      	it	ne
 8008f52:	6014      	strne	r4, [r2, #0]
					xNumberOfSuccessfulFrees++;
 8008f54:	4a11      	ldr	r2, [pc, #68]	@ (8008f9c <vPortFree+0xcc>)
 8008f56:	6813      	ldr	r3, [r2, #0]
 8008f58:	3301      	adds	r3, #1
 8008f5a:	6013      	str	r3, [r2, #0]
}
 8008f5c:	b003      	add	sp, #12
 8008f5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
				( void ) xTaskResumeAll();
 8008f62:	f7ff b8bd 	b.w	80080e0 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f66:	4429      	add	r1, r5
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f68:	1850      	adds	r0, r2, r1
 8008f6a:	4283      	cmp	r3, r0
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f6c:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f6e:	d1f1      	bne.n	8008f54 <vPortFree+0x84>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f70:	480b      	ldr	r0, [pc, #44]	@ (8008fa0 <vPortFree+0xd0>)
 8008f72:	6800      	ldr	r0, [r0, #0]
 8008f74:	4283      	cmp	r3, r0
 8008f76:	d0ed      	beq.n	8008f54 <vPortFree+0x84>
		pxBlockToInsert = pxIterator;
 8008f78:	4614      	mov	r4, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f7a:	e9d3 3000 	ldrd	r3, r0, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f7e:	4401      	add	r1, r0
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f80:	6023      	str	r3, [r4, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f82:	6061      	str	r1, [r4, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f84:	e7e3      	b.n	8008f4e <vPortFree+0x7e>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f86:	4d06      	ldr	r5, [pc, #24]	@ (8008fa0 <vPortFree+0xd0>)
 8008f88:	682d      	ldr	r5, [r5, #0]
 8008f8a:	42ab      	cmp	r3, r5
 8008f8c:	d1f5      	bne.n	8008f7a <vPortFree+0xaa>
 8008f8e:	e7dc      	b.n	8008f4a <vPortFree+0x7a>
 8008f90:	20001788 	.word	0x20001788
 8008f94:	20001798 	.word	0x20001798
 8008f98:	200017a0 	.word	0x200017a0
 8008f9c:	2000178c 	.word	0x2000178c
 8008fa0:	2000179c 	.word	0x2000179c

08008fa4 <arm_copy_f32>:
 8008fa4:	b4f0      	push	{r4, r5, r6, r7}
 8008fa6:	0897      	lsrs	r7, r2, #2
 8008fa8:	d01e      	beq.n	8008fe8 <arm_copy_f32+0x44>
 8008faa:	f100 0410 	add.w	r4, r0, #16
 8008fae:	f101 0310 	add.w	r3, r1, #16
 8008fb2:	463d      	mov	r5, r7
 8008fb4:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8008fb8:	f843 6c10 	str.w	r6, [r3, #-16]
 8008fbc:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8008fc0:	f843 6c0c 	str.w	r6, [r3, #-12]
 8008fc4:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8008fc8:	f843 6c08 	str.w	r6, [r3, #-8]
 8008fcc:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8008fd0:	f843 6c04 	str.w	r6, [r3, #-4]
 8008fd4:	3d01      	subs	r5, #1
 8008fd6:	f104 0410 	add.w	r4, r4, #16
 8008fda:	f103 0310 	add.w	r3, r3, #16
 8008fde:	d1e9      	bne.n	8008fb4 <arm_copy_f32+0x10>
 8008fe0:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 8008fe4:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8008fe8:	f012 0203 	ands.w	r2, r2, #3
 8008fec:	d009      	beq.n	8009002 <arm_copy_f32+0x5e>
 8008fee:	6803      	ldr	r3, [r0, #0]
 8008ff0:	600b      	str	r3, [r1, #0]
 8008ff2:	3a01      	subs	r2, #1
 8008ff4:	d005      	beq.n	8009002 <arm_copy_f32+0x5e>
 8008ff6:	6843      	ldr	r3, [r0, #4]
 8008ff8:	604b      	str	r3, [r1, #4]
 8008ffa:	2a01      	cmp	r2, #1
 8008ffc:	bf1c      	itt	ne
 8008ffe:	6883      	ldrne	r3, [r0, #8]
 8009000:	608b      	strne	r3, [r1, #8]
 8009002:	bcf0      	pop	{r4, r5, r6, r7}
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop

08009008 <arm_mat_sub_f32>:
 8009008:	b4f0      	push	{r4, r5, r6, r7}
 800900a:	e9d1 4600 	ldrd	r4, r6, [r1]
 800900e:	6803      	ldr	r3, [r0, #0]
 8009010:	6847      	ldr	r7, [r0, #4]
 8009012:	6855      	ldr	r5, [r2, #4]
 8009014:	42a3      	cmp	r3, r4
 8009016:	d160      	bne.n	80090da <arm_mat_sub_f32+0xd2>
 8009018:	6812      	ldr	r2, [r2, #0]
 800901a:	4293      	cmp	r3, r2
 800901c:	d15d      	bne.n	80090da <arm_mat_sub_f32+0xd2>
 800901e:	8803      	ldrh	r3, [r0, #0]
 8009020:	8844      	ldrh	r4, [r0, #2]
 8009022:	fb04 f403 	mul.w	r4, r4, r3
 8009026:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 800902a:	d034      	beq.n	8009096 <arm_mat_sub_f32+0x8e>
 800902c:	f107 0110 	add.w	r1, r7, #16
 8009030:	f106 0210 	add.w	r2, r6, #16
 8009034:	f105 0310 	add.w	r3, r5, #16
 8009038:	4660      	mov	r0, ip
 800903a:	ed12 7a04 	vldr	s14, [r2, #-16]
 800903e:	ed51 7a04 	vldr	s15, [r1, #-16]
 8009042:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009046:	3801      	subs	r0, #1
 8009048:	ed43 7a04 	vstr	s15, [r3, #-16]
 800904c:	ed12 7a03 	vldr	s14, [r2, #-12]
 8009050:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009054:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009058:	f101 0110 	add.w	r1, r1, #16
 800905c:	ed43 7a03 	vstr	s15, [r3, #-12]
 8009060:	ed12 7a02 	vldr	s14, [r2, #-8]
 8009064:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8009068:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800906c:	f102 0210 	add.w	r2, r2, #16
 8009070:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009074:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8009078:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800907c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009080:	f103 0310 	add.w	r3, r3, #16
 8009084:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8009088:	d1d7      	bne.n	800903a <arm_mat_sub_f32+0x32>
 800908a:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 800908e:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8009092:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8009096:	f014 0403 	ands.w	r4, r4, #3
 800909a:	d01b      	beq.n	80090d4 <arm_mat_sub_f32+0xcc>
 800909c:	edd7 7a00 	vldr	s15, [r7]
 80090a0:	ed96 7a00 	vldr	s14, [r6]
 80090a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090a8:	3c01      	subs	r4, #1
 80090aa:	edc5 7a00 	vstr	s15, [r5]
 80090ae:	d011      	beq.n	80090d4 <arm_mat_sub_f32+0xcc>
 80090b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80090b4:	ed96 7a01 	vldr	s14, [r6, #4]
 80090b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090bc:	2c01      	cmp	r4, #1
 80090be:	edc5 7a01 	vstr	s15, [r5, #4]
 80090c2:	d007      	beq.n	80090d4 <arm_mat_sub_f32+0xcc>
 80090c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80090c8:	ed96 7a02 	vldr	s14, [r6, #8]
 80090cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090d0:	edc5 7a02 	vstr	s15, [r5, #8]
 80090d4:	2000      	movs	r0, #0
 80090d6:	bcf0      	pop	{r4, r5, r6, r7}
 80090d8:	4770      	bx	lr
 80090da:	f06f 0002 	mvn.w	r0, #2
 80090de:	e7fa      	b.n	80090d6 <arm_mat_sub_f32+0xce>

080090e0 <arm_mat_mult_f32>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	460c      	mov	r4, r1
 80090e6:	b08b      	sub	sp, #44	@ 0x2c
 80090e8:	8825      	ldrh	r5, [r4, #0]
 80090ea:	9107      	str	r1, [sp, #28]
 80090ec:	8841      	ldrh	r1, [r0, #2]
 80090ee:	8806      	ldrh	r6, [r0, #0]
 80090f0:	6843      	ldr	r3, [r0, #4]
 80090f2:	6857      	ldr	r7, [r2, #4]
 80090f4:	6860      	ldr	r0, [r4, #4]
 80090f6:	9602      	str	r6, [sp, #8]
 80090f8:	428d      	cmp	r5, r1
 80090fa:	8864      	ldrh	r4, [r4, #2]
 80090fc:	f040 80f9 	bne.w	80092f2 <arm_mat_mult_f32+0x212>
 8009100:	8811      	ldrh	r1, [r2, #0]
 8009102:	42b1      	cmp	r1, r6
 8009104:	f040 80f5 	bne.w	80092f2 <arm_mat_mult_f32+0x212>
 8009108:	8851      	ldrh	r1, [r2, #2]
 800910a:	42a1      	cmp	r1, r4
 800910c:	f040 80f1 	bne.w	80092f2 <arm_mat_mult_f32+0x212>
 8009110:	00aa      	lsls	r2, r5, #2
 8009112:	2901      	cmp	r1, #1
 8009114:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8009118:	ea4f 0481 	mov.w	r4, r1, lsl #2
 800911c:	f005 0e03 	and.w	lr, r5, #3
 8009120:	9206      	str	r2, [sp, #24]
 8009122:	d170      	bne.n	8009206 <arm_mat_mult_f32+0x126>
 8009124:	1d01      	adds	r1, r0, #4
 8009126:	9105      	str	r1, [sp, #20]
 8009128:	ea4f 110c 	mov.w	r1, ip, lsl #4
 800912c:	4602      	mov	r2, r0
 800912e:	f107 0904 	add.w	r9, r7, #4
 8009132:	9101      	str	r1, [sp, #4]
 8009134:	eb03 1b0c 	add.w	fp, r3, ip, lsl #4
 8009138:	f103 0a10 	add.w	sl, r3, #16
 800913c:	f1aa 0310 	sub.w	r3, sl, #16
 8009140:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009144:	9303      	str	r3, [sp, #12]
 8009146:	f1a9 0704 	sub.w	r7, r9, #4
 800914a:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 80092fc <arm_mat_mult_f32+0x21c>
 800914e:	f1bc 0f00 	cmp.w	ip, #0
 8009152:	d052      	beq.n	80091fa <arm_mat_mult_f32+0x11a>
 8009154:	f102 0008 	add.w	r0, r2, #8
 8009158:	4653      	mov	r3, sl
 800915a:	4665      	mov	r5, ip
 800915c:	4611      	mov	r1, r2
 800915e:	ed13 6a04 	vldr	s12, [r3, #-16]
 8009162:	ed91 7a00 	vldr	s14, [r1]
 8009166:	ed53 4a03 	vldr	s9, [r3, #-12]
 800916a:	edd0 6a00 	vldr	s13, [r0]
 800916e:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009172:	ed53 5a01 	vldr	s11, [r3, #-4]
 8009176:	190e      	adds	r6, r1, r4
 8009178:	ee27 7a06 	vmul.f32	s14, s14, s12
 800917c:	ed96 6a00 	vldr	s12, [r6]
 8009180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009184:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009188:	1906      	adds	r6, r0, r4
 800918a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800918e:	ee26 7a85 	vmul.f32	s14, s13, s10
 8009192:	edd6 7a00 	vldr	s15, [r6]
 8009196:	ee37 7a06 	vadd.f32	s14, s14, s12
 800919a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800919e:	3d01      	subs	r5, #1
 80091a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80091a4:	f101 0110 	add.w	r1, r1, #16
 80091a8:	f100 0010 	add.w	r0, r0, #16
 80091ac:	f103 0310 	add.w	r3, r3, #16
 80091b0:	d1d5      	bne.n	800915e <arm_mat_mult_f32+0x7e>
 80091b2:	9b01      	ldr	r3, [sp, #4]
 80091b4:	4659      	mov	r1, fp
 80091b6:	441a      	add	r2, r3
 80091b8:	f1be 0f00 	cmp.w	lr, #0
 80091bc:	d00b      	beq.n	80091d6 <arm_mat_mult_f32+0xf6>
 80091be:	4673      	mov	r3, lr
 80091c0:	ed92 7a00 	vldr	s14, [r2]
 80091c4:	ecf1 6a01 	vldmia	r1!, {s13}
 80091c8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80091cc:	3b01      	subs	r3, #1
 80091ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80091d2:	4422      	add	r2, r4
 80091d4:	d1f4      	bne.n	80091c0 <arm_mat_mult_f32+0xe0>
 80091d6:	ece7 7a01 	vstmia	r7!, {s15}
 80091da:	454f      	cmp	r7, r9
 80091dc:	4642      	mov	r2, r8
 80091de:	f108 0804 	add.w	r8, r8, #4
 80091e2:	d1b2      	bne.n	800914a <arm_mat_mult_f32+0x6a>
 80091e4:	9b06      	ldr	r3, [sp, #24]
 80091e6:	449b      	add	fp, r3
 80091e8:	449a      	add	sl, r3
 80091ea:	9b02      	ldr	r3, [sp, #8]
 80091ec:	3b01      	subs	r3, #1
 80091ee:	44a1      	add	r9, r4
 80091f0:	9302      	str	r3, [sp, #8]
 80091f2:	d004      	beq.n	80091fe <arm_mat_mult_f32+0x11e>
 80091f4:	9b07      	ldr	r3, [sp, #28]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	e7a0      	b.n	800913c <arm_mat_mult_f32+0x5c>
 80091fa:	9903      	ldr	r1, [sp, #12]
 80091fc:	e7dc      	b.n	80091b8 <arm_mat_mult_f32+0xd8>
 80091fe:	4618      	mov	r0, r3
 8009200:	b00b      	add	sp, #44	@ 0x2c
 8009202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009206:	ebc1 7281 	rsb	r2, r1, r1, lsl #30
 800920a:	0092      	lsls	r2, r2, #2
 800920c:	010e      	lsls	r6, r1, #4
 800920e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009210:	00ca      	lsls	r2, r1, #3
 8009212:	9204      	str	r2, [sp, #16]
 8009214:	fb06 f20c 	mul.w	r2, r6, ip
 8009218:	1d05      	adds	r5, r0, #4
 800921a:	9203      	str	r2, [sp, #12]
 800921c:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 8009220:	eb07 0b04 	add.w	fp, r7, r4
 8009224:	9505      	str	r5, [sp, #20]
 8009226:	9201      	str	r2, [sp, #4]
 8009228:	f103 0a10 	add.w	sl, r3, #16
 800922c:	f1aa 0310 	sub.w	r3, sl, #16
 8009230:	9308      	str	r3, [sp, #32]
 8009232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009234:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8009238:	eb0b 0803 	add.w	r8, fp, r3
 800923c:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 80092fc <arm_mat_mult_f32+0x21c>
 8009240:	f1bc 0f00 	cmp.w	ip, #0
 8009244:	d053      	beq.n	80092ee <arm_mat_mult_f32+0x20e>
 8009246:	9b04      	ldr	r3, [sp, #16]
 8009248:	4665      	mov	r5, ip
 800924a:	18c1      	adds	r1, r0, r3
 800924c:	4602      	mov	r2, r0
 800924e:	4653      	mov	r3, sl
 8009250:	ed92 6a00 	vldr	s12, [r2]
 8009254:	ed13 7a04 	vldr	s14, [r3, #-16]
 8009258:	ed53 4a03 	vldr	s9, [r3, #-12]
 800925c:	ed53 6a02 	vldr	s13, [r3, #-8]
 8009260:	ed91 5a00 	vldr	s10, [r1]
 8009264:	ed53 5a01 	vldr	s11, [r3, #-4]
 8009268:	1917      	adds	r7, r2, r4
 800926a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800926e:	ed97 6a00 	vldr	s12, [r7]
 8009272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009276:	ee26 6a24 	vmul.f32	s12, s12, s9
 800927a:	190f      	adds	r7, r1, r4
 800927c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009280:	ee26 7a85 	vmul.f32	s14, s13, s10
 8009284:	edd7 7a00 	vldr	s15, [r7]
 8009288:	ee37 7a06 	vadd.f32	s14, s14, s12
 800928c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009290:	3d01      	subs	r5, #1
 8009292:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009296:	4432      	add	r2, r6
 8009298:	4431      	add	r1, r6
 800929a:	f103 0310 	add.w	r3, r3, #16
 800929e:	d1d7      	bne.n	8009250 <arm_mat_mult_f32+0x170>
 80092a0:	9b03      	ldr	r3, [sp, #12]
 80092a2:	9a01      	ldr	r2, [sp, #4]
 80092a4:	4418      	add	r0, r3
 80092a6:	f1be 0f00 	cmp.w	lr, #0
 80092aa:	d00b      	beq.n	80092c4 <arm_mat_mult_f32+0x1e4>
 80092ac:	4673      	mov	r3, lr
 80092ae:	edd0 6a00 	vldr	s13, [r0]
 80092b2:	ecb2 7a01 	vldmia	r2!, {s14}
 80092b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80092ba:	3b01      	subs	r3, #1
 80092bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092c0:	4420      	add	r0, r4
 80092c2:	d1f4      	bne.n	80092ae <arm_mat_mult_f32+0x1ce>
 80092c4:	ece8 7a01 	vstmia	r8!, {s15}
 80092c8:	45d8      	cmp	r8, fp
 80092ca:	4648      	mov	r0, r9
 80092cc:	f109 0904 	add.w	r9, r9, #4
 80092d0:	d1b4      	bne.n	800923c <arm_mat_mult_f32+0x15c>
 80092d2:	9a01      	ldr	r2, [sp, #4]
 80092d4:	9b06      	ldr	r3, [sp, #24]
 80092d6:	4611      	mov	r1, r2
 80092d8:	4419      	add	r1, r3
 80092da:	449a      	add	sl, r3
 80092dc:	9b02      	ldr	r3, [sp, #8]
 80092de:	9101      	str	r1, [sp, #4]
 80092e0:	3b01      	subs	r3, #1
 80092e2:	44a3      	add	fp, r4
 80092e4:	9302      	str	r3, [sp, #8]
 80092e6:	d08a      	beq.n	80091fe <arm_mat_mult_f32+0x11e>
 80092e8:	9b07      	ldr	r3, [sp, #28]
 80092ea:	6858      	ldr	r0, [r3, #4]
 80092ec:	e79e      	b.n	800922c <arm_mat_mult_f32+0x14c>
 80092ee:	9a08      	ldr	r2, [sp, #32]
 80092f0:	e7d9      	b.n	80092a6 <arm_mat_mult_f32+0x1c6>
 80092f2:	f06f 0002 	mvn.w	r0, #2
 80092f6:	b00b      	add	sp, #44	@ 0x2c
 80092f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092fc:	00000000 	.word	0x00000000

08009300 <arm_mat_init_f32>:
 8009300:	8001      	strh	r1, [r0, #0]
 8009302:	8042      	strh	r2, [r0, #2]
 8009304:	6043      	str	r3, [r0, #4]
 8009306:	4770      	bx	lr

08009308 <arm_mat_add_f32>:
 8009308:	b4f0      	push	{r4, r5, r6, r7}
 800930a:	e9d1 4600 	ldrd	r4, r6, [r1]
 800930e:	6803      	ldr	r3, [r0, #0]
 8009310:	6847      	ldr	r7, [r0, #4]
 8009312:	6855      	ldr	r5, [r2, #4]
 8009314:	42a3      	cmp	r3, r4
 8009316:	d160      	bne.n	80093da <arm_mat_add_f32+0xd2>
 8009318:	6812      	ldr	r2, [r2, #0]
 800931a:	4293      	cmp	r3, r2
 800931c:	d15d      	bne.n	80093da <arm_mat_add_f32+0xd2>
 800931e:	8803      	ldrh	r3, [r0, #0]
 8009320:	8844      	ldrh	r4, [r0, #2]
 8009322:	fb04 f403 	mul.w	r4, r4, r3
 8009326:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 800932a:	d034      	beq.n	8009396 <arm_mat_add_f32+0x8e>
 800932c:	f107 0110 	add.w	r1, r7, #16
 8009330:	f106 0210 	add.w	r2, r6, #16
 8009334:	f105 0310 	add.w	r3, r5, #16
 8009338:	4660      	mov	r0, ip
 800933a:	ed12 7a04 	vldr	s14, [r2, #-16]
 800933e:	ed51 7a04 	vldr	s15, [r1, #-16]
 8009342:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009346:	3801      	subs	r0, #1
 8009348:	ed43 7a04 	vstr	s15, [r3, #-16]
 800934c:	ed12 7a03 	vldr	s14, [r2, #-12]
 8009350:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009358:	f101 0110 	add.w	r1, r1, #16
 800935c:	ed43 7a03 	vstr	s15, [r3, #-12]
 8009360:	ed12 7a02 	vldr	s14, [r2, #-8]
 8009364:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8009368:	ee77 7a87 	vadd.f32	s15, s15, s14
 800936c:	f102 0210 	add.w	r2, r2, #16
 8009370:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009374:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8009378:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800937c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009380:	f103 0310 	add.w	r3, r3, #16
 8009384:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8009388:	d1d7      	bne.n	800933a <arm_mat_add_f32+0x32>
 800938a:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 800938e:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8009392:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8009396:	f014 0403 	ands.w	r4, r4, #3
 800939a:	d01b      	beq.n	80093d4 <arm_mat_add_f32+0xcc>
 800939c:	edd6 7a00 	vldr	s15, [r6]
 80093a0:	ed97 7a00 	vldr	s14, [r7]
 80093a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80093a8:	3c01      	subs	r4, #1
 80093aa:	edc5 7a00 	vstr	s15, [r5]
 80093ae:	d011      	beq.n	80093d4 <arm_mat_add_f32+0xcc>
 80093b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80093b4:	ed96 7a01 	vldr	s14, [r6, #4]
 80093b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80093bc:	2c01      	cmp	r4, #1
 80093be:	edc5 7a01 	vstr	s15, [r5, #4]
 80093c2:	d007      	beq.n	80093d4 <arm_mat_add_f32+0xcc>
 80093c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80093c8:	ed96 7a02 	vldr	s14, [r6, #8]
 80093cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80093d0:	edc5 7a02 	vstr	s15, [r5, #8]
 80093d4:	2000      	movs	r0, #0
 80093d6:	bcf0      	pop	{r4, r5, r6, r7}
 80093d8:	4770      	bx	lr
 80093da:	f06f 0002 	mvn.w	r0, #2
 80093de:	e7fa      	b.n	80093d6 <arm_mat_add_f32+0xce>

080093e0 <arm_scale_f32>:
 80093e0:	b470      	push	{r4, r5, r6}
 80093e2:	0896      	lsrs	r6, r2, #2
 80093e4:	d026      	beq.n	8009434 <arm_scale_f32+0x54>
 80093e6:	f100 0410 	add.w	r4, r0, #16
 80093ea:	f101 0310 	add.w	r3, r1, #16
 80093ee:	4635      	mov	r5, r6
 80093f0:	ed14 6a03 	vldr	s12, [r4, #-12]
 80093f4:	ed54 6a02 	vldr	s13, [r4, #-8]
 80093f8:	ed14 7a01 	vldr	s14, [r4, #-4]
 80093fc:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009400:	ee20 6a06 	vmul.f32	s12, s0, s12
 8009404:	ee60 6a26 	vmul.f32	s13, s0, s13
 8009408:	ee20 7a07 	vmul.f32	s14, s0, s14
 800940c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009410:	3d01      	subs	r5, #1
 8009412:	ed03 6a03 	vstr	s12, [r3, #-12]
 8009416:	ed43 6a02 	vstr	s13, [r3, #-8]
 800941a:	ed03 7a01 	vstr	s14, [r3, #-4]
 800941e:	ed43 7a04 	vstr	s15, [r3, #-16]
 8009422:	f104 0410 	add.w	r4, r4, #16
 8009426:	f103 0310 	add.w	r3, r3, #16
 800942a:	d1e1      	bne.n	80093f0 <arm_scale_f32+0x10>
 800942c:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8009430:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 8009434:	f012 0203 	ands.w	r2, r2, #3
 8009438:	d015      	beq.n	8009466 <arm_scale_f32+0x86>
 800943a:	edd0 7a00 	vldr	s15, [r0]
 800943e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009442:	3a01      	subs	r2, #1
 8009444:	edc1 7a00 	vstr	s15, [r1]
 8009448:	d00d      	beq.n	8009466 <arm_scale_f32+0x86>
 800944a:	edd0 7a01 	vldr	s15, [r0, #4]
 800944e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009452:	2a01      	cmp	r2, #1
 8009454:	edc1 7a01 	vstr	s15, [r1, #4]
 8009458:	d005      	beq.n	8009466 <arm_scale_f32+0x86>
 800945a:	edd0 7a02 	vldr	s15, [r0, #8]
 800945e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009462:	ed81 0a02 	vstr	s0, [r1, #8]
 8009466:	bc70      	pop	{r4, r5, r6}
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop

0800946c <atof>:
 800946c:	2100      	movs	r1, #0
 800946e:	f001 bd35 	b.w	800aedc <strtod>

08009472 <atoi>:
 8009472:	220a      	movs	r2, #10
 8009474:	2100      	movs	r1, #0
 8009476:	f001 bdb9 	b.w	800afec <strtol>

0800947a <__cvt>:
 800947a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800947e:	ec57 6b10 	vmov	r6, r7, d0
 8009482:	2f00      	cmp	r7, #0
 8009484:	460c      	mov	r4, r1
 8009486:	4619      	mov	r1, r3
 8009488:	463b      	mov	r3, r7
 800948a:	bfbb      	ittet	lt
 800948c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009490:	461f      	movlt	r7, r3
 8009492:	2300      	movge	r3, #0
 8009494:	232d      	movlt	r3, #45	@ 0x2d
 8009496:	700b      	strb	r3, [r1, #0]
 8009498:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800949a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800949e:	4691      	mov	r9, r2
 80094a0:	f023 0820 	bic.w	r8, r3, #32
 80094a4:	bfbc      	itt	lt
 80094a6:	4632      	movlt	r2, r6
 80094a8:	4616      	movlt	r6, r2
 80094aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80094ae:	d005      	beq.n	80094bc <__cvt+0x42>
 80094b0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80094b4:	d100      	bne.n	80094b8 <__cvt+0x3e>
 80094b6:	3401      	adds	r4, #1
 80094b8:	2102      	movs	r1, #2
 80094ba:	e000      	b.n	80094be <__cvt+0x44>
 80094bc:	2103      	movs	r1, #3
 80094be:	ab03      	add	r3, sp, #12
 80094c0:	9301      	str	r3, [sp, #4]
 80094c2:	ab02      	add	r3, sp, #8
 80094c4:	9300      	str	r3, [sp, #0]
 80094c6:	ec47 6b10 	vmov	d0, r6, r7
 80094ca:	4653      	mov	r3, sl
 80094cc:	4622      	mov	r2, r4
 80094ce:	f001 ff53 	bl	800b378 <_dtoa_r>
 80094d2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80094d6:	4605      	mov	r5, r0
 80094d8:	d119      	bne.n	800950e <__cvt+0x94>
 80094da:	f019 0f01 	tst.w	r9, #1
 80094de:	d00e      	beq.n	80094fe <__cvt+0x84>
 80094e0:	eb00 0904 	add.w	r9, r0, r4
 80094e4:	2200      	movs	r2, #0
 80094e6:	2300      	movs	r3, #0
 80094e8:	4630      	mov	r0, r6
 80094ea:	4639      	mov	r1, r7
 80094ec:	f7f7 faf4 	bl	8000ad8 <__aeabi_dcmpeq>
 80094f0:	b108      	cbz	r0, 80094f6 <__cvt+0x7c>
 80094f2:	f8cd 900c 	str.w	r9, [sp, #12]
 80094f6:	2230      	movs	r2, #48	@ 0x30
 80094f8:	9b03      	ldr	r3, [sp, #12]
 80094fa:	454b      	cmp	r3, r9
 80094fc:	d31e      	bcc.n	800953c <__cvt+0xc2>
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009502:	1b5b      	subs	r3, r3, r5
 8009504:	4628      	mov	r0, r5
 8009506:	6013      	str	r3, [r2, #0]
 8009508:	b004      	add	sp, #16
 800950a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800950e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009512:	eb00 0904 	add.w	r9, r0, r4
 8009516:	d1e5      	bne.n	80094e4 <__cvt+0x6a>
 8009518:	7803      	ldrb	r3, [r0, #0]
 800951a:	2b30      	cmp	r3, #48	@ 0x30
 800951c:	d10a      	bne.n	8009534 <__cvt+0xba>
 800951e:	2200      	movs	r2, #0
 8009520:	2300      	movs	r3, #0
 8009522:	4630      	mov	r0, r6
 8009524:	4639      	mov	r1, r7
 8009526:	f7f7 fad7 	bl	8000ad8 <__aeabi_dcmpeq>
 800952a:	b918      	cbnz	r0, 8009534 <__cvt+0xba>
 800952c:	f1c4 0401 	rsb	r4, r4, #1
 8009530:	f8ca 4000 	str.w	r4, [sl]
 8009534:	f8da 3000 	ldr.w	r3, [sl]
 8009538:	4499      	add	r9, r3
 800953a:	e7d3      	b.n	80094e4 <__cvt+0x6a>
 800953c:	1c59      	adds	r1, r3, #1
 800953e:	9103      	str	r1, [sp, #12]
 8009540:	701a      	strb	r2, [r3, #0]
 8009542:	e7d9      	b.n	80094f8 <__cvt+0x7e>

08009544 <__exponent>:
 8009544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009546:	2900      	cmp	r1, #0
 8009548:	bfba      	itte	lt
 800954a:	4249      	neglt	r1, r1
 800954c:	232d      	movlt	r3, #45	@ 0x2d
 800954e:	232b      	movge	r3, #43	@ 0x2b
 8009550:	2909      	cmp	r1, #9
 8009552:	7002      	strb	r2, [r0, #0]
 8009554:	7043      	strb	r3, [r0, #1]
 8009556:	dd29      	ble.n	80095ac <__exponent+0x68>
 8009558:	f10d 0307 	add.w	r3, sp, #7
 800955c:	461d      	mov	r5, r3
 800955e:	270a      	movs	r7, #10
 8009560:	461a      	mov	r2, r3
 8009562:	fbb1 f6f7 	udiv	r6, r1, r7
 8009566:	fb07 1416 	mls	r4, r7, r6, r1
 800956a:	3430      	adds	r4, #48	@ 0x30
 800956c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009570:	460c      	mov	r4, r1
 8009572:	2c63      	cmp	r4, #99	@ 0x63
 8009574:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009578:	4631      	mov	r1, r6
 800957a:	dcf1      	bgt.n	8009560 <__exponent+0x1c>
 800957c:	3130      	adds	r1, #48	@ 0x30
 800957e:	1e94      	subs	r4, r2, #2
 8009580:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009584:	1c41      	adds	r1, r0, #1
 8009586:	4623      	mov	r3, r4
 8009588:	42ab      	cmp	r3, r5
 800958a:	d30a      	bcc.n	80095a2 <__exponent+0x5e>
 800958c:	f10d 0309 	add.w	r3, sp, #9
 8009590:	1a9b      	subs	r3, r3, r2
 8009592:	42ac      	cmp	r4, r5
 8009594:	bf88      	it	hi
 8009596:	2300      	movhi	r3, #0
 8009598:	3302      	adds	r3, #2
 800959a:	4403      	add	r3, r0
 800959c:	1a18      	subs	r0, r3, r0
 800959e:	b003      	add	sp, #12
 80095a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80095a6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80095aa:	e7ed      	b.n	8009588 <__exponent+0x44>
 80095ac:	2330      	movs	r3, #48	@ 0x30
 80095ae:	3130      	adds	r1, #48	@ 0x30
 80095b0:	7083      	strb	r3, [r0, #2]
 80095b2:	70c1      	strb	r1, [r0, #3]
 80095b4:	1d03      	adds	r3, r0, #4
 80095b6:	e7f1      	b.n	800959c <__exponent+0x58>

080095b8 <_printf_float>:
 80095b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095bc:	b08d      	sub	sp, #52	@ 0x34
 80095be:	460c      	mov	r4, r1
 80095c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80095c4:	4616      	mov	r6, r2
 80095c6:	461f      	mov	r7, r3
 80095c8:	4605      	mov	r5, r0
 80095ca:	f001 fdcb 	bl	800b164 <_localeconv_r>
 80095ce:	6803      	ldr	r3, [r0, #0]
 80095d0:	9304      	str	r3, [sp, #16]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7f6 fe54 	bl	8000280 <strlen>
 80095d8:	2300      	movs	r3, #0
 80095da:	930a      	str	r3, [sp, #40]	@ 0x28
 80095dc:	f8d8 3000 	ldr.w	r3, [r8]
 80095e0:	9005      	str	r0, [sp, #20]
 80095e2:	3307      	adds	r3, #7
 80095e4:	f023 0307 	bic.w	r3, r3, #7
 80095e8:	f103 0208 	add.w	r2, r3, #8
 80095ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80095f0:	f8d4 b000 	ldr.w	fp, [r4]
 80095f4:	f8c8 2000 	str.w	r2, [r8]
 80095f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009600:	9307      	str	r3, [sp, #28]
 8009602:	f8cd 8018 	str.w	r8, [sp, #24]
 8009606:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800960a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800960e:	4b9c      	ldr	r3, [pc, #624]	@ (8009880 <_printf_float+0x2c8>)
 8009610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009614:	f7f7 fa92 	bl	8000b3c <__aeabi_dcmpun>
 8009618:	bb70      	cbnz	r0, 8009678 <_printf_float+0xc0>
 800961a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800961e:	4b98      	ldr	r3, [pc, #608]	@ (8009880 <_printf_float+0x2c8>)
 8009620:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009624:	f7f7 fa6c 	bl	8000b00 <__aeabi_dcmple>
 8009628:	bb30      	cbnz	r0, 8009678 <_printf_float+0xc0>
 800962a:	2200      	movs	r2, #0
 800962c:	2300      	movs	r3, #0
 800962e:	4640      	mov	r0, r8
 8009630:	4649      	mov	r1, r9
 8009632:	f7f7 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8009636:	b110      	cbz	r0, 800963e <_printf_float+0x86>
 8009638:	232d      	movs	r3, #45	@ 0x2d
 800963a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800963e:	4a91      	ldr	r2, [pc, #580]	@ (8009884 <_printf_float+0x2cc>)
 8009640:	4b91      	ldr	r3, [pc, #580]	@ (8009888 <_printf_float+0x2d0>)
 8009642:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009646:	bf8c      	ite	hi
 8009648:	4690      	movhi	r8, r2
 800964a:	4698      	movls	r8, r3
 800964c:	2303      	movs	r3, #3
 800964e:	6123      	str	r3, [r4, #16]
 8009650:	f02b 0304 	bic.w	r3, fp, #4
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	f04f 0900 	mov.w	r9, #0
 800965a:	9700      	str	r7, [sp, #0]
 800965c:	4633      	mov	r3, r6
 800965e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009660:	4621      	mov	r1, r4
 8009662:	4628      	mov	r0, r5
 8009664:	f000 f9d2 	bl	8009a0c <_printf_common>
 8009668:	3001      	adds	r0, #1
 800966a:	f040 808d 	bne.w	8009788 <_printf_float+0x1d0>
 800966e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009672:	b00d      	add	sp, #52	@ 0x34
 8009674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009678:	4642      	mov	r2, r8
 800967a:	464b      	mov	r3, r9
 800967c:	4640      	mov	r0, r8
 800967e:	4649      	mov	r1, r9
 8009680:	f7f7 fa5c 	bl	8000b3c <__aeabi_dcmpun>
 8009684:	b140      	cbz	r0, 8009698 <_printf_float+0xe0>
 8009686:	464b      	mov	r3, r9
 8009688:	2b00      	cmp	r3, #0
 800968a:	bfbc      	itt	lt
 800968c:	232d      	movlt	r3, #45	@ 0x2d
 800968e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009692:	4a7e      	ldr	r2, [pc, #504]	@ (800988c <_printf_float+0x2d4>)
 8009694:	4b7e      	ldr	r3, [pc, #504]	@ (8009890 <_printf_float+0x2d8>)
 8009696:	e7d4      	b.n	8009642 <_printf_float+0x8a>
 8009698:	6863      	ldr	r3, [r4, #4]
 800969a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800969e:	9206      	str	r2, [sp, #24]
 80096a0:	1c5a      	adds	r2, r3, #1
 80096a2:	d13b      	bne.n	800971c <_printf_float+0x164>
 80096a4:	2306      	movs	r3, #6
 80096a6:	6063      	str	r3, [r4, #4]
 80096a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80096ac:	2300      	movs	r3, #0
 80096ae:	6022      	str	r2, [r4, #0]
 80096b0:	9303      	str	r3, [sp, #12]
 80096b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80096b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80096b8:	ab09      	add	r3, sp, #36	@ 0x24
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	6861      	ldr	r1, [r4, #4]
 80096be:	ec49 8b10 	vmov	d0, r8, r9
 80096c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80096c6:	4628      	mov	r0, r5
 80096c8:	f7ff fed7 	bl	800947a <__cvt>
 80096cc:	9b06      	ldr	r3, [sp, #24]
 80096ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096d0:	2b47      	cmp	r3, #71	@ 0x47
 80096d2:	4680      	mov	r8, r0
 80096d4:	d129      	bne.n	800972a <_printf_float+0x172>
 80096d6:	1cc8      	adds	r0, r1, #3
 80096d8:	db02      	blt.n	80096e0 <_printf_float+0x128>
 80096da:	6863      	ldr	r3, [r4, #4]
 80096dc:	4299      	cmp	r1, r3
 80096de:	dd41      	ble.n	8009764 <_printf_float+0x1ac>
 80096e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80096e4:	fa5f fa8a 	uxtb.w	sl, sl
 80096e8:	3901      	subs	r1, #1
 80096ea:	4652      	mov	r2, sl
 80096ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80096f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80096f2:	f7ff ff27 	bl	8009544 <__exponent>
 80096f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096f8:	1813      	adds	r3, r2, r0
 80096fa:	2a01      	cmp	r2, #1
 80096fc:	4681      	mov	r9, r0
 80096fe:	6123      	str	r3, [r4, #16]
 8009700:	dc02      	bgt.n	8009708 <_printf_float+0x150>
 8009702:	6822      	ldr	r2, [r4, #0]
 8009704:	07d2      	lsls	r2, r2, #31
 8009706:	d501      	bpl.n	800970c <_printf_float+0x154>
 8009708:	3301      	adds	r3, #1
 800970a:	6123      	str	r3, [r4, #16]
 800970c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009710:	2b00      	cmp	r3, #0
 8009712:	d0a2      	beq.n	800965a <_printf_float+0xa2>
 8009714:	232d      	movs	r3, #45	@ 0x2d
 8009716:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800971a:	e79e      	b.n	800965a <_printf_float+0xa2>
 800971c:	9a06      	ldr	r2, [sp, #24]
 800971e:	2a47      	cmp	r2, #71	@ 0x47
 8009720:	d1c2      	bne.n	80096a8 <_printf_float+0xf0>
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1c0      	bne.n	80096a8 <_printf_float+0xf0>
 8009726:	2301      	movs	r3, #1
 8009728:	e7bd      	b.n	80096a6 <_printf_float+0xee>
 800972a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800972e:	d9db      	bls.n	80096e8 <_printf_float+0x130>
 8009730:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009734:	d118      	bne.n	8009768 <_printf_float+0x1b0>
 8009736:	2900      	cmp	r1, #0
 8009738:	6863      	ldr	r3, [r4, #4]
 800973a:	dd0b      	ble.n	8009754 <_printf_float+0x19c>
 800973c:	6121      	str	r1, [r4, #16]
 800973e:	b913      	cbnz	r3, 8009746 <_printf_float+0x18e>
 8009740:	6822      	ldr	r2, [r4, #0]
 8009742:	07d0      	lsls	r0, r2, #31
 8009744:	d502      	bpl.n	800974c <_printf_float+0x194>
 8009746:	3301      	adds	r3, #1
 8009748:	440b      	add	r3, r1
 800974a:	6123      	str	r3, [r4, #16]
 800974c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800974e:	f04f 0900 	mov.w	r9, #0
 8009752:	e7db      	b.n	800970c <_printf_float+0x154>
 8009754:	b913      	cbnz	r3, 800975c <_printf_float+0x1a4>
 8009756:	6822      	ldr	r2, [r4, #0]
 8009758:	07d2      	lsls	r2, r2, #31
 800975a:	d501      	bpl.n	8009760 <_printf_float+0x1a8>
 800975c:	3302      	adds	r3, #2
 800975e:	e7f4      	b.n	800974a <_printf_float+0x192>
 8009760:	2301      	movs	r3, #1
 8009762:	e7f2      	b.n	800974a <_printf_float+0x192>
 8009764:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800976a:	4299      	cmp	r1, r3
 800976c:	db05      	blt.n	800977a <_printf_float+0x1c2>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	6121      	str	r1, [r4, #16]
 8009772:	07d8      	lsls	r0, r3, #31
 8009774:	d5ea      	bpl.n	800974c <_printf_float+0x194>
 8009776:	1c4b      	adds	r3, r1, #1
 8009778:	e7e7      	b.n	800974a <_printf_float+0x192>
 800977a:	2900      	cmp	r1, #0
 800977c:	bfd4      	ite	le
 800977e:	f1c1 0202 	rsble	r2, r1, #2
 8009782:	2201      	movgt	r2, #1
 8009784:	4413      	add	r3, r2
 8009786:	e7e0      	b.n	800974a <_printf_float+0x192>
 8009788:	6823      	ldr	r3, [r4, #0]
 800978a:	055a      	lsls	r2, r3, #21
 800978c:	d407      	bmi.n	800979e <_printf_float+0x1e6>
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	4642      	mov	r2, r8
 8009792:	4631      	mov	r1, r6
 8009794:	4628      	mov	r0, r5
 8009796:	47b8      	blx	r7
 8009798:	3001      	adds	r0, #1
 800979a:	d12b      	bne.n	80097f4 <_printf_float+0x23c>
 800979c:	e767      	b.n	800966e <_printf_float+0xb6>
 800979e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80097a2:	f240 80dd 	bls.w	8009960 <_printf_float+0x3a8>
 80097a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80097aa:	2200      	movs	r2, #0
 80097ac:	2300      	movs	r3, #0
 80097ae:	f7f7 f993 	bl	8000ad8 <__aeabi_dcmpeq>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	d033      	beq.n	800981e <_printf_float+0x266>
 80097b6:	4a37      	ldr	r2, [pc, #220]	@ (8009894 <_printf_float+0x2dc>)
 80097b8:	2301      	movs	r3, #1
 80097ba:	4631      	mov	r1, r6
 80097bc:	4628      	mov	r0, r5
 80097be:	47b8      	blx	r7
 80097c0:	3001      	adds	r0, #1
 80097c2:	f43f af54 	beq.w	800966e <_printf_float+0xb6>
 80097c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80097ca:	4543      	cmp	r3, r8
 80097cc:	db02      	blt.n	80097d4 <_printf_float+0x21c>
 80097ce:	6823      	ldr	r3, [r4, #0]
 80097d0:	07d8      	lsls	r0, r3, #31
 80097d2:	d50f      	bpl.n	80097f4 <_printf_float+0x23c>
 80097d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097d8:	4631      	mov	r1, r6
 80097da:	4628      	mov	r0, r5
 80097dc:	47b8      	blx	r7
 80097de:	3001      	adds	r0, #1
 80097e0:	f43f af45 	beq.w	800966e <_printf_float+0xb6>
 80097e4:	f04f 0900 	mov.w	r9, #0
 80097e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80097ec:	f104 0a1a 	add.w	sl, r4, #26
 80097f0:	45c8      	cmp	r8, r9
 80097f2:	dc09      	bgt.n	8009808 <_printf_float+0x250>
 80097f4:	6823      	ldr	r3, [r4, #0]
 80097f6:	079b      	lsls	r3, r3, #30
 80097f8:	f100 8103 	bmi.w	8009a02 <_printf_float+0x44a>
 80097fc:	68e0      	ldr	r0, [r4, #12]
 80097fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009800:	4298      	cmp	r0, r3
 8009802:	bfb8      	it	lt
 8009804:	4618      	movlt	r0, r3
 8009806:	e734      	b.n	8009672 <_printf_float+0xba>
 8009808:	2301      	movs	r3, #1
 800980a:	4652      	mov	r2, sl
 800980c:	4631      	mov	r1, r6
 800980e:	4628      	mov	r0, r5
 8009810:	47b8      	blx	r7
 8009812:	3001      	adds	r0, #1
 8009814:	f43f af2b 	beq.w	800966e <_printf_float+0xb6>
 8009818:	f109 0901 	add.w	r9, r9, #1
 800981c:	e7e8      	b.n	80097f0 <_printf_float+0x238>
 800981e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009820:	2b00      	cmp	r3, #0
 8009822:	dc39      	bgt.n	8009898 <_printf_float+0x2e0>
 8009824:	4a1b      	ldr	r2, [pc, #108]	@ (8009894 <_printf_float+0x2dc>)
 8009826:	2301      	movs	r3, #1
 8009828:	4631      	mov	r1, r6
 800982a:	4628      	mov	r0, r5
 800982c:	47b8      	blx	r7
 800982e:	3001      	adds	r0, #1
 8009830:	f43f af1d 	beq.w	800966e <_printf_float+0xb6>
 8009834:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009838:	ea59 0303 	orrs.w	r3, r9, r3
 800983c:	d102      	bne.n	8009844 <_printf_float+0x28c>
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	07d9      	lsls	r1, r3, #31
 8009842:	d5d7      	bpl.n	80097f4 <_printf_float+0x23c>
 8009844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009848:	4631      	mov	r1, r6
 800984a:	4628      	mov	r0, r5
 800984c:	47b8      	blx	r7
 800984e:	3001      	adds	r0, #1
 8009850:	f43f af0d 	beq.w	800966e <_printf_float+0xb6>
 8009854:	f04f 0a00 	mov.w	sl, #0
 8009858:	f104 0b1a 	add.w	fp, r4, #26
 800985c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800985e:	425b      	negs	r3, r3
 8009860:	4553      	cmp	r3, sl
 8009862:	dc01      	bgt.n	8009868 <_printf_float+0x2b0>
 8009864:	464b      	mov	r3, r9
 8009866:	e793      	b.n	8009790 <_printf_float+0x1d8>
 8009868:	2301      	movs	r3, #1
 800986a:	465a      	mov	r2, fp
 800986c:	4631      	mov	r1, r6
 800986e:	4628      	mov	r0, r5
 8009870:	47b8      	blx	r7
 8009872:	3001      	adds	r0, #1
 8009874:	f43f aefb 	beq.w	800966e <_printf_float+0xb6>
 8009878:	f10a 0a01 	add.w	sl, sl, #1
 800987c:	e7ee      	b.n	800985c <_printf_float+0x2a4>
 800987e:	bf00      	nop
 8009880:	7fefffff 	.word	0x7fefffff
 8009884:	08012e04 	.word	0x08012e04
 8009888:	08012e00 	.word	0x08012e00
 800988c:	08012e0c 	.word	0x08012e0c
 8009890:	08012e08 	.word	0x08012e08
 8009894:	08012e10 	.word	0x08012e10
 8009898:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800989a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800989e:	4553      	cmp	r3, sl
 80098a0:	bfa8      	it	ge
 80098a2:	4653      	movge	r3, sl
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	4699      	mov	r9, r3
 80098a8:	dc36      	bgt.n	8009918 <_printf_float+0x360>
 80098aa:	f04f 0b00 	mov.w	fp, #0
 80098ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098b2:	f104 021a 	add.w	r2, r4, #26
 80098b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80098b8:	9306      	str	r3, [sp, #24]
 80098ba:	eba3 0309 	sub.w	r3, r3, r9
 80098be:	455b      	cmp	r3, fp
 80098c0:	dc31      	bgt.n	8009926 <_printf_float+0x36e>
 80098c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098c4:	459a      	cmp	sl, r3
 80098c6:	dc3a      	bgt.n	800993e <_printf_float+0x386>
 80098c8:	6823      	ldr	r3, [r4, #0]
 80098ca:	07da      	lsls	r2, r3, #31
 80098cc:	d437      	bmi.n	800993e <_printf_float+0x386>
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	ebaa 0903 	sub.w	r9, sl, r3
 80098d4:	9b06      	ldr	r3, [sp, #24]
 80098d6:	ebaa 0303 	sub.w	r3, sl, r3
 80098da:	4599      	cmp	r9, r3
 80098dc:	bfa8      	it	ge
 80098de:	4699      	movge	r9, r3
 80098e0:	f1b9 0f00 	cmp.w	r9, #0
 80098e4:	dc33      	bgt.n	800994e <_printf_float+0x396>
 80098e6:	f04f 0800 	mov.w	r8, #0
 80098ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098ee:	f104 0b1a 	add.w	fp, r4, #26
 80098f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f4:	ebaa 0303 	sub.w	r3, sl, r3
 80098f8:	eba3 0309 	sub.w	r3, r3, r9
 80098fc:	4543      	cmp	r3, r8
 80098fe:	f77f af79 	ble.w	80097f4 <_printf_float+0x23c>
 8009902:	2301      	movs	r3, #1
 8009904:	465a      	mov	r2, fp
 8009906:	4631      	mov	r1, r6
 8009908:	4628      	mov	r0, r5
 800990a:	47b8      	blx	r7
 800990c:	3001      	adds	r0, #1
 800990e:	f43f aeae 	beq.w	800966e <_printf_float+0xb6>
 8009912:	f108 0801 	add.w	r8, r8, #1
 8009916:	e7ec      	b.n	80098f2 <_printf_float+0x33a>
 8009918:	4642      	mov	r2, r8
 800991a:	4631      	mov	r1, r6
 800991c:	4628      	mov	r0, r5
 800991e:	47b8      	blx	r7
 8009920:	3001      	adds	r0, #1
 8009922:	d1c2      	bne.n	80098aa <_printf_float+0x2f2>
 8009924:	e6a3      	b.n	800966e <_printf_float+0xb6>
 8009926:	2301      	movs	r3, #1
 8009928:	4631      	mov	r1, r6
 800992a:	4628      	mov	r0, r5
 800992c:	9206      	str	r2, [sp, #24]
 800992e:	47b8      	blx	r7
 8009930:	3001      	adds	r0, #1
 8009932:	f43f ae9c 	beq.w	800966e <_printf_float+0xb6>
 8009936:	9a06      	ldr	r2, [sp, #24]
 8009938:	f10b 0b01 	add.w	fp, fp, #1
 800993c:	e7bb      	b.n	80098b6 <_printf_float+0x2fe>
 800993e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009942:	4631      	mov	r1, r6
 8009944:	4628      	mov	r0, r5
 8009946:	47b8      	blx	r7
 8009948:	3001      	adds	r0, #1
 800994a:	d1c0      	bne.n	80098ce <_printf_float+0x316>
 800994c:	e68f      	b.n	800966e <_printf_float+0xb6>
 800994e:	9a06      	ldr	r2, [sp, #24]
 8009950:	464b      	mov	r3, r9
 8009952:	4442      	add	r2, r8
 8009954:	4631      	mov	r1, r6
 8009956:	4628      	mov	r0, r5
 8009958:	47b8      	blx	r7
 800995a:	3001      	adds	r0, #1
 800995c:	d1c3      	bne.n	80098e6 <_printf_float+0x32e>
 800995e:	e686      	b.n	800966e <_printf_float+0xb6>
 8009960:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009964:	f1ba 0f01 	cmp.w	sl, #1
 8009968:	dc01      	bgt.n	800996e <_printf_float+0x3b6>
 800996a:	07db      	lsls	r3, r3, #31
 800996c:	d536      	bpl.n	80099dc <_printf_float+0x424>
 800996e:	2301      	movs	r3, #1
 8009970:	4642      	mov	r2, r8
 8009972:	4631      	mov	r1, r6
 8009974:	4628      	mov	r0, r5
 8009976:	47b8      	blx	r7
 8009978:	3001      	adds	r0, #1
 800997a:	f43f ae78 	beq.w	800966e <_printf_float+0xb6>
 800997e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009982:	4631      	mov	r1, r6
 8009984:	4628      	mov	r0, r5
 8009986:	47b8      	blx	r7
 8009988:	3001      	adds	r0, #1
 800998a:	f43f ae70 	beq.w	800966e <_printf_float+0xb6>
 800998e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009992:	2200      	movs	r2, #0
 8009994:	2300      	movs	r3, #0
 8009996:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800999a:	f7f7 f89d 	bl	8000ad8 <__aeabi_dcmpeq>
 800999e:	b9c0      	cbnz	r0, 80099d2 <_printf_float+0x41a>
 80099a0:	4653      	mov	r3, sl
 80099a2:	f108 0201 	add.w	r2, r8, #1
 80099a6:	4631      	mov	r1, r6
 80099a8:	4628      	mov	r0, r5
 80099aa:	47b8      	blx	r7
 80099ac:	3001      	adds	r0, #1
 80099ae:	d10c      	bne.n	80099ca <_printf_float+0x412>
 80099b0:	e65d      	b.n	800966e <_printf_float+0xb6>
 80099b2:	2301      	movs	r3, #1
 80099b4:	465a      	mov	r2, fp
 80099b6:	4631      	mov	r1, r6
 80099b8:	4628      	mov	r0, r5
 80099ba:	47b8      	blx	r7
 80099bc:	3001      	adds	r0, #1
 80099be:	f43f ae56 	beq.w	800966e <_printf_float+0xb6>
 80099c2:	f108 0801 	add.w	r8, r8, #1
 80099c6:	45d0      	cmp	r8, sl
 80099c8:	dbf3      	blt.n	80099b2 <_printf_float+0x3fa>
 80099ca:	464b      	mov	r3, r9
 80099cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80099d0:	e6df      	b.n	8009792 <_printf_float+0x1da>
 80099d2:	f04f 0800 	mov.w	r8, #0
 80099d6:	f104 0b1a 	add.w	fp, r4, #26
 80099da:	e7f4      	b.n	80099c6 <_printf_float+0x40e>
 80099dc:	2301      	movs	r3, #1
 80099de:	4642      	mov	r2, r8
 80099e0:	e7e1      	b.n	80099a6 <_printf_float+0x3ee>
 80099e2:	2301      	movs	r3, #1
 80099e4:	464a      	mov	r2, r9
 80099e6:	4631      	mov	r1, r6
 80099e8:	4628      	mov	r0, r5
 80099ea:	47b8      	blx	r7
 80099ec:	3001      	adds	r0, #1
 80099ee:	f43f ae3e 	beq.w	800966e <_printf_float+0xb6>
 80099f2:	f108 0801 	add.w	r8, r8, #1
 80099f6:	68e3      	ldr	r3, [r4, #12]
 80099f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80099fa:	1a5b      	subs	r3, r3, r1
 80099fc:	4543      	cmp	r3, r8
 80099fe:	dcf0      	bgt.n	80099e2 <_printf_float+0x42a>
 8009a00:	e6fc      	b.n	80097fc <_printf_float+0x244>
 8009a02:	f04f 0800 	mov.w	r8, #0
 8009a06:	f104 0919 	add.w	r9, r4, #25
 8009a0a:	e7f4      	b.n	80099f6 <_printf_float+0x43e>

08009a0c <_printf_common>:
 8009a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a10:	4616      	mov	r6, r2
 8009a12:	4698      	mov	r8, r3
 8009a14:	688a      	ldr	r2, [r1, #8]
 8009a16:	690b      	ldr	r3, [r1, #16]
 8009a18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	bfb8      	it	lt
 8009a20:	4613      	movlt	r3, r2
 8009a22:	6033      	str	r3, [r6, #0]
 8009a24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a28:	4607      	mov	r7, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	b10a      	cbz	r2, 8009a32 <_printf_common+0x26>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	6033      	str	r3, [r6, #0]
 8009a32:	6823      	ldr	r3, [r4, #0]
 8009a34:	0699      	lsls	r1, r3, #26
 8009a36:	bf42      	ittt	mi
 8009a38:	6833      	ldrmi	r3, [r6, #0]
 8009a3a:	3302      	addmi	r3, #2
 8009a3c:	6033      	strmi	r3, [r6, #0]
 8009a3e:	6825      	ldr	r5, [r4, #0]
 8009a40:	f015 0506 	ands.w	r5, r5, #6
 8009a44:	d106      	bne.n	8009a54 <_printf_common+0x48>
 8009a46:	f104 0a19 	add.w	sl, r4, #25
 8009a4a:	68e3      	ldr	r3, [r4, #12]
 8009a4c:	6832      	ldr	r2, [r6, #0]
 8009a4e:	1a9b      	subs	r3, r3, r2
 8009a50:	42ab      	cmp	r3, r5
 8009a52:	dc26      	bgt.n	8009aa2 <_printf_common+0x96>
 8009a54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a58:	6822      	ldr	r2, [r4, #0]
 8009a5a:	3b00      	subs	r3, #0
 8009a5c:	bf18      	it	ne
 8009a5e:	2301      	movne	r3, #1
 8009a60:	0692      	lsls	r2, r2, #26
 8009a62:	d42b      	bmi.n	8009abc <_printf_common+0xb0>
 8009a64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a68:	4641      	mov	r1, r8
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	47c8      	blx	r9
 8009a6e:	3001      	adds	r0, #1
 8009a70:	d01e      	beq.n	8009ab0 <_printf_common+0xa4>
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	6922      	ldr	r2, [r4, #16]
 8009a76:	f003 0306 	and.w	r3, r3, #6
 8009a7a:	2b04      	cmp	r3, #4
 8009a7c:	bf02      	ittt	eq
 8009a7e:	68e5      	ldreq	r5, [r4, #12]
 8009a80:	6833      	ldreq	r3, [r6, #0]
 8009a82:	1aed      	subeq	r5, r5, r3
 8009a84:	68a3      	ldr	r3, [r4, #8]
 8009a86:	bf0c      	ite	eq
 8009a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a8c:	2500      	movne	r5, #0
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	bfc4      	itt	gt
 8009a92:	1a9b      	subgt	r3, r3, r2
 8009a94:	18ed      	addgt	r5, r5, r3
 8009a96:	2600      	movs	r6, #0
 8009a98:	341a      	adds	r4, #26
 8009a9a:	42b5      	cmp	r5, r6
 8009a9c:	d11a      	bne.n	8009ad4 <_printf_common+0xc8>
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	e008      	b.n	8009ab4 <_printf_common+0xa8>
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	4652      	mov	r2, sl
 8009aa6:	4641      	mov	r1, r8
 8009aa8:	4638      	mov	r0, r7
 8009aaa:	47c8      	blx	r9
 8009aac:	3001      	adds	r0, #1
 8009aae:	d103      	bne.n	8009ab8 <_printf_common+0xac>
 8009ab0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ab8:	3501      	adds	r5, #1
 8009aba:	e7c6      	b.n	8009a4a <_printf_common+0x3e>
 8009abc:	18e1      	adds	r1, r4, r3
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	2030      	movs	r0, #48	@ 0x30
 8009ac2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ac6:	4422      	add	r2, r4
 8009ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009acc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ad0:	3302      	adds	r3, #2
 8009ad2:	e7c7      	b.n	8009a64 <_printf_common+0x58>
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	4622      	mov	r2, r4
 8009ad8:	4641      	mov	r1, r8
 8009ada:	4638      	mov	r0, r7
 8009adc:	47c8      	blx	r9
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d0e6      	beq.n	8009ab0 <_printf_common+0xa4>
 8009ae2:	3601      	adds	r6, #1
 8009ae4:	e7d9      	b.n	8009a9a <_printf_common+0x8e>
	...

08009ae8 <_printf_i>:
 8009ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009aec:	7e0f      	ldrb	r7, [r1, #24]
 8009aee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009af0:	2f78      	cmp	r7, #120	@ 0x78
 8009af2:	4691      	mov	r9, r2
 8009af4:	4680      	mov	r8, r0
 8009af6:	460c      	mov	r4, r1
 8009af8:	469a      	mov	sl, r3
 8009afa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009afe:	d807      	bhi.n	8009b10 <_printf_i+0x28>
 8009b00:	2f62      	cmp	r7, #98	@ 0x62
 8009b02:	d80a      	bhi.n	8009b1a <_printf_i+0x32>
 8009b04:	2f00      	cmp	r7, #0
 8009b06:	f000 80d1 	beq.w	8009cac <_printf_i+0x1c4>
 8009b0a:	2f58      	cmp	r7, #88	@ 0x58
 8009b0c:	f000 80b8 	beq.w	8009c80 <_printf_i+0x198>
 8009b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b18:	e03a      	b.n	8009b90 <_printf_i+0xa8>
 8009b1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b1e:	2b15      	cmp	r3, #21
 8009b20:	d8f6      	bhi.n	8009b10 <_printf_i+0x28>
 8009b22:	a101      	add	r1, pc, #4	@ (adr r1, 8009b28 <_printf_i+0x40>)
 8009b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b28:	08009b81 	.word	0x08009b81
 8009b2c:	08009b95 	.word	0x08009b95
 8009b30:	08009b11 	.word	0x08009b11
 8009b34:	08009b11 	.word	0x08009b11
 8009b38:	08009b11 	.word	0x08009b11
 8009b3c:	08009b11 	.word	0x08009b11
 8009b40:	08009b95 	.word	0x08009b95
 8009b44:	08009b11 	.word	0x08009b11
 8009b48:	08009b11 	.word	0x08009b11
 8009b4c:	08009b11 	.word	0x08009b11
 8009b50:	08009b11 	.word	0x08009b11
 8009b54:	08009c93 	.word	0x08009c93
 8009b58:	08009bbf 	.word	0x08009bbf
 8009b5c:	08009c4d 	.word	0x08009c4d
 8009b60:	08009b11 	.word	0x08009b11
 8009b64:	08009b11 	.word	0x08009b11
 8009b68:	08009cb5 	.word	0x08009cb5
 8009b6c:	08009b11 	.word	0x08009b11
 8009b70:	08009bbf 	.word	0x08009bbf
 8009b74:	08009b11 	.word	0x08009b11
 8009b78:	08009b11 	.word	0x08009b11
 8009b7c:	08009c55 	.word	0x08009c55
 8009b80:	6833      	ldr	r3, [r6, #0]
 8009b82:	1d1a      	adds	r2, r3, #4
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	6032      	str	r2, [r6, #0]
 8009b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b90:	2301      	movs	r3, #1
 8009b92:	e09c      	b.n	8009cce <_printf_i+0x1e6>
 8009b94:	6833      	ldr	r3, [r6, #0]
 8009b96:	6820      	ldr	r0, [r4, #0]
 8009b98:	1d19      	adds	r1, r3, #4
 8009b9a:	6031      	str	r1, [r6, #0]
 8009b9c:	0606      	lsls	r6, r0, #24
 8009b9e:	d501      	bpl.n	8009ba4 <_printf_i+0xbc>
 8009ba0:	681d      	ldr	r5, [r3, #0]
 8009ba2:	e003      	b.n	8009bac <_printf_i+0xc4>
 8009ba4:	0645      	lsls	r5, r0, #25
 8009ba6:	d5fb      	bpl.n	8009ba0 <_printf_i+0xb8>
 8009ba8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bac:	2d00      	cmp	r5, #0
 8009bae:	da03      	bge.n	8009bb8 <_printf_i+0xd0>
 8009bb0:	232d      	movs	r3, #45	@ 0x2d
 8009bb2:	426d      	negs	r5, r5
 8009bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bb8:	4858      	ldr	r0, [pc, #352]	@ (8009d1c <_printf_i+0x234>)
 8009bba:	230a      	movs	r3, #10
 8009bbc:	e011      	b.n	8009be2 <_printf_i+0xfa>
 8009bbe:	6821      	ldr	r1, [r4, #0]
 8009bc0:	6833      	ldr	r3, [r6, #0]
 8009bc2:	0608      	lsls	r0, r1, #24
 8009bc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bc8:	d402      	bmi.n	8009bd0 <_printf_i+0xe8>
 8009bca:	0649      	lsls	r1, r1, #25
 8009bcc:	bf48      	it	mi
 8009bce:	b2ad      	uxthmi	r5, r5
 8009bd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009bd2:	4852      	ldr	r0, [pc, #328]	@ (8009d1c <_printf_i+0x234>)
 8009bd4:	6033      	str	r3, [r6, #0]
 8009bd6:	bf14      	ite	ne
 8009bd8:	230a      	movne	r3, #10
 8009bda:	2308      	moveq	r3, #8
 8009bdc:	2100      	movs	r1, #0
 8009bde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009be2:	6866      	ldr	r6, [r4, #4]
 8009be4:	60a6      	str	r6, [r4, #8]
 8009be6:	2e00      	cmp	r6, #0
 8009be8:	db05      	blt.n	8009bf6 <_printf_i+0x10e>
 8009bea:	6821      	ldr	r1, [r4, #0]
 8009bec:	432e      	orrs	r6, r5
 8009bee:	f021 0104 	bic.w	r1, r1, #4
 8009bf2:	6021      	str	r1, [r4, #0]
 8009bf4:	d04b      	beq.n	8009c8e <_printf_i+0x1a6>
 8009bf6:	4616      	mov	r6, r2
 8009bf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009bfc:	fb03 5711 	mls	r7, r3, r1, r5
 8009c00:	5dc7      	ldrb	r7, [r0, r7]
 8009c02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c06:	462f      	mov	r7, r5
 8009c08:	42bb      	cmp	r3, r7
 8009c0a:	460d      	mov	r5, r1
 8009c0c:	d9f4      	bls.n	8009bf8 <_printf_i+0x110>
 8009c0e:	2b08      	cmp	r3, #8
 8009c10:	d10b      	bne.n	8009c2a <_printf_i+0x142>
 8009c12:	6823      	ldr	r3, [r4, #0]
 8009c14:	07df      	lsls	r7, r3, #31
 8009c16:	d508      	bpl.n	8009c2a <_printf_i+0x142>
 8009c18:	6923      	ldr	r3, [r4, #16]
 8009c1a:	6861      	ldr	r1, [r4, #4]
 8009c1c:	4299      	cmp	r1, r3
 8009c1e:	bfde      	ittt	le
 8009c20:	2330      	movle	r3, #48	@ 0x30
 8009c22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c26:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009c2a:	1b92      	subs	r2, r2, r6
 8009c2c:	6122      	str	r2, [r4, #16]
 8009c2e:	f8cd a000 	str.w	sl, [sp]
 8009c32:	464b      	mov	r3, r9
 8009c34:	aa03      	add	r2, sp, #12
 8009c36:	4621      	mov	r1, r4
 8009c38:	4640      	mov	r0, r8
 8009c3a:	f7ff fee7 	bl	8009a0c <_printf_common>
 8009c3e:	3001      	adds	r0, #1
 8009c40:	d14a      	bne.n	8009cd8 <_printf_i+0x1f0>
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c46:	b004      	add	sp, #16
 8009c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	f043 0320 	orr.w	r3, r3, #32
 8009c52:	6023      	str	r3, [r4, #0]
 8009c54:	4832      	ldr	r0, [pc, #200]	@ (8009d20 <_printf_i+0x238>)
 8009c56:	2778      	movs	r7, #120	@ 0x78
 8009c58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	6831      	ldr	r1, [r6, #0]
 8009c60:	061f      	lsls	r7, r3, #24
 8009c62:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c66:	d402      	bmi.n	8009c6e <_printf_i+0x186>
 8009c68:	065f      	lsls	r7, r3, #25
 8009c6a:	bf48      	it	mi
 8009c6c:	b2ad      	uxthmi	r5, r5
 8009c6e:	6031      	str	r1, [r6, #0]
 8009c70:	07d9      	lsls	r1, r3, #31
 8009c72:	bf44      	itt	mi
 8009c74:	f043 0320 	orrmi.w	r3, r3, #32
 8009c78:	6023      	strmi	r3, [r4, #0]
 8009c7a:	b11d      	cbz	r5, 8009c84 <_printf_i+0x19c>
 8009c7c:	2310      	movs	r3, #16
 8009c7e:	e7ad      	b.n	8009bdc <_printf_i+0xf4>
 8009c80:	4826      	ldr	r0, [pc, #152]	@ (8009d1c <_printf_i+0x234>)
 8009c82:	e7e9      	b.n	8009c58 <_printf_i+0x170>
 8009c84:	6823      	ldr	r3, [r4, #0]
 8009c86:	f023 0320 	bic.w	r3, r3, #32
 8009c8a:	6023      	str	r3, [r4, #0]
 8009c8c:	e7f6      	b.n	8009c7c <_printf_i+0x194>
 8009c8e:	4616      	mov	r6, r2
 8009c90:	e7bd      	b.n	8009c0e <_printf_i+0x126>
 8009c92:	6833      	ldr	r3, [r6, #0]
 8009c94:	6825      	ldr	r5, [r4, #0]
 8009c96:	6961      	ldr	r1, [r4, #20]
 8009c98:	1d18      	adds	r0, r3, #4
 8009c9a:	6030      	str	r0, [r6, #0]
 8009c9c:	062e      	lsls	r6, r5, #24
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	d501      	bpl.n	8009ca6 <_printf_i+0x1be>
 8009ca2:	6019      	str	r1, [r3, #0]
 8009ca4:	e002      	b.n	8009cac <_printf_i+0x1c4>
 8009ca6:	0668      	lsls	r0, r5, #25
 8009ca8:	d5fb      	bpl.n	8009ca2 <_printf_i+0x1ba>
 8009caa:	8019      	strh	r1, [r3, #0]
 8009cac:	2300      	movs	r3, #0
 8009cae:	6123      	str	r3, [r4, #16]
 8009cb0:	4616      	mov	r6, r2
 8009cb2:	e7bc      	b.n	8009c2e <_printf_i+0x146>
 8009cb4:	6833      	ldr	r3, [r6, #0]
 8009cb6:	1d1a      	adds	r2, r3, #4
 8009cb8:	6032      	str	r2, [r6, #0]
 8009cba:	681e      	ldr	r6, [r3, #0]
 8009cbc:	6862      	ldr	r2, [r4, #4]
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	f7f6 fa8d 	bl	80001e0 <memchr>
 8009cc6:	b108      	cbz	r0, 8009ccc <_printf_i+0x1e4>
 8009cc8:	1b80      	subs	r0, r0, r6
 8009cca:	6060      	str	r0, [r4, #4]
 8009ccc:	6863      	ldr	r3, [r4, #4]
 8009cce:	6123      	str	r3, [r4, #16]
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cd6:	e7aa      	b.n	8009c2e <_printf_i+0x146>
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	4632      	mov	r2, r6
 8009cdc:	4649      	mov	r1, r9
 8009cde:	4640      	mov	r0, r8
 8009ce0:	47d0      	blx	sl
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	d0ad      	beq.n	8009c42 <_printf_i+0x15a>
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	079b      	lsls	r3, r3, #30
 8009cea:	d413      	bmi.n	8009d14 <_printf_i+0x22c>
 8009cec:	68e0      	ldr	r0, [r4, #12]
 8009cee:	9b03      	ldr	r3, [sp, #12]
 8009cf0:	4298      	cmp	r0, r3
 8009cf2:	bfb8      	it	lt
 8009cf4:	4618      	movlt	r0, r3
 8009cf6:	e7a6      	b.n	8009c46 <_printf_i+0x15e>
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	4632      	mov	r2, r6
 8009cfc:	4649      	mov	r1, r9
 8009cfe:	4640      	mov	r0, r8
 8009d00:	47d0      	blx	sl
 8009d02:	3001      	adds	r0, #1
 8009d04:	d09d      	beq.n	8009c42 <_printf_i+0x15a>
 8009d06:	3501      	adds	r5, #1
 8009d08:	68e3      	ldr	r3, [r4, #12]
 8009d0a:	9903      	ldr	r1, [sp, #12]
 8009d0c:	1a5b      	subs	r3, r3, r1
 8009d0e:	42ab      	cmp	r3, r5
 8009d10:	dcf2      	bgt.n	8009cf8 <_printf_i+0x210>
 8009d12:	e7eb      	b.n	8009cec <_printf_i+0x204>
 8009d14:	2500      	movs	r5, #0
 8009d16:	f104 0619 	add.w	r6, r4, #25
 8009d1a:	e7f5      	b.n	8009d08 <_printf_i+0x220>
 8009d1c:	08012e12 	.word	0x08012e12
 8009d20:	08012e23 	.word	0x08012e23

08009d24 <_scanf_float>:
 8009d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d28:	b087      	sub	sp, #28
 8009d2a:	4691      	mov	r9, r2
 8009d2c:	9303      	str	r3, [sp, #12]
 8009d2e:	688b      	ldr	r3, [r1, #8]
 8009d30:	1e5a      	subs	r2, r3, #1
 8009d32:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009d36:	bf81      	itttt	hi
 8009d38:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009d3c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009d40:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009d44:	608b      	strhi	r3, [r1, #8]
 8009d46:	680b      	ldr	r3, [r1, #0]
 8009d48:	460a      	mov	r2, r1
 8009d4a:	f04f 0500 	mov.w	r5, #0
 8009d4e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009d52:	f842 3b1c 	str.w	r3, [r2], #28
 8009d56:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009d5a:	4680      	mov	r8, r0
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	bf98      	it	ls
 8009d60:	f04f 0b00 	movls.w	fp, #0
 8009d64:	9201      	str	r2, [sp, #4]
 8009d66:	4616      	mov	r6, r2
 8009d68:	46aa      	mov	sl, r5
 8009d6a:	462f      	mov	r7, r5
 8009d6c:	9502      	str	r5, [sp, #8]
 8009d6e:	68a2      	ldr	r2, [r4, #8]
 8009d70:	b15a      	cbz	r2, 8009d8a <_scanf_float+0x66>
 8009d72:	f8d9 3000 	ldr.w	r3, [r9]
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	2b4e      	cmp	r3, #78	@ 0x4e
 8009d7a:	d863      	bhi.n	8009e44 <_scanf_float+0x120>
 8009d7c:	2b40      	cmp	r3, #64	@ 0x40
 8009d7e:	d83b      	bhi.n	8009df8 <_scanf_float+0xd4>
 8009d80:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009d84:	b2c8      	uxtb	r0, r1
 8009d86:	280e      	cmp	r0, #14
 8009d88:	d939      	bls.n	8009dfe <_scanf_float+0xda>
 8009d8a:	b11f      	cbz	r7, 8009d94 <_scanf_float+0x70>
 8009d8c:	6823      	ldr	r3, [r4, #0]
 8009d8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d92:	6023      	str	r3, [r4, #0]
 8009d94:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009d98:	f1ba 0f01 	cmp.w	sl, #1
 8009d9c:	f200 8114 	bhi.w	8009fc8 <_scanf_float+0x2a4>
 8009da0:	9b01      	ldr	r3, [sp, #4]
 8009da2:	429e      	cmp	r6, r3
 8009da4:	f200 8105 	bhi.w	8009fb2 <_scanf_float+0x28e>
 8009da8:	2001      	movs	r0, #1
 8009daa:	b007      	add	sp, #28
 8009dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009db4:	2a0d      	cmp	r2, #13
 8009db6:	d8e8      	bhi.n	8009d8a <_scanf_float+0x66>
 8009db8:	a101      	add	r1, pc, #4	@ (adr r1, 8009dc0 <_scanf_float+0x9c>)
 8009dba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009f09 	.word	0x08009f09
 8009dc4:	08009d8b 	.word	0x08009d8b
 8009dc8:	08009d8b 	.word	0x08009d8b
 8009dcc:	08009d8b 	.word	0x08009d8b
 8009dd0:	08009f65 	.word	0x08009f65
 8009dd4:	08009f3f 	.word	0x08009f3f
 8009dd8:	08009d8b 	.word	0x08009d8b
 8009ddc:	08009d8b 	.word	0x08009d8b
 8009de0:	08009f17 	.word	0x08009f17
 8009de4:	08009d8b 	.word	0x08009d8b
 8009de8:	08009d8b 	.word	0x08009d8b
 8009dec:	08009d8b 	.word	0x08009d8b
 8009df0:	08009d8b 	.word	0x08009d8b
 8009df4:	08009ed3 	.word	0x08009ed3
 8009df8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009dfc:	e7da      	b.n	8009db4 <_scanf_float+0x90>
 8009dfe:	290e      	cmp	r1, #14
 8009e00:	d8c3      	bhi.n	8009d8a <_scanf_float+0x66>
 8009e02:	a001      	add	r0, pc, #4	@ (adr r0, 8009e08 <_scanf_float+0xe4>)
 8009e04:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009e08:	08009ec3 	.word	0x08009ec3
 8009e0c:	08009d8b 	.word	0x08009d8b
 8009e10:	08009ec3 	.word	0x08009ec3
 8009e14:	08009f53 	.word	0x08009f53
 8009e18:	08009d8b 	.word	0x08009d8b
 8009e1c:	08009e65 	.word	0x08009e65
 8009e20:	08009ea9 	.word	0x08009ea9
 8009e24:	08009ea9 	.word	0x08009ea9
 8009e28:	08009ea9 	.word	0x08009ea9
 8009e2c:	08009ea9 	.word	0x08009ea9
 8009e30:	08009ea9 	.word	0x08009ea9
 8009e34:	08009ea9 	.word	0x08009ea9
 8009e38:	08009ea9 	.word	0x08009ea9
 8009e3c:	08009ea9 	.word	0x08009ea9
 8009e40:	08009ea9 	.word	0x08009ea9
 8009e44:	2b6e      	cmp	r3, #110	@ 0x6e
 8009e46:	d809      	bhi.n	8009e5c <_scanf_float+0x138>
 8009e48:	2b60      	cmp	r3, #96	@ 0x60
 8009e4a:	d8b1      	bhi.n	8009db0 <_scanf_float+0x8c>
 8009e4c:	2b54      	cmp	r3, #84	@ 0x54
 8009e4e:	d07b      	beq.n	8009f48 <_scanf_float+0x224>
 8009e50:	2b59      	cmp	r3, #89	@ 0x59
 8009e52:	d19a      	bne.n	8009d8a <_scanf_float+0x66>
 8009e54:	2d07      	cmp	r5, #7
 8009e56:	d198      	bne.n	8009d8a <_scanf_float+0x66>
 8009e58:	2508      	movs	r5, #8
 8009e5a:	e02f      	b.n	8009ebc <_scanf_float+0x198>
 8009e5c:	2b74      	cmp	r3, #116	@ 0x74
 8009e5e:	d073      	beq.n	8009f48 <_scanf_float+0x224>
 8009e60:	2b79      	cmp	r3, #121	@ 0x79
 8009e62:	e7f6      	b.n	8009e52 <_scanf_float+0x12e>
 8009e64:	6821      	ldr	r1, [r4, #0]
 8009e66:	05c8      	lsls	r0, r1, #23
 8009e68:	d51e      	bpl.n	8009ea8 <_scanf_float+0x184>
 8009e6a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009e6e:	6021      	str	r1, [r4, #0]
 8009e70:	3701      	adds	r7, #1
 8009e72:	f1bb 0f00 	cmp.w	fp, #0
 8009e76:	d003      	beq.n	8009e80 <_scanf_float+0x15c>
 8009e78:	3201      	adds	r2, #1
 8009e7a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8009e7e:	60a2      	str	r2, [r4, #8]
 8009e80:	68a3      	ldr	r3, [r4, #8]
 8009e82:	3b01      	subs	r3, #1
 8009e84:	60a3      	str	r3, [r4, #8]
 8009e86:	6923      	ldr	r3, [r4, #16]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	6123      	str	r3, [r4, #16]
 8009e8c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009e90:	3b01      	subs	r3, #1
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	f8c9 3004 	str.w	r3, [r9, #4]
 8009e98:	f340 8082 	ble.w	8009fa0 <_scanf_float+0x27c>
 8009e9c:	f8d9 3000 	ldr.w	r3, [r9]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	f8c9 3000 	str.w	r3, [r9]
 8009ea6:	e762      	b.n	8009d6e <_scanf_float+0x4a>
 8009ea8:	eb1a 0105 	adds.w	r1, sl, r5
 8009eac:	f47f af6d 	bne.w	8009d8a <_scanf_float+0x66>
 8009eb0:	6822      	ldr	r2, [r4, #0]
 8009eb2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009eb6:	6022      	str	r2, [r4, #0]
 8009eb8:	460d      	mov	r5, r1
 8009eba:	468a      	mov	sl, r1
 8009ebc:	f806 3b01 	strb.w	r3, [r6], #1
 8009ec0:	e7de      	b.n	8009e80 <_scanf_float+0x15c>
 8009ec2:	6822      	ldr	r2, [r4, #0]
 8009ec4:	0610      	lsls	r0, r2, #24
 8009ec6:	f57f af60 	bpl.w	8009d8a <_scanf_float+0x66>
 8009eca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009ece:	6022      	str	r2, [r4, #0]
 8009ed0:	e7f4      	b.n	8009ebc <_scanf_float+0x198>
 8009ed2:	f1ba 0f00 	cmp.w	sl, #0
 8009ed6:	d10c      	bne.n	8009ef2 <_scanf_float+0x1ce>
 8009ed8:	b977      	cbnz	r7, 8009ef8 <_scanf_float+0x1d4>
 8009eda:	6822      	ldr	r2, [r4, #0]
 8009edc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009ee0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009ee4:	d108      	bne.n	8009ef8 <_scanf_float+0x1d4>
 8009ee6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009eea:	6022      	str	r2, [r4, #0]
 8009eec:	f04f 0a01 	mov.w	sl, #1
 8009ef0:	e7e4      	b.n	8009ebc <_scanf_float+0x198>
 8009ef2:	f1ba 0f02 	cmp.w	sl, #2
 8009ef6:	d050      	beq.n	8009f9a <_scanf_float+0x276>
 8009ef8:	2d01      	cmp	r5, #1
 8009efa:	d002      	beq.n	8009f02 <_scanf_float+0x1de>
 8009efc:	2d04      	cmp	r5, #4
 8009efe:	f47f af44 	bne.w	8009d8a <_scanf_float+0x66>
 8009f02:	3501      	adds	r5, #1
 8009f04:	b2ed      	uxtb	r5, r5
 8009f06:	e7d9      	b.n	8009ebc <_scanf_float+0x198>
 8009f08:	f1ba 0f01 	cmp.w	sl, #1
 8009f0c:	f47f af3d 	bne.w	8009d8a <_scanf_float+0x66>
 8009f10:	f04f 0a02 	mov.w	sl, #2
 8009f14:	e7d2      	b.n	8009ebc <_scanf_float+0x198>
 8009f16:	b975      	cbnz	r5, 8009f36 <_scanf_float+0x212>
 8009f18:	2f00      	cmp	r7, #0
 8009f1a:	f47f af37 	bne.w	8009d8c <_scanf_float+0x68>
 8009f1e:	6822      	ldr	r2, [r4, #0]
 8009f20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009f24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009f28:	f040 8103 	bne.w	800a132 <_scanf_float+0x40e>
 8009f2c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f30:	6022      	str	r2, [r4, #0]
 8009f32:	2501      	movs	r5, #1
 8009f34:	e7c2      	b.n	8009ebc <_scanf_float+0x198>
 8009f36:	2d03      	cmp	r5, #3
 8009f38:	d0e3      	beq.n	8009f02 <_scanf_float+0x1de>
 8009f3a:	2d05      	cmp	r5, #5
 8009f3c:	e7df      	b.n	8009efe <_scanf_float+0x1da>
 8009f3e:	2d02      	cmp	r5, #2
 8009f40:	f47f af23 	bne.w	8009d8a <_scanf_float+0x66>
 8009f44:	2503      	movs	r5, #3
 8009f46:	e7b9      	b.n	8009ebc <_scanf_float+0x198>
 8009f48:	2d06      	cmp	r5, #6
 8009f4a:	f47f af1e 	bne.w	8009d8a <_scanf_float+0x66>
 8009f4e:	2507      	movs	r5, #7
 8009f50:	e7b4      	b.n	8009ebc <_scanf_float+0x198>
 8009f52:	6822      	ldr	r2, [r4, #0]
 8009f54:	0591      	lsls	r1, r2, #22
 8009f56:	f57f af18 	bpl.w	8009d8a <_scanf_float+0x66>
 8009f5a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009f5e:	6022      	str	r2, [r4, #0]
 8009f60:	9702      	str	r7, [sp, #8]
 8009f62:	e7ab      	b.n	8009ebc <_scanf_float+0x198>
 8009f64:	6822      	ldr	r2, [r4, #0]
 8009f66:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009f6a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009f6e:	d005      	beq.n	8009f7c <_scanf_float+0x258>
 8009f70:	0550      	lsls	r0, r2, #21
 8009f72:	f57f af0a 	bpl.w	8009d8a <_scanf_float+0x66>
 8009f76:	2f00      	cmp	r7, #0
 8009f78:	f000 80db 	beq.w	800a132 <_scanf_float+0x40e>
 8009f7c:	0591      	lsls	r1, r2, #22
 8009f7e:	bf58      	it	pl
 8009f80:	9902      	ldrpl	r1, [sp, #8]
 8009f82:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f86:	bf58      	it	pl
 8009f88:	1a79      	subpl	r1, r7, r1
 8009f8a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009f8e:	bf58      	it	pl
 8009f90:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009f94:	6022      	str	r2, [r4, #0]
 8009f96:	2700      	movs	r7, #0
 8009f98:	e790      	b.n	8009ebc <_scanf_float+0x198>
 8009f9a:	f04f 0a03 	mov.w	sl, #3
 8009f9e:	e78d      	b.n	8009ebc <_scanf_float+0x198>
 8009fa0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009fa4:	4649      	mov	r1, r9
 8009fa6:	4640      	mov	r0, r8
 8009fa8:	4798      	blx	r3
 8009faa:	2800      	cmp	r0, #0
 8009fac:	f43f aedf 	beq.w	8009d6e <_scanf_float+0x4a>
 8009fb0:	e6eb      	b.n	8009d8a <_scanf_float+0x66>
 8009fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fba:	464a      	mov	r2, r9
 8009fbc:	4640      	mov	r0, r8
 8009fbe:	4798      	blx	r3
 8009fc0:	6923      	ldr	r3, [r4, #16]
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	6123      	str	r3, [r4, #16]
 8009fc6:	e6eb      	b.n	8009da0 <_scanf_float+0x7c>
 8009fc8:	1e6b      	subs	r3, r5, #1
 8009fca:	2b06      	cmp	r3, #6
 8009fcc:	d824      	bhi.n	800a018 <_scanf_float+0x2f4>
 8009fce:	2d02      	cmp	r5, #2
 8009fd0:	d836      	bhi.n	800a040 <_scanf_float+0x31c>
 8009fd2:	9b01      	ldr	r3, [sp, #4]
 8009fd4:	429e      	cmp	r6, r3
 8009fd6:	f67f aee7 	bls.w	8009da8 <_scanf_float+0x84>
 8009fda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fe2:	464a      	mov	r2, r9
 8009fe4:	4640      	mov	r0, r8
 8009fe6:	4798      	blx	r3
 8009fe8:	6923      	ldr	r3, [r4, #16]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	6123      	str	r3, [r4, #16]
 8009fee:	e7f0      	b.n	8009fd2 <_scanf_float+0x2ae>
 8009ff0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009ff4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009ff8:	464a      	mov	r2, r9
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	4798      	blx	r3
 8009ffe:	6923      	ldr	r3, [r4, #16]
 800a000:	3b01      	subs	r3, #1
 800a002:	6123      	str	r3, [r4, #16]
 800a004:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a008:	fa5f fa8a 	uxtb.w	sl, sl
 800a00c:	f1ba 0f02 	cmp.w	sl, #2
 800a010:	d1ee      	bne.n	8009ff0 <_scanf_float+0x2cc>
 800a012:	3d03      	subs	r5, #3
 800a014:	b2ed      	uxtb	r5, r5
 800a016:	1b76      	subs	r6, r6, r5
 800a018:	6823      	ldr	r3, [r4, #0]
 800a01a:	05da      	lsls	r2, r3, #23
 800a01c:	d530      	bpl.n	800a080 <_scanf_float+0x35c>
 800a01e:	055b      	lsls	r3, r3, #21
 800a020:	d511      	bpl.n	800a046 <_scanf_float+0x322>
 800a022:	9b01      	ldr	r3, [sp, #4]
 800a024:	429e      	cmp	r6, r3
 800a026:	f67f aebf 	bls.w	8009da8 <_scanf_float+0x84>
 800a02a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a02e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a032:	464a      	mov	r2, r9
 800a034:	4640      	mov	r0, r8
 800a036:	4798      	blx	r3
 800a038:	6923      	ldr	r3, [r4, #16]
 800a03a:	3b01      	subs	r3, #1
 800a03c:	6123      	str	r3, [r4, #16]
 800a03e:	e7f0      	b.n	800a022 <_scanf_float+0x2fe>
 800a040:	46aa      	mov	sl, r5
 800a042:	46b3      	mov	fp, r6
 800a044:	e7de      	b.n	800a004 <_scanf_float+0x2e0>
 800a046:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a04a:	6923      	ldr	r3, [r4, #16]
 800a04c:	2965      	cmp	r1, #101	@ 0x65
 800a04e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a052:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800a056:	6123      	str	r3, [r4, #16]
 800a058:	d00c      	beq.n	800a074 <_scanf_float+0x350>
 800a05a:	2945      	cmp	r1, #69	@ 0x45
 800a05c:	d00a      	beq.n	800a074 <_scanf_float+0x350>
 800a05e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a062:	464a      	mov	r2, r9
 800a064:	4640      	mov	r0, r8
 800a066:	4798      	blx	r3
 800a068:	6923      	ldr	r3, [r4, #16]
 800a06a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a06e:	3b01      	subs	r3, #1
 800a070:	1eb5      	subs	r5, r6, #2
 800a072:	6123      	str	r3, [r4, #16]
 800a074:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a078:	464a      	mov	r2, r9
 800a07a:	4640      	mov	r0, r8
 800a07c:	4798      	blx	r3
 800a07e:	462e      	mov	r6, r5
 800a080:	6822      	ldr	r2, [r4, #0]
 800a082:	f012 0210 	ands.w	r2, r2, #16
 800a086:	d001      	beq.n	800a08c <_scanf_float+0x368>
 800a088:	2000      	movs	r0, #0
 800a08a:	e68e      	b.n	8009daa <_scanf_float+0x86>
 800a08c:	7032      	strb	r2, [r6, #0]
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a094:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a098:	d125      	bne.n	800a0e6 <_scanf_float+0x3c2>
 800a09a:	9b02      	ldr	r3, [sp, #8]
 800a09c:	429f      	cmp	r7, r3
 800a09e:	d00a      	beq.n	800a0b6 <_scanf_float+0x392>
 800a0a0:	1bda      	subs	r2, r3, r7
 800a0a2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a0a6:	429e      	cmp	r6, r3
 800a0a8:	bf28      	it	cs
 800a0aa:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a0ae:	4922      	ldr	r1, [pc, #136]	@ (800a138 <_scanf_float+0x414>)
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	f000 f845 	bl	800a140 <siprintf>
 800a0b6:	9901      	ldr	r1, [sp, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	f000 ff08 	bl	800aed0 <_strtod_r>
 800a0c0:	9b03      	ldr	r3, [sp, #12]
 800a0c2:	6821      	ldr	r1, [r4, #0]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f011 0f02 	tst.w	r1, #2
 800a0ca:	ec57 6b10 	vmov	r6, r7, d0
 800a0ce:	f103 0204 	add.w	r2, r3, #4
 800a0d2:	d015      	beq.n	800a100 <_scanf_float+0x3dc>
 800a0d4:	9903      	ldr	r1, [sp, #12]
 800a0d6:	600a      	str	r2, [r1, #0]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	e9c3 6700 	strd	r6, r7, [r3]
 800a0de:	68e3      	ldr	r3, [r4, #12]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	60e3      	str	r3, [r4, #12]
 800a0e4:	e7d0      	b.n	800a088 <_scanf_float+0x364>
 800a0e6:	9b04      	ldr	r3, [sp, #16]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0e4      	beq.n	800a0b6 <_scanf_float+0x392>
 800a0ec:	9905      	ldr	r1, [sp, #20]
 800a0ee:	230a      	movs	r3, #10
 800a0f0:	3101      	adds	r1, #1
 800a0f2:	4640      	mov	r0, r8
 800a0f4:	f000 ff78 	bl	800afe8 <_strtol_r>
 800a0f8:	9b04      	ldr	r3, [sp, #16]
 800a0fa:	9e05      	ldr	r6, [sp, #20]
 800a0fc:	1ac2      	subs	r2, r0, r3
 800a0fe:	e7d0      	b.n	800a0a2 <_scanf_float+0x37e>
 800a100:	f011 0f04 	tst.w	r1, #4
 800a104:	9903      	ldr	r1, [sp, #12]
 800a106:	600a      	str	r2, [r1, #0]
 800a108:	d1e6      	bne.n	800a0d8 <_scanf_float+0x3b4>
 800a10a:	681d      	ldr	r5, [r3, #0]
 800a10c:	4632      	mov	r2, r6
 800a10e:	463b      	mov	r3, r7
 800a110:	4630      	mov	r0, r6
 800a112:	4639      	mov	r1, r7
 800a114:	f7f6 fd12 	bl	8000b3c <__aeabi_dcmpun>
 800a118:	b128      	cbz	r0, 800a126 <_scanf_float+0x402>
 800a11a:	4808      	ldr	r0, [pc, #32]	@ (800a13c <_scanf_float+0x418>)
 800a11c:	f001 f89c 	bl	800b258 <nanf>
 800a120:	ed85 0a00 	vstr	s0, [r5]
 800a124:	e7db      	b.n	800a0de <_scanf_float+0x3ba>
 800a126:	4630      	mov	r0, r6
 800a128:	4639      	mov	r1, r7
 800a12a:	f7f6 fd65 	bl	8000bf8 <__aeabi_d2f>
 800a12e:	6028      	str	r0, [r5, #0]
 800a130:	e7d5      	b.n	800a0de <_scanf_float+0x3ba>
 800a132:	2700      	movs	r7, #0
 800a134:	e62e      	b.n	8009d94 <_scanf_float+0x70>
 800a136:	bf00      	nop
 800a138:	08012e34 	.word	0x08012e34
 800a13c:	08012fd5 	.word	0x08012fd5

0800a140 <siprintf>:
 800a140:	b40e      	push	{r1, r2, r3}
 800a142:	b510      	push	{r4, lr}
 800a144:	b09d      	sub	sp, #116	@ 0x74
 800a146:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a148:	9002      	str	r0, [sp, #8]
 800a14a:	9006      	str	r0, [sp, #24]
 800a14c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a150:	480a      	ldr	r0, [pc, #40]	@ (800a17c <siprintf+0x3c>)
 800a152:	9107      	str	r1, [sp, #28]
 800a154:	9104      	str	r1, [sp, #16]
 800a156:	490a      	ldr	r1, [pc, #40]	@ (800a180 <siprintf+0x40>)
 800a158:	f853 2b04 	ldr.w	r2, [r3], #4
 800a15c:	9105      	str	r1, [sp, #20]
 800a15e:	2400      	movs	r4, #0
 800a160:	a902      	add	r1, sp, #8
 800a162:	6800      	ldr	r0, [r0, #0]
 800a164:	9301      	str	r3, [sp, #4]
 800a166:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a168:	f002 fab4 	bl	800c6d4 <_svfiprintf_r>
 800a16c:	9b02      	ldr	r3, [sp, #8]
 800a16e:	701c      	strb	r4, [r3, #0]
 800a170:	b01d      	add	sp, #116	@ 0x74
 800a172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a176:	b003      	add	sp, #12
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	20000188 	.word	0x20000188
 800a180:	ffff0208 	.word	0xffff0208

0800a184 <std>:
 800a184:	2300      	movs	r3, #0
 800a186:	b510      	push	{r4, lr}
 800a188:	4604      	mov	r4, r0
 800a18a:	e9c0 3300 	strd	r3, r3, [r0]
 800a18e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a192:	6083      	str	r3, [r0, #8]
 800a194:	8181      	strh	r1, [r0, #12]
 800a196:	6643      	str	r3, [r0, #100]	@ 0x64
 800a198:	81c2      	strh	r2, [r0, #14]
 800a19a:	6183      	str	r3, [r0, #24]
 800a19c:	4619      	mov	r1, r3
 800a19e:	2208      	movs	r2, #8
 800a1a0:	305c      	adds	r0, #92	@ 0x5c
 800a1a2:	f000 ff4b 	bl	800b03c <memset>
 800a1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1dc <std+0x58>)
 800a1a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a1aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e0 <std+0x5c>)
 800a1ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a1ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e4 <std+0x60>)
 800a1b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a1b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e8 <std+0x64>)
 800a1b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1ec <std+0x68>)
 800a1b8:	6224      	str	r4, [r4, #32]
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	d006      	beq.n	800a1cc <std+0x48>
 800a1be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a1c2:	4294      	cmp	r4, r2
 800a1c4:	d002      	beq.n	800a1cc <std+0x48>
 800a1c6:	33d0      	adds	r3, #208	@ 0xd0
 800a1c8:	429c      	cmp	r4, r3
 800a1ca:	d105      	bne.n	800a1d8 <std+0x54>
 800a1cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d4:	f000 bfc2 	b.w	800b15c <__retarget_lock_init_recursive>
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	0800d509 	.word	0x0800d509
 800a1e0:	0800d52b 	.word	0x0800d52b
 800a1e4:	0800d563 	.word	0x0800d563
 800a1e8:	0800d587 	.word	0x0800d587
 800a1ec:	200053a8 	.word	0x200053a8

0800a1f0 <stdio_exit_handler>:
 800a1f0:	4a02      	ldr	r2, [pc, #8]	@ (800a1fc <stdio_exit_handler+0xc>)
 800a1f2:	4903      	ldr	r1, [pc, #12]	@ (800a200 <stdio_exit_handler+0x10>)
 800a1f4:	4803      	ldr	r0, [pc, #12]	@ (800a204 <stdio_exit_handler+0x14>)
 800a1f6:	f000 bf03 	b.w	800b000 <_fwalk_sglue>
 800a1fa:	bf00      	nop
 800a1fc:	20000010 	.word	0x20000010
 800a200:	0800cb4d 	.word	0x0800cb4d
 800a204:	2000018c 	.word	0x2000018c

0800a208 <cleanup_stdio>:
 800a208:	6841      	ldr	r1, [r0, #4]
 800a20a:	4b0c      	ldr	r3, [pc, #48]	@ (800a23c <cleanup_stdio+0x34>)
 800a20c:	4299      	cmp	r1, r3
 800a20e:	b510      	push	{r4, lr}
 800a210:	4604      	mov	r4, r0
 800a212:	d001      	beq.n	800a218 <cleanup_stdio+0x10>
 800a214:	f002 fc9a 	bl	800cb4c <_fflush_r>
 800a218:	68a1      	ldr	r1, [r4, #8]
 800a21a:	4b09      	ldr	r3, [pc, #36]	@ (800a240 <cleanup_stdio+0x38>)
 800a21c:	4299      	cmp	r1, r3
 800a21e:	d002      	beq.n	800a226 <cleanup_stdio+0x1e>
 800a220:	4620      	mov	r0, r4
 800a222:	f002 fc93 	bl	800cb4c <_fflush_r>
 800a226:	68e1      	ldr	r1, [r4, #12]
 800a228:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <cleanup_stdio+0x3c>)
 800a22a:	4299      	cmp	r1, r3
 800a22c:	d004      	beq.n	800a238 <cleanup_stdio+0x30>
 800a22e:	4620      	mov	r0, r4
 800a230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a234:	f002 bc8a 	b.w	800cb4c <_fflush_r>
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	bf00      	nop
 800a23c:	200053a8 	.word	0x200053a8
 800a240:	20005410 	.word	0x20005410
 800a244:	20005478 	.word	0x20005478

0800a248 <global_stdio_init.part.0>:
 800a248:	b510      	push	{r4, lr}
 800a24a:	4b0b      	ldr	r3, [pc, #44]	@ (800a278 <global_stdio_init.part.0+0x30>)
 800a24c:	4c0b      	ldr	r4, [pc, #44]	@ (800a27c <global_stdio_init.part.0+0x34>)
 800a24e:	4a0c      	ldr	r2, [pc, #48]	@ (800a280 <global_stdio_init.part.0+0x38>)
 800a250:	601a      	str	r2, [r3, #0]
 800a252:	4620      	mov	r0, r4
 800a254:	2200      	movs	r2, #0
 800a256:	2104      	movs	r1, #4
 800a258:	f7ff ff94 	bl	800a184 <std>
 800a25c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a260:	2201      	movs	r2, #1
 800a262:	2109      	movs	r1, #9
 800a264:	f7ff ff8e 	bl	800a184 <std>
 800a268:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a26c:	2202      	movs	r2, #2
 800a26e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a272:	2112      	movs	r1, #18
 800a274:	f7ff bf86 	b.w	800a184 <std>
 800a278:	200054e0 	.word	0x200054e0
 800a27c:	200053a8 	.word	0x200053a8
 800a280:	0800a1f1 	.word	0x0800a1f1

0800a284 <__sfp_lock_acquire>:
 800a284:	4801      	ldr	r0, [pc, #4]	@ (800a28c <__sfp_lock_acquire+0x8>)
 800a286:	f000 bf6a 	b.w	800b15e <__retarget_lock_acquire_recursive>
 800a28a:	bf00      	nop
 800a28c:	200054e5 	.word	0x200054e5

0800a290 <__sfp_lock_release>:
 800a290:	4801      	ldr	r0, [pc, #4]	@ (800a298 <__sfp_lock_release+0x8>)
 800a292:	f000 bf65 	b.w	800b160 <__retarget_lock_release_recursive>
 800a296:	bf00      	nop
 800a298:	200054e5 	.word	0x200054e5

0800a29c <__sinit>:
 800a29c:	b510      	push	{r4, lr}
 800a29e:	4604      	mov	r4, r0
 800a2a0:	f7ff fff0 	bl	800a284 <__sfp_lock_acquire>
 800a2a4:	6a23      	ldr	r3, [r4, #32]
 800a2a6:	b11b      	cbz	r3, 800a2b0 <__sinit+0x14>
 800a2a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2ac:	f7ff bff0 	b.w	800a290 <__sfp_lock_release>
 800a2b0:	4b04      	ldr	r3, [pc, #16]	@ (800a2c4 <__sinit+0x28>)
 800a2b2:	6223      	str	r3, [r4, #32]
 800a2b4:	4b04      	ldr	r3, [pc, #16]	@ (800a2c8 <__sinit+0x2c>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1f5      	bne.n	800a2a8 <__sinit+0xc>
 800a2bc:	f7ff ffc4 	bl	800a248 <global_stdio_init.part.0>
 800a2c0:	e7f2      	b.n	800a2a8 <__sinit+0xc>
 800a2c2:	bf00      	nop
 800a2c4:	0800a209 	.word	0x0800a209
 800a2c8:	200054e0 	.word	0x200054e0

0800a2cc <sulp>:
 800a2cc:	b570      	push	{r4, r5, r6, lr}
 800a2ce:	4604      	mov	r4, r0
 800a2d0:	460d      	mov	r5, r1
 800a2d2:	ec45 4b10 	vmov	d0, r4, r5
 800a2d6:	4616      	mov	r6, r2
 800a2d8:	f002 ffd8 	bl	800d28c <__ulp>
 800a2dc:	ec51 0b10 	vmov	r0, r1, d0
 800a2e0:	b17e      	cbz	r6, 800a302 <sulp+0x36>
 800a2e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a2e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	dd09      	ble.n	800a302 <sulp+0x36>
 800a2ee:	051b      	lsls	r3, r3, #20
 800a2f0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a2f4:	2400      	movs	r4, #0
 800a2f6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a2fa:	4622      	mov	r2, r4
 800a2fc:	462b      	mov	r3, r5
 800a2fe:	f7f6 f983 	bl	8000608 <__aeabi_dmul>
 800a302:	ec41 0b10 	vmov	d0, r0, r1
 800a306:	bd70      	pop	{r4, r5, r6, pc}

0800a308 <_strtod_l>:
 800a308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30c:	b09f      	sub	sp, #124	@ 0x7c
 800a30e:	460c      	mov	r4, r1
 800a310:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a312:	2200      	movs	r2, #0
 800a314:	921a      	str	r2, [sp, #104]	@ 0x68
 800a316:	9005      	str	r0, [sp, #20]
 800a318:	f04f 0a00 	mov.w	sl, #0
 800a31c:	f04f 0b00 	mov.w	fp, #0
 800a320:	460a      	mov	r2, r1
 800a322:	9219      	str	r2, [sp, #100]	@ 0x64
 800a324:	7811      	ldrb	r1, [r2, #0]
 800a326:	292b      	cmp	r1, #43	@ 0x2b
 800a328:	d04a      	beq.n	800a3c0 <_strtod_l+0xb8>
 800a32a:	d838      	bhi.n	800a39e <_strtod_l+0x96>
 800a32c:	290d      	cmp	r1, #13
 800a32e:	d832      	bhi.n	800a396 <_strtod_l+0x8e>
 800a330:	2908      	cmp	r1, #8
 800a332:	d832      	bhi.n	800a39a <_strtod_l+0x92>
 800a334:	2900      	cmp	r1, #0
 800a336:	d03b      	beq.n	800a3b0 <_strtod_l+0xa8>
 800a338:	2200      	movs	r2, #0
 800a33a:	920e      	str	r2, [sp, #56]	@ 0x38
 800a33c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a33e:	782a      	ldrb	r2, [r5, #0]
 800a340:	2a30      	cmp	r2, #48	@ 0x30
 800a342:	f040 80b2 	bne.w	800a4aa <_strtod_l+0x1a2>
 800a346:	786a      	ldrb	r2, [r5, #1]
 800a348:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a34c:	2a58      	cmp	r2, #88	@ 0x58
 800a34e:	d16e      	bne.n	800a42e <_strtod_l+0x126>
 800a350:	9302      	str	r3, [sp, #8]
 800a352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a354:	9301      	str	r3, [sp, #4]
 800a356:	ab1a      	add	r3, sp, #104	@ 0x68
 800a358:	9300      	str	r3, [sp, #0]
 800a35a:	4a8f      	ldr	r2, [pc, #572]	@ (800a598 <_strtod_l+0x290>)
 800a35c:	9805      	ldr	r0, [sp, #20]
 800a35e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a360:	a919      	add	r1, sp, #100	@ 0x64
 800a362:	f001 fe8b 	bl	800c07c <__gethex>
 800a366:	f010 060f 	ands.w	r6, r0, #15
 800a36a:	4604      	mov	r4, r0
 800a36c:	d005      	beq.n	800a37a <_strtod_l+0x72>
 800a36e:	2e06      	cmp	r6, #6
 800a370:	d128      	bne.n	800a3c4 <_strtod_l+0xbc>
 800a372:	3501      	adds	r5, #1
 800a374:	2300      	movs	r3, #0
 800a376:	9519      	str	r5, [sp, #100]	@ 0x64
 800a378:	930e      	str	r3, [sp, #56]	@ 0x38
 800a37a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	f040 858e 	bne.w	800ae9e <_strtod_l+0xb96>
 800a382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a384:	b1cb      	cbz	r3, 800a3ba <_strtod_l+0xb2>
 800a386:	4652      	mov	r2, sl
 800a388:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a38c:	ec43 2b10 	vmov	d0, r2, r3
 800a390:	b01f      	add	sp, #124	@ 0x7c
 800a392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a396:	2920      	cmp	r1, #32
 800a398:	d1ce      	bne.n	800a338 <_strtod_l+0x30>
 800a39a:	3201      	adds	r2, #1
 800a39c:	e7c1      	b.n	800a322 <_strtod_l+0x1a>
 800a39e:	292d      	cmp	r1, #45	@ 0x2d
 800a3a0:	d1ca      	bne.n	800a338 <_strtod_l+0x30>
 800a3a2:	2101      	movs	r1, #1
 800a3a4:	910e      	str	r1, [sp, #56]	@ 0x38
 800a3a6:	1c51      	adds	r1, r2, #1
 800a3a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a3aa:	7852      	ldrb	r2, [r2, #1]
 800a3ac:	2a00      	cmp	r2, #0
 800a3ae:	d1c5      	bne.n	800a33c <_strtod_l+0x34>
 800a3b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f040 8570 	bne.w	800ae9a <_strtod_l+0xb92>
 800a3ba:	4652      	mov	r2, sl
 800a3bc:	465b      	mov	r3, fp
 800a3be:	e7e5      	b.n	800a38c <_strtod_l+0x84>
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	e7ef      	b.n	800a3a4 <_strtod_l+0x9c>
 800a3c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a3c6:	b13a      	cbz	r2, 800a3d8 <_strtod_l+0xd0>
 800a3c8:	2135      	movs	r1, #53	@ 0x35
 800a3ca:	a81c      	add	r0, sp, #112	@ 0x70
 800a3cc:	f003 f858 	bl	800d480 <__copybits>
 800a3d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3d2:	9805      	ldr	r0, [sp, #20]
 800a3d4:	f002 fc2e 	bl	800cc34 <_Bfree>
 800a3d8:	3e01      	subs	r6, #1
 800a3da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a3dc:	2e04      	cmp	r6, #4
 800a3de:	d806      	bhi.n	800a3ee <_strtod_l+0xe6>
 800a3e0:	e8df f006 	tbb	[pc, r6]
 800a3e4:	201d0314 	.word	0x201d0314
 800a3e8:	14          	.byte	0x14
 800a3e9:	00          	.byte	0x00
 800a3ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a3ee:	05e1      	lsls	r1, r4, #23
 800a3f0:	bf48      	it	mi
 800a3f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a3f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a3fa:	0d1b      	lsrs	r3, r3, #20
 800a3fc:	051b      	lsls	r3, r3, #20
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d1bb      	bne.n	800a37a <_strtod_l+0x72>
 800a402:	f000 fe81 	bl	800b108 <__errno>
 800a406:	2322      	movs	r3, #34	@ 0x22
 800a408:	6003      	str	r3, [r0, #0]
 800a40a:	e7b6      	b.n	800a37a <_strtod_l+0x72>
 800a40c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a410:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a414:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a418:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a41c:	e7e7      	b.n	800a3ee <_strtod_l+0xe6>
 800a41e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a5a0 <_strtod_l+0x298>
 800a422:	e7e4      	b.n	800a3ee <_strtod_l+0xe6>
 800a424:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a428:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a42c:	e7df      	b.n	800a3ee <_strtod_l+0xe6>
 800a42e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a430:	1c5a      	adds	r2, r3, #1
 800a432:	9219      	str	r2, [sp, #100]	@ 0x64
 800a434:	785b      	ldrb	r3, [r3, #1]
 800a436:	2b30      	cmp	r3, #48	@ 0x30
 800a438:	d0f9      	beq.n	800a42e <_strtod_l+0x126>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d09d      	beq.n	800a37a <_strtod_l+0x72>
 800a43e:	2301      	movs	r3, #1
 800a440:	2700      	movs	r7, #0
 800a442:	9308      	str	r3, [sp, #32]
 800a444:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a446:	930c      	str	r3, [sp, #48]	@ 0x30
 800a448:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a44a:	46b9      	mov	r9, r7
 800a44c:	220a      	movs	r2, #10
 800a44e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a450:	7805      	ldrb	r5, [r0, #0]
 800a452:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a456:	b2d9      	uxtb	r1, r3
 800a458:	2909      	cmp	r1, #9
 800a45a:	d928      	bls.n	800a4ae <_strtod_l+0x1a6>
 800a45c:	494f      	ldr	r1, [pc, #316]	@ (800a59c <_strtod_l+0x294>)
 800a45e:	2201      	movs	r2, #1
 800a460:	f000 fe01 	bl	800b066 <strncmp>
 800a464:	2800      	cmp	r0, #0
 800a466:	d032      	beq.n	800a4ce <_strtod_l+0x1c6>
 800a468:	2000      	movs	r0, #0
 800a46a:	462a      	mov	r2, r5
 800a46c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a46e:	464d      	mov	r5, r9
 800a470:	4603      	mov	r3, r0
 800a472:	2a65      	cmp	r2, #101	@ 0x65
 800a474:	d001      	beq.n	800a47a <_strtod_l+0x172>
 800a476:	2a45      	cmp	r2, #69	@ 0x45
 800a478:	d114      	bne.n	800a4a4 <_strtod_l+0x19c>
 800a47a:	b91d      	cbnz	r5, 800a484 <_strtod_l+0x17c>
 800a47c:	9a08      	ldr	r2, [sp, #32]
 800a47e:	4302      	orrs	r2, r0
 800a480:	d096      	beq.n	800a3b0 <_strtod_l+0xa8>
 800a482:	2500      	movs	r5, #0
 800a484:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a486:	1c62      	adds	r2, r4, #1
 800a488:	9219      	str	r2, [sp, #100]	@ 0x64
 800a48a:	7862      	ldrb	r2, [r4, #1]
 800a48c:	2a2b      	cmp	r2, #43	@ 0x2b
 800a48e:	d07a      	beq.n	800a586 <_strtod_l+0x27e>
 800a490:	2a2d      	cmp	r2, #45	@ 0x2d
 800a492:	d07e      	beq.n	800a592 <_strtod_l+0x28a>
 800a494:	f04f 0c00 	mov.w	ip, #0
 800a498:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a49c:	2909      	cmp	r1, #9
 800a49e:	f240 8085 	bls.w	800a5ac <_strtod_l+0x2a4>
 800a4a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a4a4:	f04f 0800 	mov.w	r8, #0
 800a4a8:	e0a5      	b.n	800a5f6 <_strtod_l+0x2ee>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	e7c8      	b.n	800a440 <_strtod_l+0x138>
 800a4ae:	f1b9 0f08 	cmp.w	r9, #8
 800a4b2:	bfd8      	it	le
 800a4b4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a4b6:	f100 0001 	add.w	r0, r0, #1
 800a4ba:	bfda      	itte	le
 800a4bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a4c0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a4c2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a4c6:	f109 0901 	add.w	r9, r9, #1
 800a4ca:	9019      	str	r0, [sp, #100]	@ 0x64
 800a4cc:	e7bf      	b.n	800a44e <_strtod_l+0x146>
 800a4ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4d0:	1c5a      	adds	r2, r3, #1
 800a4d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4d4:	785a      	ldrb	r2, [r3, #1]
 800a4d6:	f1b9 0f00 	cmp.w	r9, #0
 800a4da:	d03b      	beq.n	800a554 <_strtod_l+0x24c>
 800a4dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800a4de:	464d      	mov	r5, r9
 800a4e0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a4e4:	2b09      	cmp	r3, #9
 800a4e6:	d912      	bls.n	800a50e <_strtod_l+0x206>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e7c2      	b.n	800a472 <_strtod_l+0x16a>
 800a4ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4ee:	1c5a      	adds	r2, r3, #1
 800a4f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4f2:	785a      	ldrb	r2, [r3, #1]
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	2a30      	cmp	r2, #48	@ 0x30
 800a4f8:	d0f8      	beq.n	800a4ec <_strtod_l+0x1e4>
 800a4fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a4fe:	2b08      	cmp	r3, #8
 800a500:	f200 84d2 	bhi.w	800aea8 <_strtod_l+0xba0>
 800a504:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a506:	900a      	str	r0, [sp, #40]	@ 0x28
 800a508:	2000      	movs	r0, #0
 800a50a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a50c:	4605      	mov	r5, r0
 800a50e:	3a30      	subs	r2, #48	@ 0x30
 800a510:	f100 0301 	add.w	r3, r0, #1
 800a514:	d018      	beq.n	800a548 <_strtod_l+0x240>
 800a516:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a518:	4419      	add	r1, r3
 800a51a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a51c:	462e      	mov	r6, r5
 800a51e:	f04f 0e0a 	mov.w	lr, #10
 800a522:	1c71      	adds	r1, r6, #1
 800a524:	eba1 0c05 	sub.w	ip, r1, r5
 800a528:	4563      	cmp	r3, ip
 800a52a:	dc15      	bgt.n	800a558 <_strtod_l+0x250>
 800a52c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a530:	182b      	adds	r3, r5, r0
 800a532:	2b08      	cmp	r3, #8
 800a534:	f105 0501 	add.w	r5, r5, #1
 800a538:	4405      	add	r5, r0
 800a53a:	dc1a      	bgt.n	800a572 <_strtod_l+0x26a>
 800a53c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a53e:	230a      	movs	r3, #10
 800a540:	fb03 2301 	mla	r3, r3, r1, r2
 800a544:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a546:	2300      	movs	r3, #0
 800a548:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a54a:	1c51      	adds	r1, r2, #1
 800a54c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a54e:	7852      	ldrb	r2, [r2, #1]
 800a550:	4618      	mov	r0, r3
 800a552:	e7c5      	b.n	800a4e0 <_strtod_l+0x1d8>
 800a554:	4648      	mov	r0, r9
 800a556:	e7ce      	b.n	800a4f6 <_strtod_l+0x1ee>
 800a558:	2e08      	cmp	r6, #8
 800a55a:	dc05      	bgt.n	800a568 <_strtod_l+0x260>
 800a55c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a55e:	fb0e f606 	mul.w	r6, lr, r6
 800a562:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a564:	460e      	mov	r6, r1
 800a566:	e7dc      	b.n	800a522 <_strtod_l+0x21a>
 800a568:	2910      	cmp	r1, #16
 800a56a:	bfd8      	it	le
 800a56c:	fb0e f707 	mulle.w	r7, lr, r7
 800a570:	e7f8      	b.n	800a564 <_strtod_l+0x25c>
 800a572:	2b0f      	cmp	r3, #15
 800a574:	bfdc      	itt	le
 800a576:	230a      	movle	r3, #10
 800a578:	fb03 2707 	mlale	r7, r3, r7, r2
 800a57c:	e7e3      	b.n	800a546 <_strtod_l+0x23e>
 800a57e:	2300      	movs	r3, #0
 800a580:	930a      	str	r3, [sp, #40]	@ 0x28
 800a582:	2301      	movs	r3, #1
 800a584:	e77a      	b.n	800a47c <_strtod_l+0x174>
 800a586:	f04f 0c00 	mov.w	ip, #0
 800a58a:	1ca2      	adds	r2, r4, #2
 800a58c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a58e:	78a2      	ldrb	r2, [r4, #2]
 800a590:	e782      	b.n	800a498 <_strtod_l+0x190>
 800a592:	f04f 0c01 	mov.w	ip, #1
 800a596:	e7f8      	b.n	800a58a <_strtod_l+0x282>
 800a598:	08012fec 	.word	0x08012fec
 800a59c:	08012e39 	.word	0x08012e39
 800a5a0:	7ff00000 	.word	0x7ff00000
 800a5a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a5a6:	1c51      	adds	r1, r2, #1
 800a5a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a5aa:	7852      	ldrb	r2, [r2, #1]
 800a5ac:	2a30      	cmp	r2, #48	@ 0x30
 800a5ae:	d0f9      	beq.n	800a5a4 <_strtod_l+0x29c>
 800a5b0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a5b4:	2908      	cmp	r1, #8
 800a5b6:	f63f af75 	bhi.w	800a4a4 <_strtod_l+0x19c>
 800a5ba:	3a30      	subs	r2, #48	@ 0x30
 800a5bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a5c0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a5c2:	f04f 080a 	mov.w	r8, #10
 800a5c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a5c8:	1c56      	adds	r6, r2, #1
 800a5ca:	9619      	str	r6, [sp, #100]	@ 0x64
 800a5cc:	7852      	ldrb	r2, [r2, #1]
 800a5ce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a5d2:	f1be 0f09 	cmp.w	lr, #9
 800a5d6:	d939      	bls.n	800a64c <_strtod_l+0x344>
 800a5d8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a5da:	1a76      	subs	r6, r6, r1
 800a5dc:	2e08      	cmp	r6, #8
 800a5de:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a5e2:	dc03      	bgt.n	800a5ec <_strtod_l+0x2e4>
 800a5e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5e6:	4588      	cmp	r8, r1
 800a5e8:	bfa8      	it	ge
 800a5ea:	4688      	movge	r8, r1
 800a5ec:	f1bc 0f00 	cmp.w	ip, #0
 800a5f0:	d001      	beq.n	800a5f6 <_strtod_l+0x2ee>
 800a5f2:	f1c8 0800 	rsb	r8, r8, #0
 800a5f6:	2d00      	cmp	r5, #0
 800a5f8:	d14e      	bne.n	800a698 <_strtod_l+0x390>
 800a5fa:	9908      	ldr	r1, [sp, #32]
 800a5fc:	4308      	orrs	r0, r1
 800a5fe:	f47f aebc 	bne.w	800a37a <_strtod_l+0x72>
 800a602:	2b00      	cmp	r3, #0
 800a604:	f47f aed4 	bne.w	800a3b0 <_strtod_l+0xa8>
 800a608:	2a69      	cmp	r2, #105	@ 0x69
 800a60a:	d028      	beq.n	800a65e <_strtod_l+0x356>
 800a60c:	dc25      	bgt.n	800a65a <_strtod_l+0x352>
 800a60e:	2a49      	cmp	r2, #73	@ 0x49
 800a610:	d025      	beq.n	800a65e <_strtod_l+0x356>
 800a612:	2a4e      	cmp	r2, #78	@ 0x4e
 800a614:	f47f aecc 	bne.w	800a3b0 <_strtod_l+0xa8>
 800a618:	499a      	ldr	r1, [pc, #616]	@ (800a884 <_strtod_l+0x57c>)
 800a61a:	a819      	add	r0, sp, #100	@ 0x64
 800a61c:	f001 ff50 	bl	800c4c0 <__match>
 800a620:	2800      	cmp	r0, #0
 800a622:	f43f aec5 	beq.w	800a3b0 <_strtod_l+0xa8>
 800a626:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	2b28      	cmp	r3, #40	@ 0x28
 800a62c:	d12e      	bne.n	800a68c <_strtod_l+0x384>
 800a62e:	4996      	ldr	r1, [pc, #600]	@ (800a888 <_strtod_l+0x580>)
 800a630:	aa1c      	add	r2, sp, #112	@ 0x70
 800a632:	a819      	add	r0, sp, #100	@ 0x64
 800a634:	f001 ff58 	bl	800c4e8 <__hexnan>
 800a638:	2805      	cmp	r0, #5
 800a63a:	d127      	bne.n	800a68c <_strtod_l+0x384>
 800a63c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a63e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a642:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a646:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a64a:	e696      	b.n	800a37a <_strtod_l+0x72>
 800a64c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a64e:	fb08 2101 	mla	r1, r8, r1, r2
 800a652:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a656:	9209      	str	r2, [sp, #36]	@ 0x24
 800a658:	e7b5      	b.n	800a5c6 <_strtod_l+0x2be>
 800a65a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a65c:	e7da      	b.n	800a614 <_strtod_l+0x30c>
 800a65e:	498b      	ldr	r1, [pc, #556]	@ (800a88c <_strtod_l+0x584>)
 800a660:	a819      	add	r0, sp, #100	@ 0x64
 800a662:	f001 ff2d 	bl	800c4c0 <__match>
 800a666:	2800      	cmp	r0, #0
 800a668:	f43f aea2 	beq.w	800a3b0 <_strtod_l+0xa8>
 800a66c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a66e:	4988      	ldr	r1, [pc, #544]	@ (800a890 <_strtod_l+0x588>)
 800a670:	3b01      	subs	r3, #1
 800a672:	a819      	add	r0, sp, #100	@ 0x64
 800a674:	9319      	str	r3, [sp, #100]	@ 0x64
 800a676:	f001 ff23 	bl	800c4c0 <__match>
 800a67a:	b910      	cbnz	r0, 800a682 <_strtod_l+0x37a>
 800a67c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a67e:	3301      	adds	r3, #1
 800a680:	9319      	str	r3, [sp, #100]	@ 0x64
 800a682:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a8a0 <_strtod_l+0x598>
 800a686:	f04f 0a00 	mov.w	sl, #0
 800a68a:	e676      	b.n	800a37a <_strtod_l+0x72>
 800a68c:	4881      	ldr	r0, [pc, #516]	@ (800a894 <_strtod_l+0x58c>)
 800a68e:	f000 fddb 	bl	800b248 <nan>
 800a692:	ec5b ab10 	vmov	sl, fp, d0
 800a696:	e670      	b.n	800a37a <_strtod_l+0x72>
 800a698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a69a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a69c:	eba8 0303 	sub.w	r3, r8, r3
 800a6a0:	f1b9 0f00 	cmp.w	r9, #0
 800a6a4:	bf08      	it	eq
 800a6a6:	46a9      	moveq	r9, r5
 800a6a8:	2d10      	cmp	r5, #16
 800a6aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ac:	462c      	mov	r4, r5
 800a6ae:	bfa8      	it	ge
 800a6b0:	2410      	movge	r4, #16
 800a6b2:	f7f5 ff2f 	bl	8000514 <__aeabi_ui2d>
 800a6b6:	2d09      	cmp	r5, #9
 800a6b8:	4682      	mov	sl, r0
 800a6ba:	468b      	mov	fp, r1
 800a6bc:	dc13      	bgt.n	800a6e6 <_strtod_l+0x3de>
 800a6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f43f ae5a 	beq.w	800a37a <_strtod_l+0x72>
 800a6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c8:	dd78      	ble.n	800a7bc <_strtod_l+0x4b4>
 800a6ca:	2b16      	cmp	r3, #22
 800a6cc:	dc5f      	bgt.n	800a78e <_strtod_l+0x486>
 800a6ce:	4972      	ldr	r1, [pc, #456]	@ (800a898 <_strtod_l+0x590>)
 800a6d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a6d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6d8:	4652      	mov	r2, sl
 800a6da:	465b      	mov	r3, fp
 800a6dc:	f7f5 ff94 	bl	8000608 <__aeabi_dmul>
 800a6e0:	4682      	mov	sl, r0
 800a6e2:	468b      	mov	fp, r1
 800a6e4:	e649      	b.n	800a37a <_strtod_l+0x72>
 800a6e6:	4b6c      	ldr	r3, [pc, #432]	@ (800a898 <_strtod_l+0x590>)
 800a6e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a6ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a6f0:	f7f5 ff8a 	bl	8000608 <__aeabi_dmul>
 800a6f4:	4682      	mov	sl, r0
 800a6f6:	4638      	mov	r0, r7
 800a6f8:	468b      	mov	fp, r1
 800a6fa:	f7f5 ff0b 	bl	8000514 <__aeabi_ui2d>
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	4650      	mov	r0, sl
 800a704:	4659      	mov	r1, fp
 800a706:	f7f5 fdc9 	bl	800029c <__adddf3>
 800a70a:	2d0f      	cmp	r5, #15
 800a70c:	4682      	mov	sl, r0
 800a70e:	468b      	mov	fp, r1
 800a710:	ddd5      	ble.n	800a6be <_strtod_l+0x3b6>
 800a712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a714:	1b2c      	subs	r4, r5, r4
 800a716:	441c      	add	r4, r3
 800a718:	2c00      	cmp	r4, #0
 800a71a:	f340 8093 	ble.w	800a844 <_strtod_l+0x53c>
 800a71e:	f014 030f 	ands.w	r3, r4, #15
 800a722:	d00a      	beq.n	800a73a <_strtod_l+0x432>
 800a724:	495c      	ldr	r1, [pc, #368]	@ (800a898 <_strtod_l+0x590>)
 800a726:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a72a:	4652      	mov	r2, sl
 800a72c:	465b      	mov	r3, fp
 800a72e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a732:	f7f5 ff69 	bl	8000608 <__aeabi_dmul>
 800a736:	4682      	mov	sl, r0
 800a738:	468b      	mov	fp, r1
 800a73a:	f034 040f 	bics.w	r4, r4, #15
 800a73e:	d073      	beq.n	800a828 <_strtod_l+0x520>
 800a740:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a744:	dd49      	ble.n	800a7da <_strtod_l+0x4d2>
 800a746:	2400      	movs	r4, #0
 800a748:	46a0      	mov	r8, r4
 800a74a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a74c:	46a1      	mov	r9, r4
 800a74e:	9a05      	ldr	r2, [sp, #20]
 800a750:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a8a0 <_strtod_l+0x598>
 800a754:	2322      	movs	r3, #34	@ 0x22
 800a756:	6013      	str	r3, [r2, #0]
 800a758:	f04f 0a00 	mov.w	sl, #0
 800a75c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a75e:	2b00      	cmp	r3, #0
 800a760:	f43f ae0b 	beq.w	800a37a <_strtod_l+0x72>
 800a764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a766:	9805      	ldr	r0, [sp, #20]
 800a768:	f002 fa64 	bl	800cc34 <_Bfree>
 800a76c:	9805      	ldr	r0, [sp, #20]
 800a76e:	4649      	mov	r1, r9
 800a770:	f002 fa60 	bl	800cc34 <_Bfree>
 800a774:	9805      	ldr	r0, [sp, #20]
 800a776:	4641      	mov	r1, r8
 800a778:	f002 fa5c 	bl	800cc34 <_Bfree>
 800a77c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a77e:	9805      	ldr	r0, [sp, #20]
 800a780:	f002 fa58 	bl	800cc34 <_Bfree>
 800a784:	9805      	ldr	r0, [sp, #20]
 800a786:	4621      	mov	r1, r4
 800a788:	f002 fa54 	bl	800cc34 <_Bfree>
 800a78c:	e5f5      	b.n	800a37a <_strtod_l+0x72>
 800a78e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a790:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a794:	4293      	cmp	r3, r2
 800a796:	dbbc      	blt.n	800a712 <_strtod_l+0x40a>
 800a798:	4c3f      	ldr	r4, [pc, #252]	@ (800a898 <_strtod_l+0x590>)
 800a79a:	f1c5 050f 	rsb	r5, r5, #15
 800a79e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a7a2:	4652      	mov	r2, sl
 800a7a4:	465b      	mov	r3, fp
 800a7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7aa:	f7f5 ff2d 	bl	8000608 <__aeabi_dmul>
 800a7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7b0:	1b5d      	subs	r5, r3, r5
 800a7b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a7b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a7ba:	e78f      	b.n	800a6dc <_strtod_l+0x3d4>
 800a7bc:	3316      	adds	r3, #22
 800a7be:	dba8      	blt.n	800a712 <_strtod_l+0x40a>
 800a7c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7c2:	eba3 0808 	sub.w	r8, r3, r8
 800a7c6:	4b34      	ldr	r3, [pc, #208]	@ (800a898 <_strtod_l+0x590>)
 800a7c8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a7cc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a7d0:	4650      	mov	r0, sl
 800a7d2:	4659      	mov	r1, fp
 800a7d4:	f7f6 f842 	bl	800085c <__aeabi_ddiv>
 800a7d8:	e782      	b.n	800a6e0 <_strtod_l+0x3d8>
 800a7da:	2300      	movs	r3, #0
 800a7dc:	4f2f      	ldr	r7, [pc, #188]	@ (800a89c <_strtod_l+0x594>)
 800a7de:	1124      	asrs	r4, r4, #4
 800a7e0:	4650      	mov	r0, sl
 800a7e2:	4659      	mov	r1, fp
 800a7e4:	461e      	mov	r6, r3
 800a7e6:	2c01      	cmp	r4, #1
 800a7e8:	dc21      	bgt.n	800a82e <_strtod_l+0x526>
 800a7ea:	b10b      	cbz	r3, 800a7f0 <_strtod_l+0x4e8>
 800a7ec:	4682      	mov	sl, r0
 800a7ee:	468b      	mov	fp, r1
 800a7f0:	492a      	ldr	r1, [pc, #168]	@ (800a89c <_strtod_l+0x594>)
 800a7f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a7f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a7fa:	4652      	mov	r2, sl
 800a7fc:	465b      	mov	r3, fp
 800a7fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a802:	f7f5 ff01 	bl	8000608 <__aeabi_dmul>
 800a806:	4b26      	ldr	r3, [pc, #152]	@ (800a8a0 <_strtod_l+0x598>)
 800a808:	460a      	mov	r2, r1
 800a80a:	400b      	ands	r3, r1
 800a80c:	4925      	ldr	r1, [pc, #148]	@ (800a8a4 <_strtod_l+0x59c>)
 800a80e:	428b      	cmp	r3, r1
 800a810:	4682      	mov	sl, r0
 800a812:	d898      	bhi.n	800a746 <_strtod_l+0x43e>
 800a814:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a818:	428b      	cmp	r3, r1
 800a81a:	bf86      	itte	hi
 800a81c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a8a8 <_strtod_l+0x5a0>
 800a820:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800a824:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a828:	2300      	movs	r3, #0
 800a82a:	9308      	str	r3, [sp, #32]
 800a82c:	e076      	b.n	800a91c <_strtod_l+0x614>
 800a82e:	07e2      	lsls	r2, r4, #31
 800a830:	d504      	bpl.n	800a83c <_strtod_l+0x534>
 800a832:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a836:	f7f5 fee7 	bl	8000608 <__aeabi_dmul>
 800a83a:	2301      	movs	r3, #1
 800a83c:	3601      	adds	r6, #1
 800a83e:	1064      	asrs	r4, r4, #1
 800a840:	3708      	adds	r7, #8
 800a842:	e7d0      	b.n	800a7e6 <_strtod_l+0x4de>
 800a844:	d0f0      	beq.n	800a828 <_strtod_l+0x520>
 800a846:	4264      	negs	r4, r4
 800a848:	f014 020f 	ands.w	r2, r4, #15
 800a84c:	d00a      	beq.n	800a864 <_strtod_l+0x55c>
 800a84e:	4b12      	ldr	r3, [pc, #72]	@ (800a898 <_strtod_l+0x590>)
 800a850:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a854:	4650      	mov	r0, sl
 800a856:	4659      	mov	r1, fp
 800a858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85c:	f7f5 fffe 	bl	800085c <__aeabi_ddiv>
 800a860:	4682      	mov	sl, r0
 800a862:	468b      	mov	fp, r1
 800a864:	1124      	asrs	r4, r4, #4
 800a866:	d0df      	beq.n	800a828 <_strtod_l+0x520>
 800a868:	2c1f      	cmp	r4, #31
 800a86a:	dd1f      	ble.n	800a8ac <_strtod_l+0x5a4>
 800a86c:	2400      	movs	r4, #0
 800a86e:	46a0      	mov	r8, r4
 800a870:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a872:	46a1      	mov	r9, r4
 800a874:	9a05      	ldr	r2, [sp, #20]
 800a876:	2322      	movs	r3, #34	@ 0x22
 800a878:	f04f 0a00 	mov.w	sl, #0
 800a87c:	f04f 0b00 	mov.w	fp, #0
 800a880:	6013      	str	r3, [r2, #0]
 800a882:	e76b      	b.n	800a75c <_strtod_l+0x454>
 800a884:	08012e0d 	.word	0x08012e0d
 800a888:	08012fd8 	.word	0x08012fd8
 800a88c:	08012e05 	.word	0x08012e05
 800a890:	08012e46 	.word	0x08012e46
 800a894:	08012fd5 	.word	0x08012fd5
 800a898:	08013160 	.word	0x08013160
 800a89c:	08013138 	.word	0x08013138
 800a8a0:	7ff00000 	.word	0x7ff00000
 800a8a4:	7ca00000 	.word	0x7ca00000
 800a8a8:	7fefffff 	.word	0x7fefffff
 800a8ac:	f014 0310 	ands.w	r3, r4, #16
 800a8b0:	bf18      	it	ne
 800a8b2:	236a      	movne	r3, #106	@ 0x6a
 800a8b4:	4ea9      	ldr	r6, [pc, #676]	@ (800ab5c <_strtod_l+0x854>)
 800a8b6:	9308      	str	r3, [sp, #32]
 800a8b8:	4650      	mov	r0, sl
 800a8ba:	4659      	mov	r1, fp
 800a8bc:	2300      	movs	r3, #0
 800a8be:	07e7      	lsls	r7, r4, #31
 800a8c0:	d504      	bpl.n	800a8cc <_strtod_l+0x5c4>
 800a8c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a8c6:	f7f5 fe9f 	bl	8000608 <__aeabi_dmul>
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	1064      	asrs	r4, r4, #1
 800a8ce:	f106 0608 	add.w	r6, r6, #8
 800a8d2:	d1f4      	bne.n	800a8be <_strtod_l+0x5b6>
 800a8d4:	b10b      	cbz	r3, 800a8da <_strtod_l+0x5d2>
 800a8d6:	4682      	mov	sl, r0
 800a8d8:	468b      	mov	fp, r1
 800a8da:	9b08      	ldr	r3, [sp, #32]
 800a8dc:	b1b3      	cbz	r3, 800a90c <_strtod_l+0x604>
 800a8de:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a8e2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	4659      	mov	r1, fp
 800a8ea:	dd0f      	ble.n	800a90c <_strtod_l+0x604>
 800a8ec:	2b1f      	cmp	r3, #31
 800a8ee:	dd56      	ble.n	800a99e <_strtod_l+0x696>
 800a8f0:	2b34      	cmp	r3, #52	@ 0x34
 800a8f2:	bfde      	ittt	le
 800a8f4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800a8f8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a8fc:	4093      	lslle	r3, r2
 800a8fe:	f04f 0a00 	mov.w	sl, #0
 800a902:	bfcc      	ite	gt
 800a904:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a908:	ea03 0b01 	andle.w	fp, r3, r1
 800a90c:	2200      	movs	r2, #0
 800a90e:	2300      	movs	r3, #0
 800a910:	4650      	mov	r0, sl
 800a912:	4659      	mov	r1, fp
 800a914:	f7f6 f8e0 	bl	8000ad8 <__aeabi_dcmpeq>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d1a7      	bne.n	800a86c <_strtod_l+0x564>
 800a91c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a91e:	9300      	str	r3, [sp, #0]
 800a920:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a922:	9805      	ldr	r0, [sp, #20]
 800a924:	462b      	mov	r3, r5
 800a926:	464a      	mov	r2, r9
 800a928:	f002 f9ec 	bl	800cd04 <__s2b>
 800a92c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a92e:	2800      	cmp	r0, #0
 800a930:	f43f af09 	beq.w	800a746 <_strtod_l+0x43e>
 800a934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a936:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a938:	2a00      	cmp	r2, #0
 800a93a:	eba3 0308 	sub.w	r3, r3, r8
 800a93e:	bfa8      	it	ge
 800a940:	2300      	movge	r3, #0
 800a942:	9312      	str	r3, [sp, #72]	@ 0x48
 800a944:	2400      	movs	r4, #0
 800a946:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a94a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a94c:	46a0      	mov	r8, r4
 800a94e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a950:	9805      	ldr	r0, [sp, #20]
 800a952:	6859      	ldr	r1, [r3, #4]
 800a954:	f002 f92e 	bl	800cbb4 <_Balloc>
 800a958:	4681      	mov	r9, r0
 800a95a:	2800      	cmp	r0, #0
 800a95c:	f43f aef7 	beq.w	800a74e <_strtod_l+0x446>
 800a960:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a962:	691a      	ldr	r2, [r3, #16]
 800a964:	3202      	adds	r2, #2
 800a966:	f103 010c 	add.w	r1, r3, #12
 800a96a:	0092      	lsls	r2, r2, #2
 800a96c:	300c      	adds	r0, #12
 800a96e:	f000 fc5b 	bl	800b228 <memcpy>
 800a972:	ec4b ab10 	vmov	d0, sl, fp
 800a976:	9805      	ldr	r0, [sp, #20]
 800a978:	aa1c      	add	r2, sp, #112	@ 0x70
 800a97a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a97c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a980:	f002 fcf4 	bl	800d36c <__d2b>
 800a984:	901a      	str	r0, [sp, #104]	@ 0x68
 800a986:	2800      	cmp	r0, #0
 800a988:	f43f aee1 	beq.w	800a74e <_strtod_l+0x446>
 800a98c:	9805      	ldr	r0, [sp, #20]
 800a98e:	2101      	movs	r1, #1
 800a990:	f002 fa4e 	bl	800ce30 <__i2b>
 800a994:	4680      	mov	r8, r0
 800a996:	b948      	cbnz	r0, 800a9ac <_strtod_l+0x6a4>
 800a998:	f04f 0800 	mov.w	r8, #0
 800a99c:	e6d7      	b.n	800a74e <_strtod_l+0x446>
 800a99e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a9a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9a6:	ea03 0a0a 	and.w	sl, r3, sl
 800a9aa:	e7af      	b.n	800a90c <_strtod_l+0x604>
 800a9ac:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a9ae:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a9b0:	2d00      	cmp	r5, #0
 800a9b2:	bfab      	itete	ge
 800a9b4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a9b6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a9b8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a9ba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a9bc:	bfac      	ite	ge
 800a9be:	18ef      	addge	r7, r5, r3
 800a9c0:	1b5e      	sublt	r6, r3, r5
 800a9c2:	9b08      	ldr	r3, [sp, #32]
 800a9c4:	1aed      	subs	r5, r5, r3
 800a9c6:	4415      	add	r5, r2
 800a9c8:	4b65      	ldr	r3, [pc, #404]	@ (800ab60 <_strtod_l+0x858>)
 800a9ca:	3d01      	subs	r5, #1
 800a9cc:	429d      	cmp	r5, r3
 800a9ce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a9d2:	da50      	bge.n	800aa76 <_strtod_l+0x76e>
 800a9d4:	1b5b      	subs	r3, r3, r5
 800a9d6:	2b1f      	cmp	r3, #31
 800a9d8:	eba2 0203 	sub.w	r2, r2, r3
 800a9dc:	f04f 0101 	mov.w	r1, #1
 800a9e0:	dc3d      	bgt.n	800aa5e <_strtod_l+0x756>
 800a9e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a9e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800a9ec:	18bd      	adds	r5, r7, r2
 800a9ee:	9b08      	ldr	r3, [sp, #32]
 800a9f0:	42af      	cmp	r7, r5
 800a9f2:	4416      	add	r6, r2
 800a9f4:	441e      	add	r6, r3
 800a9f6:	463b      	mov	r3, r7
 800a9f8:	bfa8      	it	ge
 800a9fa:	462b      	movge	r3, r5
 800a9fc:	42b3      	cmp	r3, r6
 800a9fe:	bfa8      	it	ge
 800aa00:	4633      	movge	r3, r6
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	bfc2      	ittt	gt
 800aa06:	1aed      	subgt	r5, r5, r3
 800aa08:	1af6      	subgt	r6, r6, r3
 800aa0a:	1aff      	subgt	r7, r7, r3
 800aa0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	dd16      	ble.n	800aa40 <_strtod_l+0x738>
 800aa12:	4641      	mov	r1, r8
 800aa14:	9805      	ldr	r0, [sp, #20]
 800aa16:	461a      	mov	r2, r3
 800aa18:	f002 fac2 	bl	800cfa0 <__pow5mult>
 800aa1c:	4680      	mov	r8, r0
 800aa1e:	2800      	cmp	r0, #0
 800aa20:	d0ba      	beq.n	800a998 <_strtod_l+0x690>
 800aa22:	4601      	mov	r1, r0
 800aa24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aa26:	9805      	ldr	r0, [sp, #20]
 800aa28:	f002 fa18 	bl	800ce5c <__multiply>
 800aa2c:	900a      	str	r0, [sp, #40]	@ 0x28
 800aa2e:	2800      	cmp	r0, #0
 800aa30:	f43f ae8d 	beq.w	800a74e <_strtod_l+0x446>
 800aa34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa36:	9805      	ldr	r0, [sp, #20]
 800aa38:	f002 f8fc 	bl	800cc34 <_Bfree>
 800aa3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa3e:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa40:	2d00      	cmp	r5, #0
 800aa42:	dc1d      	bgt.n	800aa80 <_strtod_l+0x778>
 800aa44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	dd23      	ble.n	800aa92 <_strtod_l+0x78a>
 800aa4a:	4649      	mov	r1, r9
 800aa4c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aa4e:	9805      	ldr	r0, [sp, #20]
 800aa50:	f002 faa6 	bl	800cfa0 <__pow5mult>
 800aa54:	4681      	mov	r9, r0
 800aa56:	b9e0      	cbnz	r0, 800aa92 <_strtod_l+0x78a>
 800aa58:	f04f 0900 	mov.w	r9, #0
 800aa5c:	e677      	b.n	800a74e <_strtod_l+0x446>
 800aa5e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800aa62:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800aa66:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800aa6a:	35e2      	adds	r5, #226	@ 0xe2
 800aa6c:	fa01 f305 	lsl.w	r3, r1, r5
 800aa70:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa72:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aa74:	e7ba      	b.n	800a9ec <_strtod_l+0x6e4>
 800aa76:	2300      	movs	r3, #0
 800aa78:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa7e:	e7b5      	b.n	800a9ec <_strtod_l+0x6e4>
 800aa80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa82:	9805      	ldr	r0, [sp, #20]
 800aa84:	462a      	mov	r2, r5
 800aa86:	f002 fae5 	bl	800d054 <__lshift>
 800aa8a:	901a      	str	r0, [sp, #104]	@ 0x68
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	d1d9      	bne.n	800aa44 <_strtod_l+0x73c>
 800aa90:	e65d      	b.n	800a74e <_strtod_l+0x446>
 800aa92:	2e00      	cmp	r6, #0
 800aa94:	dd07      	ble.n	800aaa6 <_strtod_l+0x79e>
 800aa96:	4649      	mov	r1, r9
 800aa98:	9805      	ldr	r0, [sp, #20]
 800aa9a:	4632      	mov	r2, r6
 800aa9c:	f002 fada 	bl	800d054 <__lshift>
 800aaa0:	4681      	mov	r9, r0
 800aaa2:	2800      	cmp	r0, #0
 800aaa4:	d0d8      	beq.n	800aa58 <_strtod_l+0x750>
 800aaa6:	2f00      	cmp	r7, #0
 800aaa8:	dd08      	ble.n	800aabc <_strtod_l+0x7b4>
 800aaaa:	4641      	mov	r1, r8
 800aaac:	9805      	ldr	r0, [sp, #20]
 800aaae:	463a      	mov	r2, r7
 800aab0:	f002 fad0 	bl	800d054 <__lshift>
 800aab4:	4680      	mov	r8, r0
 800aab6:	2800      	cmp	r0, #0
 800aab8:	f43f ae49 	beq.w	800a74e <_strtod_l+0x446>
 800aabc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aabe:	9805      	ldr	r0, [sp, #20]
 800aac0:	464a      	mov	r2, r9
 800aac2:	f002 fb4f 	bl	800d164 <__mdiff>
 800aac6:	4604      	mov	r4, r0
 800aac8:	2800      	cmp	r0, #0
 800aaca:	f43f ae40 	beq.w	800a74e <_strtod_l+0x446>
 800aace:	68c3      	ldr	r3, [r0, #12]
 800aad0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aad2:	2300      	movs	r3, #0
 800aad4:	60c3      	str	r3, [r0, #12]
 800aad6:	4641      	mov	r1, r8
 800aad8:	f002 fb28 	bl	800d12c <__mcmp>
 800aadc:	2800      	cmp	r0, #0
 800aade:	da45      	bge.n	800ab6c <_strtod_l+0x864>
 800aae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aae2:	ea53 030a 	orrs.w	r3, r3, sl
 800aae6:	d16b      	bne.n	800abc0 <_strtod_l+0x8b8>
 800aae8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d167      	bne.n	800abc0 <_strtod_l+0x8b8>
 800aaf0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aaf4:	0d1b      	lsrs	r3, r3, #20
 800aaf6:	051b      	lsls	r3, r3, #20
 800aaf8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aafc:	d960      	bls.n	800abc0 <_strtod_l+0x8b8>
 800aafe:	6963      	ldr	r3, [r4, #20]
 800ab00:	b913      	cbnz	r3, 800ab08 <_strtod_l+0x800>
 800ab02:	6923      	ldr	r3, [r4, #16]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	dd5b      	ble.n	800abc0 <_strtod_l+0x8b8>
 800ab08:	4621      	mov	r1, r4
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	9805      	ldr	r0, [sp, #20]
 800ab0e:	f002 faa1 	bl	800d054 <__lshift>
 800ab12:	4641      	mov	r1, r8
 800ab14:	4604      	mov	r4, r0
 800ab16:	f002 fb09 	bl	800d12c <__mcmp>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	dd50      	ble.n	800abc0 <_strtod_l+0x8b8>
 800ab1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ab22:	9a08      	ldr	r2, [sp, #32]
 800ab24:	0d1b      	lsrs	r3, r3, #20
 800ab26:	051b      	lsls	r3, r3, #20
 800ab28:	2a00      	cmp	r2, #0
 800ab2a:	d06a      	beq.n	800ac02 <_strtod_l+0x8fa>
 800ab2c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ab30:	d867      	bhi.n	800ac02 <_strtod_l+0x8fa>
 800ab32:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ab36:	f67f ae9d 	bls.w	800a874 <_strtod_l+0x56c>
 800ab3a:	4b0a      	ldr	r3, [pc, #40]	@ (800ab64 <_strtod_l+0x85c>)
 800ab3c:	4650      	mov	r0, sl
 800ab3e:	4659      	mov	r1, fp
 800ab40:	2200      	movs	r2, #0
 800ab42:	f7f5 fd61 	bl	8000608 <__aeabi_dmul>
 800ab46:	4b08      	ldr	r3, [pc, #32]	@ (800ab68 <_strtod_l+0x860>)
 800ab48:	400b      	ands	r3, r1
 800ab4a:	4682      	mov	sl, r0
 800ab4c:	468b      	mov	fp, r1
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	f47f ae08 	bne.w	800a764 <_strtod_l+0x45c>
 800ab54:	9a05      	ldr	r2, [sp, #20]
 800ab56:	2322      	movs	r3, #34	@ 0x22
 800ab58:	6013      	str	r3, [r2, #0]
 800ab5a:	e603      	b.n	800a764 <_strtod_l+0x45c>
 800ab5c:	08013000 	.word	0x08013000
 800ab60:	fffffc02 	.word	0xfffffc02
 800ab64:	39500000 	.word	0x39500000
 800ab68:	7ff00000 	.word	0x7ff00000
 800ab6c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ab70:	d165      	bne.n	800ac3e <_strtod_l+0x936>
 800ab72:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ab74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab78:	b35a      	cbz	r2, 800abd2 <_strtod_l+0x8ca>
 800ab7a:	4a9f      	ldr	r2, [pc, #636]	@ (800adf8 <_strtod_l+0xaf0>)
 800ab7c:	4293      	cmp	r3, r2
 800ab7e:	d12b      	bne.n	800abd8 <_strtod_l+0x8d0>
 800ab80:	9b08      	ldr	r3, [sp, #32]
 800ab82:	4651      	mov	r1, sl
 800ab84:	b303      	cbz	r3, 800abc8 <_strtod_l+0x8c0>
 800ab86:	4b9d      	ldr	r3, [pc, #628]	@ (800adfc <_strtod_l+0xaf4>)
 800ab88:	465a      	mov	r2, fp
 800ab8a:	4013      	ands	r3, r2
 800ab8c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ab90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab94:	d81b      	bhi.n	800abce <_strtod_l+0x8c6>
 800ab96:	0d1b      	lsrs	r3, r3, #20
 800ab98:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aba0:	4299      	cmp	r1, r3
 800aba2:	d119      	bne.n	800abd8 <_strtod_l+0x8d0>
 800aba4:	4b96      	ldr	r3, [pc, #600]	@ (800ae00 <_strtod_l+0xaf8>)
 800aba6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d102      	bne.n	800abb2 <_strtod_l+0x8aa>
 800abac:	3101      	adds	r1, #1
 800abae:	f43f adce 	beq.w	800a74e <_strtod_l+0x446>
 800abb2:	4b92      	ldr	r3, [pc, #584]	@ (800adfc <_strtod_l+0xaf4>)
 800abb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abb6:	401a      	ands	r2, r3
 800abb8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800abbc:	f04f 0a00 	mov.w	sl, #0
 800abc0:	9b08      	ldr	r3, [sp, #32]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d1b9      	bne.n	800ab3a <_strtod_l+0x832>
 800abc6:	e5cd      	b.n	800a764 <_strtod_l+0x45c>
 800abc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800abcc:	e7e8      	b.n	800aba0 <_strtod_l+0x898>
 800abce:	4613      	mov	r3, r2
 800abd0:	e7e6      	b.n	800aba0 <_strtod_l+0x898>
 800abd2:	ea53 030a 	orrs.w	r3, r3, sl
 800abd6:	d0a2      	beq.n	800ab1e <_strtod_l+0x816>
 800abd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800abda:	b1db      	cbz	r3, 800ac14 <_strtod_l+0x90c>
 800abdc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abde:	4213      	tst	r3, r2
 800abe0:	d0ee      	beq.n	800abc0 <_strtod_l+0x8b8>
 800abe2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abe4:	9a08      	ldr	r2, [sp, #32]
 800abe6:	4650      	mov	r0, sl
 800abe8:	4659      	mov	r1, fp
 800abea:	b1bb      	cbz	r3, 800ac1c <_strtod_l+0x914>
 800abec:	f7ff fb6e 	bl	800a2cc <sulp>
 800abf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abf4:	ec53 2b10 	vmov	r2, r3, d0
 800abf8:	f7f5 fb50 	bl	800029c <__adddf3>
 800abfc:	4682      	mov	sl, r0
 800abfe:	468b      	mov	fp, r1
 800ac00:	e7de      	b.n	800abc0 <_strtod_l+0x8b8>
 800ac02:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ac06:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ac0a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ac0e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ac12:	e7d5      	b.n	800abc0 <_strtod_l+0x8b8>
 800ac14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac16:	ea13 0f0a 	tst.w	r3, sl
 800ac1a:	e7e1      	b.n	800abe0 <_strtod_l+0x8d8>
 800ac1c:	f7ff fb56 	bl	800a2cc <sulp>
 800ac20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac24:	ec53 2b10 	vmov	r2, r3, d0
 800ac28:	f7f5 fb36 	bl	8000298 <__aeabi_dsub>
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2300      	movs	r3, #0
 800ac30:	4682      	mov	sl, r0
 800ac32:	468b      	mov	fp, r1
 800ac34:	f7f5 ff50 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d0c1      	beq.n	800abc0 <_strtod_l+0x8b8>
 800ac3c:	e61a      	b.n	800a874 <_strtod_l+0x56c>
 800ac3e:	4641      	mov	r1, r8
 800ac40:	4620      	mov	r0, r4
 800ac42:	f002 fbeb 	bl	800d41c <__ratio>
 800ac46:	ec57 6b10 	vmov	r6, r7, d0
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ac50:	4630      	mov	r0, r6
 800ac52:	4639      	mov	r1, r7
 800ac54:	f7f5 ff54 	bl	8000b00 <__aeabi_dcmple>
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	d06f      	beq.n	800ad3c <_strtod_l+0xa34>
 800ac5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d17a      	bne.n	800ad58 <_strtod_l+0xa50>
 800ac62:	f1ba 0f00 	cmp.w	sl, #0
 800ac66:	d158      	bne.n	800ad1a <_strtod_l+0xa12>
 800ac68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d15a      	bne.n	800ad28 <_strtod_l+0xa20>
 800ac72:	4b64      	ldr	r3, [pc, #400]	@ (800ae04 <_strtod_l+0xafc>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	4630      	mov	r0, r6
 800ac78:	4639      	mov	r1, r7
 800ac7a:	f7f5 ff37 	bl	8000aec <__aeabi_dcmplt>
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	d159      	bne.n	800ad36 <_strtod_l+0xa2e>
 800ac82:	4630      	mov	r0, r6
 800ac84:	4639      	mov	r1, r7
 800ac86:	4b60      	ldr	r3, [pc, #384]	@ (800ae08 <_strtod_l+0xb00>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	f7f5 fcbd 	bl	8000608 <__aeabi_dmul>
 800ac8e:	4606      	mov	r6, r0
 800ac90:	460f      	mov	r7, r1
 800ac92:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ac96:	9606      	str	r6, [sp, #24]
 800ac98:	9307      	str	r3, [sp, #28]
 800ac9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac9e:	4d57      	ldr	r5, [pc, #348]	@ (800adfc <_strtod_l+0xaf4>)
 800aca0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aca4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aca6:	401d      	ands	r5, r3
 800aca8:	4b58      	ldr	r3, [pc, #352]	@ (800ae0c <_strtod_l+0xb04>)
 800acaa:	429d      	cmp	r5, r3
 800acac:	f040 80b2 	bne.w	800ae14 <_strtod_l+0xb0c>
 800acb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acb2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800acb6:	ec4b ab10 	vmov	d0, sl, fp
 800acba:	f002 fae7 	bl	800d28c <__ulp>
 800acbe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acc2:	ec51 0b10 	vmov	r0, r1, d0
 800acc6:	f7f5 fc9f 	bl	8000608 <__aeabi_dmul>
 800acca:	4652      	mov	r2, sl
 800accc:	465b      	mov	r3, fp
 800acce:	f7f5 fae5 	bl	800029c <__adddf3>
 800acd2:	460b      	mov	r3, r1
 800acd4:	4949      	ldr	r1, [pc, #292]	@ (800adfc <_strtod_l+0xaf4>)
 800acd6:	4a4e      	ldr	r2, [pc, #312]	@ (800ae10 <_strtod_l+0xb08>)
 800acd8:	4019      	ands	r1, r3
 800acda:	4291      	cmp	r1, r2
 800acdc:	4682      	mov	sl, r0
 800acde:	d942      	bls.n	800ad66 <_strtod_l+0xa5e>
 800ace0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ace2:	4b47      	ldr	r3, [pc, #284]	@ (800ae00 <_strtod_l+0xaf8>)
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d103      	bne.n	800acf0 <_strtod_l+0x9e8>
 800ace8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acea:	3301      	adds	r3, #1
 800acec:	f43f ad2f 	beq.w	800a74e <_strtod_l+0x446>
 800acf0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ae00 <_strtod_l+0xaf8>
 800acf4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800acf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acfa:	9805      	ldr	r0, [sp, #20]
 800acfc:	f001 ff9a 	bl	800cc34 <_Bfree>
 800ad00:	9805      	ldr	r0, [sp, #20]
 800ad02:	4649      	mov	r1, r9
 800ad04:	f001 ff96 	bl	800cc34 <_Bfree>
 800ad08:	9805      	ldr	r0, [sp, #20]
 800ad0a:	4641      	mov	r1, r8
 800ad0c:	f001 ff92 	bl	800cc34 <_Bfree>
 800ad10:	9805      	ldr	r0, [sp, #20]
 800ad12:	4621      	mov	r1, r4
 800ad14:	f001 ff8e 	bl	800cc34 <_Bfree>
 800ad18:	e619      	b.n	800a94e <_strtod_l+0x646>
 800ad1a:	f1ba 0f01 	cmp.w	sl, #1
 800ad1e:	d103      	bne.n	800ad28 <_strtod_l+0xa20>
 800ad20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	f43f ada6 	beq.w	800a874 <_strtod_l+0x56c>
 800ad28:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800add8 <_strtod_l+0xad0>
 800ad2c:	4f35      	ldr	r7, [pc, #212]	@ (800ae04 <_strtod_l+0xafc>)
 800ad2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ad32:	2600      	movs	r6, #0
 800ad34:	e7b1      	b.n	800ac9a <_strtod_l+0x992>
 800ad36:	4f34      	ldr	r7, [pc, #208]	@ (800ae08 <_strtod_l+0xb00>)
 800ad38:	2600      	movs	r6, #0
 800ad3a:	e7aa      	b.n	800ac92 <_strtod_l+0x98a>
 800ad3c:	4b32      	ldr	r3, [pc, #200]	@ (800ae08 <_strtod_l+0xb00>)
 800ad3e:	4630      	mov	r0, r6
 800ad40:	4639      	mov	r1, r7
 800ad42:	2200      	movs	r2, #0
 800ad44:	f7f5 fc60 	bl	8000608 <__aeabi_dmul>
 800ad48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	460f      	mov	r7, r1
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d09f      	beq.n	800ac92 <_strtod_l+0x98a>
 800ad52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ad56:	e7a0      	b.n	800ac9a <_strtod_l+0x992>
 800ad58:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ade0 <_strtod_l+0xad8>
 800ad5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ad60:	ec57 6b17 	vmov	r6, r7, d7
 800ad64:	e799      	b.n	800ac9a <_strtod_l+0x992>
 800ad66:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ad6a:	9b08      	ldr	r3, [sp, #32]
 800ad6c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d1c1      	bne.n	800acf8 <_strtod_l+0x9f0>
 800ad74:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad78:	0d1b      	lsrs	r3, r3, #20
 800ad7a:	051b      	lsls	r3, r3, #20
 800ad7c:	429d      	cmp	r5, r3
 800ad7e:	d1bb      	bne.n	800acf8 <_strtod_l+0x9f0>
 800ad80:	4630      	mov	r0, r6
 800ad82:	4639      	mov	r1, r7
 800ad84:	f7f5 ffa0 	bl	8000cc8 <__aeabi_d2lz>
 800ad88:	f7f5 fc10 	bl	80005ac <__aeabi_l2d>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	460b      	mov	r3, r1
 800ad90:	4630      	mov	r0, r6
 800ad92:	4639      	mov	r1, r7
 800ad94:	f7f5 fa80 	bl	8000298 <__aeabi_dsub>
 800ad98:	460b      	mov	r3, r1
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ada0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ada4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ada6:	ea46 060a 	orr.w	r6, r6, sl
 800adaa:	431e      	orrs	r6, r3
 800adac:	d06f      	beq.n	800ae8e <_strtod_l+0xb86>
 800adae:	a30e      	add	r3, pc, #56	@ (adr r3, 800ade8 <_strtod_l+0xae0>)
 800adb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb4:	f7f5 fe9a 	bl	8000aec <__aeabi_dcmplt>
 800adb8:	2800      	cmp	r0, #0
 800adba:	f47f acd3 	bne.w	800a764 <_strtod_l+0x45c>
 800adbe:	a30c      	add	r3, pc, #48	@ (adr r3, 800adf0 <_strtod_l+0xae8>)
 800adc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800adc8:	f7f5 feae 	bl	8000b28 <__aeabi_dcmpgt>
 800adcc:	2800      	cmp	r0, #0
 800adce:	d093      	beq.n	800acf8 <_strtod_l+0x9f0>
 800add0:	e4c8      	b.n	800a764 <_strtod_l+0x45c>
 800add2:	bf00      	nop
 800add4:	f3af 8000 	nop.w
 800add8:	00000000 	.word	0x00000000
 800addc:	bff00000 	.word	0xbff00000
 800ade0:	00000000 	.word	0x00000000
 800ade4:	3ff00000 	.word	0x3ff00000
 800ade8:	94a03595 	.word	0x94a03595
 800adec:	3fdfffff 	.word	0x3fdfffff
 800adf0:	35afe535 	.word	0x35afe535
 800adf4:	3fe00000 	.word	0x3fe00000
 800adf8:	000fffff 	.word	0x000fffff
 800adfc:	7ff00000 	.word	0x7ff00000
 800ae00:	7fefffff 	.word	0x7fefffff
 800ae04:	3ff00000 	.word	0x3ff00000
 800ae08:	3fe00000 	.word	0x3fe00000
 800ae0c:	7fe00000 	.word	0x7fe00000
 800ae10:	7c9fffff 	.word	0x7c9fffff
 800ae14:	9b08      	ldr	r3, [sp, #32]
 800ae16:	b323      	cbz	r3, 800ae62 <_strtod_l+0xb5a>
 800ae18:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ae1c:	d821      	bhi.n	800ae62 <_strtod_l+0xb5a>
 800ae1e:	a328      	add	r3, pc, #160	@ (adr r3, 800aec0 <_strtod_l+0xbb8>)
 800ae20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae24:	4630      	mov	r0, r6
 800ae26:	4639      	mov	r1, r7
 800ae28:	f7f5 fe6a 	bl	8000b00 <__aeabi_dcmple>
 800ae2c:	b1a0      	cbz	r0, 800ae58 <_strtod_l+0xb50>
 800ae2e:	4639      	mov	r1, r7
 800ae30:	4630      	mov	r0, r6
 800ae32:	f7f5 fec1 	bl	8000bb8 <__aeabi_d2uiz>
 800ae36:	2801      	cmp	r0, #1
 800ae38:	bf38      	it	cc
 800ae3a:	2001      	movcc	r0, #1
 800ae3c:	f7f5 fb6a 	bl	8000514 <__aeabi_ui2d>
 800ae40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae42:	4606      	mov	r6, r0
 800ae44:	460f      	mov	r7, r1
 800ae46:	b9fb      	cbnz	r3, 800ae88 <_strtod_l+0xb80>
 800ae48:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae4c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ae4e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ae50:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ae54:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ae58:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae5a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ae5e:	1b5b      	subs	r3, r3, r5
 800ae60:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae62:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ae66:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ae6a:	f002 fa0f 	bl	800d28c <__ulp>
 800ae6e:	4650      	mov	r0, sl
 800ae70:	ec53 2b10 	vmov	r2, r3, d0
 800ae74:	4659      	mov	r1, fp
 800ae76:	f7f5 fbc7 	bl	8000608 <__aeabi_dmul>
 800ae7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ae7e:	f7f5 fa0d 	bl	800029c <__adddf3>
 800ae82:	4682      	mov	sl, r0
 800ae84:	468b      	mov	fp, r1
 800ae86:	e770      	b.n	800ad6a <_strtod_l+0xa62>
 800ae88:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ae8c:	e7e0      	b.n	800ae50 <_strtod_l+0xb48>
 800ae8e:	a30e      	add	r3, pc, #56	@ (adr r3, 800aec8 <_strtod_l+0xbc0>)
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	f7f5 fe2a 	bl	8000aec <__aeabi_dcmplt>
 800ae98:	e798      	b.n	800adcc <_strtod_l+0xac4>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae9e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800aea0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	f7ff ba6d 	b.w	800a382 <_strtod_l+0x7a>
 800aea8:	2a65      	cmp	r2, #101	@ 0x65
 800aeaa:	f43f ab68 	beq.w	800a57e <_strtod_l+0x276>
 800aeae:	2a45      	cmp	r2, #69	@ 0x45
 800aeb0:	f43f ab65 	beq.w	800a57e <_strtod_l+0x276>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	f7ff bba0 	b.w	800a5fa <_strtod_l+0x2f2>
 800aeba:	bf00      	nop
 800aebc:	f3af 8000 	nop.w
 800aec0:	ffc00000 	.word	0xffc00000
 800aec4:	41dfffff 	.word	0x41dfffff
 800aec8:	94a03595 	.word	0x94a03595
 800aecc:	3fcfffff 	.word	0x3fcfffff

0800aed0 <_strtod_r>:
 800aed0:	4b01      	ldr	r3, [pc, #4]	@ (800aed8 <_strtod_r+0x8>)
 800aed2:	f7ff ba19 	b.w	800a308 <_strtod_l>
 800aed6:	bf00      	nop
 800aed8:	2000001c 	.word	0x2000001c

0800aedc <strtod>:
 800aedc:	460a      	mov	r2, r1
 800aede:	4601      	mov	r1, r0
 800aee0:	4802      	ldr	r0, [pc, #8]	@ (800aeec <strtod+0x10>)
 800aee2:	4b03      	ldr	r3, [pc, #12]	@ (800aef0 <strtod+0x14>)
 800aee4:	6800      	ldr	r0, [r0, #0]
 800aee6:	f7ff ba0f 	b.w	800a308 <_strtod_l>
 800aeea:	bf00      	nop
 800aeec:	20000188 	.word	0x20000188
 800aef0:	2000001c 	.word	0x2000001c

0800aef4 <_strtol_l.isra.0>:
 800aef4:	2b24      	cmp	r3, #36	@ 0x24
 800aef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aefa:	4686      	mov	lr, r0
 800aefc:	4690      	mov	r8, r2
 800aefe:	d801      	bhi.n	800af04 <_strtol_l.isra.0+0x10>
 800af00:	2b01      	cmp	r3, #1
 800af02:	d106      	bne.n	800af12 <_strtol_l.isra.0+0x1e>
 800af04:	f000 f900 	bl	800b108 <__errno>
 800af08:	2316      	movs	r3, #22
 800af0a:	6003      	str	r3, [r0, #0]
 800af0c:	2000      	movs	r0, #0
 800af0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af12:	4834      	ldr	r0, [pc, #208]	@ (800afe4 <_strtol_l.isra.0+0xf0>)
 800af14:	460d      	mov	r5, r1
 800af16:	462a      	mov	r2, r5
 800af18:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af1c:	5d06      	ldrb	r6, [r0, r4]
 800af1e:	f016 0608 	ands.w	r6, r6, #8
 800af22:	d1f8      	bne.n	800af16 <_strtol_l.isra.0+0x22>
 800af24:	2c2d      	cmp	r4, #45	@ 0x2d
 800af26:	d110      	bne.n	800af4a <_strtol_l.isra.0+0x56>
 800af28:	782c      	ldrb	r4, [r5, #0]
 800af2a:	2601      	movs	r6, #1
 800af2c:	1c95      	adds	r5, r2, #2
 800af2e:	f033 0210 	bics.w	r2, r3, #16
 800af32:	d115      	bne.n	800af60 <_strtol_l.isra.0+0x6c>
 800af34:	2c30      	cmp	r4, #48	@ 0x30
 800af36:	d10d      	bne.n	800af54 <_strtol_l.isra.0+0x60>
 800af38:	782a      	ldrb	r2, [r5, #0]
 800af3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800af3e:	2a58      	cmp	r2, #88	@ 0x58
 800af40:	d108      	bne.n	800af54 <_strtol_l.isra.0+0x60>
 800af42:	786c      	ldrb	r4, [r5, #1]
 800af44:	3502      	adds	r5, #2
 800af46:	2310      	movs	r3, #16
 800af48:	e00a      	b.n	800af60 <_strtol_l.isra.0+0x6c>
 800af4a:	2c2b      	cmp	r4, #43	@ 0x2b
 800af4c:	bf04      	itt	eq
 800af4e:	782c      	ldrbeq	r4, [r5, #0]
 800af50:	1c95      	addeq	r5, r2, #2
 800af52:	e7ec      	b.n	800af2e <_strtol_l.isra.0+0x3a>
 800af54:	2b00      	cmp	r3, #0
 800af56:	d1f6      	bne.n	800af46 <_strtol_l.isra.0+0x52>
 800af58:	2c30      	cmp	r4, #48	@ 0x30
 800af5a:	bf14      	ite	ne
 800af5c:	230a      	movne	r3, #10
 800af5e:	2308      	moveq	r3, #8
 800af60:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800af64:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800af68:	2200      	movs	r2, #0
 800af6a:	fbbc f9f3 	udiv	r9, ip, r3
 800af6e:	4610      	mov	r0, r2
 800af70:	fb03 ca19 	mls	sl, r3, r9, ip
 800af74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800af78:	2f09      	cmp	r7, #9
 800af7a:	d80f      	bhi.n	800af9c <_strtol_l.isra.0+0xa8>
 800af7c:	463c      	mov	r4, r7
 800af7e:	42a3      	cmp	r3, r4
 800af80:	dd1b      	ble.n	800afba <_strtol_l.isra.0+0xc6>
 800af82:	1c57      	adds	r7, r2, #1
 800af84:	d007      	beq.n	800af96 <_strtol_l.isra.0+0xa2>
 800af86:	4581      	cmp	r9, r0
 800af88:	d314      	bcc.n	800afb4 <_strtol_l.isra.0+0xc0>
 800af8a:	d101      	bne.n	800af90 <_strtol_l.isra.0+0x9c>
 800af8c:	45a2      	cmp	sl, r4
 800af8e:	db11      	blt.n	800afb4 <_strtol_l.isra.0+0xc0>
 800af90:	fb00 4003 	mla	r0, r0, r3, r4
 800af94:	2201      	movs	r2, #1
 800af96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800af9a:	e7eb      	b.n	800af74 <_strtol_l.isra.0+0x80>
 800af9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800afa0:	2f19      	cmp	r7, #25
 800afa2:	d801      	bhi.n	800afa8 <_strtol_l.isra.0+0xb4>
 800afa4:	3c37      	subs	r4, #55	@ 0x37
 800afa6:	e7ea      	b.n	800af7e <_strtol_l.isra.0+0x8a>
 800afa8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800afac:	2f19      	cmp	r7, #25
 800afae:	d804      	bhi.n	800afba <_strtol_l.isra.0+0xc6>
 800afb0:	3c57      	subs	r4, #87	@ 0x57
 800afb2:	e7e4      	b.n	800af7e <_strtol_l.isra.0+0x8a>
 800afb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800afb8:	e7ed      	b.n	800af96 <_strtol_l.isra.0+0xa2>
 800afba:	1c53      	adds	r3, r2, #1
 800afbc:	d108      	bne.n	800afd0 <_strtol_l.isra.0+0xdc>
 800afbe:	2322      	movs	r3, #34	@ 0x22
 800afc0:	f8ce 3000 	str.w	r3, [lr]
 800afc4:	4660      	mov	r0, ip
 800afc6:	f1b8 0f00 	cmp.w	r8, #0
 800afca:	d0a0      	beq.n	800af0e <_strtol_l.isra.0+0x1a>
 800afcc:	1e69      	subs	r1, r5, #1
 800afce:	e006      	b.n	800afde <_strtol_l.isra.0+0xea>
 800afd0:	b106      	cbz	r6, 800afd4 <_strtol_l.isra.0+0xe0>
 800afd2:	4240      	negs	r0, r0
 800afd4:	f1b8 0f00 	cmp.w	r8, #0
 800afd8:	d099      	beq.n	800af0e <_strtol_l.isra.0+0x1a>
 800afda:	2a00      	cmp	r2, #0
 800afdc:	d1f6      	bne.n	800afcc <_strtol_l.isra.0+0xd8>
 800afde:	f8c8 1000 	str.w	r1, [r8]
 800afe2:	e794      	b.n	800af0e <_strtol_l.isra.0+0x1a>
 800afe4:	08013029 	.word	0x08013029

0800afe8 <_strtol_r>:
 800afe8:	f7ff bf84 	b.w	800aef4 <_strtol_l.isra.0>

0800afec <strtol>:
 800afec:	4613      	mov	r3, r2
 800afee:	460a      	mov	r2, r1
 800aff0:	4601      	mov	r1, r0
 800aff2:	4802      	ldr	r0, [pc, #8]	@ (800affc <strtol+0x10>)
 800aff4:	6800      	ldr	r0, [r0, #0]
 800aff6:	f7ff bf7d 	b.w	800aef4 <_strtol_l.isra.0>
 800affa:	bf00      	nop
 800affc:	20000188 	.word	0x20000188

0800b000 <_fwalk_sglue>:
 800b000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b004:	4607      	mov	r7, r0
 800b006:	4688      	mov	r8, r1
 800b008:	4614      	mov	r4, r2
 800b00a:	2600      	movs	r6, #0
 800b00c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b010:	f1b9 0901 	subs.w	r9, r9, #1
 800b014:	d505      	bpl.n	800b022 <_fwalk_sglue+0x22>
 800b016:	6824      	ldr	r4, [r4, #0]
 800b018:	2c00      	cmp	r4, #0
 800b01a:	d1f7      	bne.n	800b00c <_fwalk_sglue+0xc>
 800b01c:	4630      	mov	r0, r6
 800b01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b022:	89ab      	ldrh	r3, [r5, #12]
 800b024:	2b01      	cmp	r3, #1
 800b026:	d907      	bls.n	800b038 <_fwalk_sglue+0x38>
 800b028:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b02c:	3301      	adds	r3, #1
 800b02e:	d003      	beq.n	800b038 <_fwalk_sglue+0x38>
 800b030:	4629      	mov	r1, r5
 800b032:	4638      	mov	r0, r7
 800b034:	47c0      	blx	r8
 800b036:	4306      	orrs	r6, r0
 800b038:	3568      	adds	r5, #104	@ 0x68
 800b03a:	e7e9      	b.n	800b010 <_fwalk_sglue+0x10>

0800b03c <memset>:
 800b03c:	4402      	add	r2, r0
 800b03e:	4603      	mov	r3, r0
 800b040:	4293      	cmp	r3, r2
 800b042:	d100      	bne.n	800b046 <memset+0xa>
 800b044:	4770      	bx	lr
 800b046:	f803 1b01 	strb.w	r1, [r3], #1
 800b04a:	e7f9      	b.n	800b040 <memset+0x4>

0800b04c <strchr>:
 800b04c:	b2c9      	uxtb	r1, r1
 800b04e:	4603      	mov	r3, r0
 800b050:	4618      	mov	r0, r3
 800b052:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b056:	b112      	cbz	r2, 800b05e <strchr+0x12>
 800b058:	428a      	cmp	r2, r1
 800b05a:	d1f9      	bne.n	800b050 <strchr+0x4>
 800b05c:	4770      	bx	lr
 800b05e:	2900      	cmp	r1, #0
 800b060:	bf18      	it	ne
 800b062:	2000      	movne	r0, #0
 800b064:	4770      	bx	lr

0800b066 <strncmp>:
 800b066:	b510      	push	{r4, lr}
 800b068:	b16a      	cbz	r2, 800b086 <strncmp+0x20>
 800b06a:	3901      	subs	r1, #1
 800b06c:	1884      	adds	r4, r0, r2
 800b06e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b072:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b076:	429a      	cmp	r2, r3
 800b078:	d103      	bne.n	800b082 <strncmp+0x1c>
 800b07a:	42a0      	cmp	r0, r4
 800b07c:	d001      	beq.n	800b082 <strncmp+0x1c>
 800b07e:	2a00      	cmp	r2, #0
 800b080:	d1f5      	bne.n	800b06e <strncmp+0x8>
 800b082:	1ad0      	subs	r0, r2, r3
 800b084:	bd10      	pop	{r4, pc}
 800b086:	4610      	mov	r0, r2
 800b088:	e7fc      	b.n	800b084 <strncmp+0x1e>

0800b08a <strncpy>:
 800b08a:	b510      	push	{r4, lr}
 800b08c:	3901      	subs	r1, #1
 800b08e:	4603      	mov	r3, r0
 800b090:	b132      	cbz	r2, 800b0a0 <strncpy+0x16>
 800b092:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b096:	f803 4b01 	strb.w	r4, [r3], #1
 800b09a:	3a01      	subs	r2, #1
 800b09c:	2c00      	cmp	r4, #0
 800b09e:	d1f7      	bne.n	800b090 <strncpy+0x6>
 800b0a0:	441a      	add	r2, r3
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d100      	bne.n	800b0aa <strncpy+0x20>
 800b0a8:	bd10      	pop	{r4, pc}
 800b0aa:	f803 1b01 	strb.w	r1, [r3], #1
 800b0ae:	e7f9      	b.n	800b0a4 <strncpy+0x1a>

0800b0b0 <__strtok_r>:
 800b0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0b2:	4604      	mov	r4, r0
 800b0b4:	b908      	cbnz	r0, 800b0ba <__strtok_r+0xa>
 800b0b6:	6814      	ldr	r4, [r2, #0]
 800b0b8:	b144      	cbz	r4, 800b0cc <__strtok_r+0x1c>
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b0c0:	460f      	mov	r7, r1
 800b0c2:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b0c6:	b91e      	cbnz	r6, 800b0d0 <__strtok_r+0x20>
 800b0c8:	b965      	cbnz	r5, 800b0e4 <__strtok_r+0x34>
 800b0ca:	6015      	str	r5, [r2, #0]
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	e005      	b.n	800b0dc <__strtok_r+0x2c>
 800b0d0:	42b5      	cmp	r5, r6
 800b0d2:	d1f6      	bne.n	800b0c2 <__strtok_r+0x12>
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1f0      	bne.n	800b0ba <__strtok_r+0xa>
 800b0d8:	6014      	str	r4, [r2, #0]
 800b0da:	7003      	strb	r3, [r0, #0]
 800b0dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0de:	461c      	mov	r4, r3
 800b0e0:	e00c      	b.n	800b0fc <__strtok_r+0x4c>
 800b0e2:	b91d      	cbnz	r5, 800b0ec <__strtok_r+0x3c>
 800b0e4:	4627      	mov	r7, r4
 800b0e6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b0ea:	460e      	mov	r6, r1
 800b0ec:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b0f0:	42ab      	cmp	r3, r5
 800b0f2:	d1f6      	bne.n	800b0e2 <__strtok_r+0x32>
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d0f2      	beq.n	800b0de <__strtok_r+0x2e>
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	703b      	strb	r3, [r7, #0]
 800b0fc:	6014      	str	r4, [r2, #0]
 800b0fe:	e7ed      	b.n	800b0dc <__strtok_r+0x2c>

0800b100 <strtok_r>:
 800b100:	2301      	movs	r3, #1
 800b102:	f7ff bfd5 	b.w	800b0b0 <__strtok_r>
	...

0800b108 <__errno>:
 800b108:	4b01      	ldr	r3, [pc, #4]	@ (800b110 <__errno+0x8>)
 800b10a:	6818      	ldr	r0, [r3, #0]
 800b10c:	4770      	bx	lr
 800b10e:	bf00      	nop
 800b110:	20000188 	.word	0x20000188

0800b114 <__libc_init_array>:
 800b114:	b570      	push	{r4, r5, r6, lr}
 800b116:	4d0d      	ldr	r5, [pc, #52]	@ (800b14c <__libc_init_array+0x38>)
 800b118:	4c0d      	ldr	r4, [pc, #52]	@ (800b150 <__libc_init_array+0x3c>)
 800b11a:	1b64      	subs	r4, r4, r5
 800b11c:	10a4      	asrs	r4, r4, #2
 800b11e:	2600      	movs	r6, #0
 800b120:	42a6      	cmp	r6, r4
 800b122:	d109      	bne.n	800b138 <__libc_init_array+0x24>
 800b124:	4d0b      	ldr	r5, [pc, #44]	@ (800b154 <__libc_init_array+0x40>)
 800b126:	4c0c      	ldr	r4, [pc, #48]	@ (800b158 <__libc_init_array+0x44>)
 800b128:	f002 fdcc 	bl	800dcc4 <_init>
 800b12c:	1b64      	subs	r4, r4, r5
 800b12e:	10a4      	asrs	r4, r4, #2
 800b130:	2600      	movs	r6, #0
 800b132:	42a6      	cmp	r6, r4
 800b134:	d105      	bne.n	800b142 <__libc_init_array+0x2e>
 800b136:	bd70      	pop	{r4, r5, r6, pc}
 800b138:	f855 3b04 	ldr.w	r3, [r5], #4
 800b13c:	4798      	blx	r3
 800b13e:	3601      	adds	r6, #1
 800b140:	e7ee      	b.n	800b120 <__libc_init_array+0xc>
 800b142:	f855 3b04 	ldr.w	r3, [r5], #4
 800b146:	4798      	blx	r3
 800b148:	3601      	adds	r6, #1
 800b14a:	e7f2      	b.n	800b132 <__libc_init_array+0x1e>
 800b14c:	08013230 	.word	0x08013230
 800b150:	08013230 	.word	0x08013230
 800b154:	08013230 	.word	0x08013230
 800b158:	08013234 	.word	0x08013234

0800b15c <__retarget_lock_init_recursive>:
 800b15c:	4770      	bx	lr

0800b15e <__retarget_lock_acquire_recursive>:
 800b15e:	4770      	bx	lr

0800b160 <__retarget_lock_release_recursive>:
 800b160:	4770      	bx	lr
	...

0800b164 <_localeconv_r>:
 800b164:	4800      	ldr	r0, [pc, #0]	@ (800b168 <_localeconv_r+0x4>)
 800b166:	4770      	bx	lr
 800b168:	2000010c 	.word	0x2000010c

0800b16c <_reclaim_reent>:
 800b16c:	4b2d      	ldr	r3, [pc, #180]	@ (800b224 <_reclaim_reent+0xb8>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	4283      	cmp	r3, r0
 800b172:	b570      	push	{r4, r5, r6, lr}
 800b174:	4604      	mov	r4, r0
 800b176:	d053      	beq.n	800b220 <_reclaim_reent+0xb4>
 800b178:	69c3      	ldr	r3, [r0, #28]
 800b17a:	b31b      	cbz	r3, 800b1c4 <_reclaim_reent+0x58>
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	b163      	cbz	r3, 800b19a <_reclaim_reent+0x2e>
 800b180:	2500      	movs	r5, #0
 800b182:	69e3      	ldr	r3, [r4, #28]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	5959      	ldr	r1, [r3, r5]
 800b188:	b9b1      	cbnz	r1, 800b1b8 <_reclaim_reent+0x4c>
 800b18a:	3504      	adds	r5, #4
 800b18c:	2d80      	cmp	r5, #128	@ 0x80
 800b18e:	d1f8      	bne.n	800b182 <_reclaim_reent+0x16>
 800b190:	69e3      	ldr	r3, [r4, #28]
 800b192:	4620      	mov	r0, r4
 800b194:	68d9      	ldr	r1, [r3, #12]
 800b196:	f000 febf 	bl	800bf18 <_free_r>
 800b19a:	69e3      	ldr	r3, [r4, #28]
 800b19c:	6819      	ldr	r1, [r3, #0]
 800b19e:	b111      	cbz	r1, 800b1a6 <_reclaim_reent+0x3a>
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	f000 feb9 	bl	800bf18 <_free_r>
 800b1a6:	69e3      	ldr	r3, [r4, #28]
 800b1a8:	689d      	ldr	r5, [r3, #8]
 800b1aa:	b15d      	cbz	r5, 800b1c4 <_reclaim_reent+0x58>
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	682d      	ldr	r5, [r5, #0]
 800b1b2:	f000 feb1 	bl	800bf18 <_free_r>
 800b1b6:	e7f8      	b.n	800b1aa <_reclaim_reent+0x3e>
 800b1b8:	680e      	ldr	r6, [r1, #0]
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	f000 feac 	bl	800bf18 <_free_r>
 800b1c0:	4631      	mov	r1, r6
 800b1c2:	e7e1      	b.n	800b188 <_reclaim_reent+0x1c>
 800b1c4:	6961      	ldr	r1, [r4, #20]
 800b1c6:	b111      	cbz	r1, 800b1ce <_reclaim_reent+0x62>
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 fea5 	bl	800bf18 <_free_r>
 800b1ce:	69e1      	ldr	r1, [r4, #28]
 800b1d0:	b111      	cbz	r1, 800b1d8 <_reclaim_reent+0x6c>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 fea0 	bl	800bf18 <_free_r>
 800b1d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b1da:	b111      	cbz	r1, 800b1e2 <_reclaim_reent+0x76>
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f000 fe9b 	bl	800bf18 <_free_r>
 800b1e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1e4:	b111      	cbz	r1, 800b1ec <_reclaim_reent+0x80>
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f000 fe96 	bl	800bf18 <_free_r>
 800b1ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b1ee:	b111      	cbz	r1, 800b1f6 <_reclaim_reent+0x8a>
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 fe91 	bl	800bf18 <_free_r>
 800b1f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b1f8:	b111      	cbz	r1, 800b200 <_reclaim_reent+0x94>
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	f000 fe8c 	bl	800bf18 <_free_r>
 800b200:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b202:	b111      	cbz	r1, 800b20a <_reclaim_reent+0x9e>
 800b204:	4620      	mov	r0, r4
 800b206:	f000 fe87 	bl	800bf18 <_free_r>
 800b20a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b20c:	b111      	cbz	r1, 800b214 <_reclaim_reent+0xa8>
 800b20e:	4620      	mov	r0, r4
 800b210:	f000 fe82 	bl	800bf18 <_free_r>
 800b214:	6a23      	ldr	r3, [r4, #32]
 800b216:	b11b      	cbz	r3, 800b220 <_reclaim_reent+0xb4>
 800b218:	4620      	mov	r0, r4
 800b21a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b21e:	4718      	bx	r3
 800b220:	bd70      	pop	{r4, r5, r6, pc}
 800b222:	bf00      	nop
 800b224:	20000188 	.word	0x20000188

0800b228 <memcpy>:
 800b228:	440a      	add	r2, r1
 800b22a:	4291      	cmp	r1, r2
 800b22c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b230:	d100      	bne.n	800b234 <memcpy+0xc>
 800b232:	4770      	bx	lr
 800b234:	b510      	push	{r4, lr}
 800b236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b23a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b23e:	4291      	cmp	r1, r2
 800b240:	d1f9      	bne.n	800b236 <memcpy+0xe>
 800b242:	bd10      	pop	{r4, pc}
 800b244:	0000      	movs	r0, r0
	...

0800b248 <nan>:
 800b248:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b250 <nan+0x8>
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	00000000 	.word	0x00000000
 800b254:	7ff80000 	.word	0x7ff80000

0800b258 <nanf>:
 800b258:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b260 <nanf+0x8>
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	7fc00000 	.word	0x7fc00000

0800b264 <quorem>:
 800b264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b268:	6903      	ldr	r3, [r0, #16]
 800b26a:	690c      	ldr	r4, [r1, #16]
 800b26c:	42a3      	cmp	r3, r4
 800b26e:	4607      	mov	r7, r0
 800b270:	db7e      	blt.n	800b370 <quorem+0x10c>
 800b272:	3c01      	subs	r4, #1
 800b274:	f101 0814 	add.w	r8, r1, #20
 800b278:	00a3      	lsls	r3, r4, #2
 800b27a:	f100 0514 	add.w	r5, r0, #20
 800b27e:	9300      	str	r3, [sp, #0]
 800b280:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b284:	9301      	str	r3, [sp, #4]
 800b286:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b28a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b28e:	3301      	adds	r3, #1
 800b290:	429a      	cmp	r2, r3
 800b292:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b296:	fbb2 f6f3 	udiv	r6, r2, r3
 800b29a:	d32e      	bcc.n	800b2fa <quorem+0x96>
 800b29c:	f04f 0a00 	mov.w	sl, #0
 800b2a0:	46c4      	mov	ip, r8
 800b2a2:	46ae      	mov	lr, r5
 800b2a4:	46d3      	mov	fp, sl
 800b2a6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b2aa:	b298      	uxth	r0, r3
 800b2ac:	fb06 a000 	mla	r0, r6, r0, sl
 800b2b0:	0c02      	lsrs	r2, r0, #16
 800b2b2:	0c1b      	lsrs	r3, r3, #16
 800b2b4:	fb06 2303 	mla	r3, r6, r3, r2
 800b2b8:	f8de 2000 	ldr.w	r2, [lr]
 800b2bc:	b280      	uxth	r0, r0
 800b2be:	b292      	uxth	r2, r2
 800b2c0:	1a12      	subs	r2, r2, r0
 800b2c2:	445a      	add	r2, fp
 800b2c4:	f8de 0000 	ldr.w	r0, [lr]
 800b2c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2d2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2d6:	b292      	uxth	r2, r2
 800b2d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2dc:	45e1      	cmp	r9, ip
 800b2de:	f84e 2b04 	str.w	r2, [lr], #4
 800b2e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2e6:	d2de      	bcs.n	800b2a6 <quorem+0x42>
 800b2e8:	9b00      	ldr	r3, [sp, #0]
 800b2ea:	58eb      	ldr	r3, [r5, r3]
 800b2ec:	b92b      	cbnz	r3, 800b2fa <quorem+0x96>
 800b2ee:	9b01      	ldr	r3, [sp, #4]
 800b2f0:	3b04      	subs	r3, #4
 800b2f2:	429d      	cmp	r5, r3
 800b2f4:	461a      	mov	r2, r3
 800b2f6:	d32f      	bcc.n	800b358 <quorem+0xf4>
 800b2f8:	613c      	str	r4, [r7, #16]
 800b2fa:	4638      	mov	r0, r7
 800b2fc:	f001 ff16 	bl	800d12c <__mcmp>
 800b300:	2800      	cmp	r0, #0
 800b302:	db25      	blt.n	800b350 <quorem+0xec>
 800b304:	4629      	mov	r1, r5
 800b306:	2000      	movs	r0, #0
 800b308:	f858 2b04 	ldr.w	r2, [r8], #4
 800b30c:	f8d1 c000 	ldr.w	ip, [r1]
 800b310:	fa1f fe82 	uxth.w	lr, r2
 800b314:	fa1f f38c 	uxth.w	r3, ip
 800b318:	eba3 030e 	sub.w	r3, r3, lr
 800b31c:	4403      	add	r3, r0
 800b31e:	0c12      	lsrs	r2, r2, #16
 800b320:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b324:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b328:	b29b      	uxth	r3, r3
 800b32a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b32e:	45c1      	cmp	r9, r8
 800b330:	f841 3b04 	str.w	r3, [r1], #4
 800b334:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b338:	d2e6      	bcs.n	800b308 <quorem+0xa4>
 800b33a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b33e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b342:	b922      	cbnz	r2, 800b34e <quorem+0xea>
 800b344:	3b04      	subs	r3, #4
 800b346:	429d      	cmp	r5, r3
 800b348:	461a      	mov	r2, r3
 800b34a:	d30b      	bcc.n	800b364 <quorem+0x100>
 800b34c:	613c      	str	r4, [r7, #16]
 800b34e:	3601      	adds	r6, #1
 800b350:	4630      	mov	r0, r6
 800b352:	b003      	add	sp, #12
 800b354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b358:	6812      	ldr	r2, [r2, #0]
 800b35a:	3b04      	subs	r3, #4
 800b35c:	2a00      	cmp	r2, #0
 800b35e:	d1cb      	bne.n	800b2f8 <quorem+0x94>
 800b360:	3c01      	subs	r4, #1
 800b362:	e7c6      	b.n	800b2f2 <quorem+0x8e>
 800b364:	6812      	ldr	r2, [r2, #0]
 800b366:	3b04      	subs	r3, #4
 800b368:	2a00      	cmp	r2, #0
 800b36a:	d1ef      	bne.n	800b34c <quorem+0xe8>
 800b36c:	3c01      	subs	r4, #1
 800b36e:	e7ea      	b.n	800b346 <quorem+0xe2>
 800b370:	2000      	movs	r0, #0
 800b372:	e7ee      	b.n	800b352 <quorem+0xee>
 800b374:	0000      	movs	r0, r0
	...

0800b378 <_dtoa_r>:
 800b378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b37c:	69c7      	ldr	r7, [r0, #28]
 800b37e:	b097      	sub	sp, #92	@ 0x5c
 800b380:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b384:	ec55 4b10 	vmov	r4, r5, d0
 800b388:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b38a:	9107      	str	r1, [sp, #28]
 800b38c:	4681      	mov	r9, r0
 800b38e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b390:	9311      	str	r3, [sp, #68]	@ 0x44
 800b392:	b97f      	cbnz	r7, 800b3b4 <_dtoa_r+0x3c>
 800b394:	2010      	movs	r0, #16
 800b396:	f001 fa99 	bl	800c8cc <malloc>
 800b39a:	4602      	mov	r2, r0
 800b39c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b3a0:	b920      	cbnz	r0, 800b3ac <_dtoa_r+0x34>
 800b3a2:	4ba9      	ldr	r3, [pc, #676]	@ (800b648 <_dtoa_r+0x2d0>)
 800b3a4:	21ef      	movs	r1, #239	@ 0xef
 800b3a6:	48a9      	ldr	r0, [pc, #676]	@ (800b64c <_dtoa_r+0x2d4>)
 800b3a8:	f002 f99c 	bl	800d6e4 <__assert_func>
 800b3ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b3b0:	6007      	str	r7, [r0, #0]
 800b3b2:	60c7      	str	r7, [r0, #12]
 800b3b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3b8:	6819      	ldr	r1, [r3, #0]
 800b3ba:	b159      	cbz	r1, 800b3d4 <_dtoa_r+0x5c>
 800b3bc:	685a      	ldr	r2, [r3, #4]
 800b3be:	604a      	str	r2, [r1, #4]
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	4093      	lsls	r3, r2
 800b3c4:	608b      	str	r3, [r1, #8]
 800b3c6:	4648      	mov	r0, r9
 800b3c8:	f001 fc34 	bl	800cc34 <_Bfree>
 800b3cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	1e2b      	subs	r3, r5, #0
 800b3d6:	bfb9      	ittee	lt
 800b3d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3dc:	9305      	strlt	r3, [sp, #20]
 800b3de:	2300      	movge	r3, #0
 800b3e0:	6033      	strge	r3, [r6, #0]
 800b3e2:	9f05      	ldr	r7, [sp, #20]
 800b3e4:	4b9a      	ldr	r3, [pc, #616]	@ (800b650 <_dtoa_r+0x2d8>)
 800b3e6:	bfbc      	itt	lt
 800b3e8:	2201      	movlt	r2, #1
 800b3ea:	6032      	strlt	r2, [r6, #0]
 800b3ec:	43bb      	bics	r3, r7
 800b3ee:	d112      	bne.n	800b416 <_dtoa_r+0x9e>
 800b3f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b3f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3f6:	6013      	str	r3, [r2, #0]
 800b3f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b3fc:	4323      	orrs	r3, r4
 800b3fe:	f000 855a 	beq.w	800beb6 <_dtoa_r+0xb3e>
 800b402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b404:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b664 <_dtoa_r+0x2ec>
 800b408:	2b00      	cmp	r3, #0
 800b40a:	f000 855c 	beq.w	800bec6 <_dtoa_r+0xb4e>
 800b40e:	f10a 0303 	add.w	r3, sl, #3
 800b412:	f000 bd56 	b.w	800bec2 <_dtoa_r+0xb4a>
 800b416:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b41a:	2200      	movs	r2, #0
 800b41c:	ec51 0b17 	vmov	r0, r1, d7
 800b420:	2300      	movs	r3, #0
 800b422:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b426:	f7f5 fb57 	bl	8000ad8 <__aeabi_dcmpeq>
 800b42a:	4680      	mov	r8, r0
 800b42c:	b158      	cbz	r0, 800b446 <_dtoa_r+0xce>
 800b42e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b430:	2301      	movs	r3, #1
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b436:	b113      	cbz	r3, 800b43e <_dtoa_r+0xc6>
 800b438:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b43a:	4b86      	ldr	r3, [pc, #536]	@ (800b654 <_dtoa_r+0x2dc>)
 800b43c:	6013      	str	r3, [r2, #0]
 800b43e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b668 <_dtoa_r+0x2f0>
 800b442:	f000 bd40 	b.w	800bec6 <_dtoa_r+0xb4e>
 800b446:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b44a:	aa14      	add	r2, sp, #80	@ 0x50
 800b44c:	a915      	add	r1, sp, #84	@ 0x54
 800b44e:	4648      	mov	r0, r9
 800b450:	f001 ff8c 	bl	800d36c <__d2b>
 800b454:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b458:	9002      	str	r0, [sp, #8]
 800b45a:	2e00      	cmp	r6, #0
 800b45c:	d078      	beq.n	800b550 <_dtoa_r+0x1d8>
 800b45e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b460:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b468:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b46c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b470:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b474:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b478:	4619      	mov	r1, r3
 800b47a:	2200      	movs	r2, #0
 800b47c:	4b76      	ldr	r3, [pc, #472]	@ (800b658 <_dtoa_r+0x2e0>)
 800b47e:	f7f4 ff0b 	bl	8000298 <__aeabi_dsub>
 800b482:	a36b      	add	r3, pc, #428	@ (adr r3, 800b630 <_dtoa_r+0x2b8>)
 800b484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b488:	f7f5 f8be 	bl	8000608 <__aeabi_dmul>
 800b48c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b638 <_dtoa_r+0x2c0>)
 800b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b492:	f7f4 ff03 	bl	800029c <__adddf3>
 800b496:	4604      	mov	r4, r0
 800b498:	4630      	mov	r0, r6
 800b49a:	460d      	mov	r5, r1
 800b49c:	f7f5 f84a 	bl	8000534 <__aeabi_i2d>
 800b4a0:	a367      	add	r3, pc, #412	@ (adr r3, 800b640 <_dtoa_r+0x2c8>)
 800b4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a6:	f7f5 f8af 	bl	8000608 <__aeabi_dmul>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	4629      	mov	r1, r5
 800b4b2:	f7f4 fef3 	bl	800029c <__adddf3>
 800b4b6:	4604      	mov	r4, r0
 800b4b8:	460d      	mov	r5, r1
 800b4ba:	f7f5 fb55 	bl	8000b68 <__aeabi_d2iz>
 800b4be:	2200      	movs	r2, #0
 800b4c0:	4607      	mov	r7, r0
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	4629      	mov	r1, r5
 800b4c8:	f7f5 fb10 	bl	8000aec <__aeabi_dcmplt>
 800b4cc:	b140      	cbz	r0, 800b4e0 <_dtoa_r+0x168>
 800b4ce:	4638      	mov	r0, r7
 800b4d0:	f7f5 f830 	bl	8000534 <__aeabi_i2d>
 800b4d4:	4622      	mov	r2, r4
 800b4d6:	462b      	mov	r3, r5
 800b4d8:	f7f5 fafe 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4dc:	b900      	cbnz	r0, 800b4e0 <_dtoa_r+0x168>
 800b4de:	3f01      	subs	r7, #1
 800b4e0:	2f16      	cmp	r7, #22
 800b4e2:	d852      	bhi.n	800b58a <_dtoa_r+0x212>
 800b4e4:	4b5d      	ldr	r3, [pc, #372]	@ (800b65c <_dtoa_r+0x2e4>)
 800b4e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4f2:	f7f5 fafb 	bl	8000aec <__aeabi_dcmplt>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d049      	beq.n	800b58e <_dtoa_r+0x216>
 800b4fa:	3f01      	subs	r7, #1
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800b500:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b502:	1b9b      	subs	r3, r3, r6
 800b504:	1e5a      	subs	r2, r3, #1
 800b506:	bf45      	ittet	mi
 800b508:	f1c3 0301 	rsbmi	r3, r3, #1
 800b50c:	9300      	strmi	r3, [sp, #0]
 800b50e:	2300      	movpl	r3, #0
 800b510:	2300      	movmi	r3, #0
 800b512:	9206      	str	r2, [sp, #24]
 800b514:	bf54      	ite	pl
 800b516:	9300      	strpl	r3, [sp, #0]
 800b518:	9306      	strmi	r3, [sp, #24]
 800b51a:	2f00      	cmp	r7, #0
 800b51c:	db39      	blt.n	800b592 <_dtoa_r+0x21a>
 800b51e:	9b06      	ldr	r3, [sp, #24]
 800b520:	970d      	str	r7, [sp, #52]	@ 0x34
 800b522:	443b      	add	r3, r7
 800b524:	9306      	str	r3, [sp, #24]
 800b526:	2300      	movs	r3, #0
 800b528:	9308      	str	r3, [sp, #32]
 800b52a:	9b07      	ldr	r3, [sp, #28]
 800b52c:	2b09      	cmp	r3, #9
 800b52e:	d863      	bhi.n	800b5f8 <_dtoa_r+0x280>
 800b530:	2b05      	cmp	r3, #5
 800b532:	bfc4      	itt	gt
 800b534:	3b04      	subgt	r3, #4
 800b536:	9307      	strgt	r3, [sp, #28]
 800b538:	9b07      	ldr	r3, [sp, #28]
 800b53a:	f1a3 0302 	sub.w	r3, r3, #2
 800b53e:	bfcc      	ite	gt
 800b540:	2400      	movgt	r4, #0
 800b542:	2401      	movle	r4, #1
 800b544:	2b03      	cmp	r3, #3
 800b546:	d863      	bhi.n	800b610 <_dtoa_r+0x298>
 800b548:	e8df f003 	tbb	[pc, r3]
 800b54c:	2b375452 	.word	0x2b375452
 800b550:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b554:	441e      	add	r6, r3
 800b556:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b55a:	2b20      	cmp	r3, #32
 800b55c:	bfc1      	itttt	gt
 800b55e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b562:	409f      	lslgt	r7, r3
 800b564:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b568:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b56c:	bfd6      	itet	le
 800b56e:	f1c3 0320 	rsble	r3, r3, #32
 800b572:	ea47 0003 	orrgt.w	r0, r7, r3
 800b576:	fa04 f003 	lslle.w	r0, r4, r3
 800b57a:	f7f4 ffcb 	bl	8000514 <__aeabi_ui2d>
 800b57e:	2201      	movs	r2, #1
 800b580:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b584:	3e01      	subs	r6, #1
 800b586:	9212      	str	r2, [sp, #72]	@ 0x48
 800b588:	e776      	b.n	800b478 <_dtoa_r+0x100>
 800b58a:	2301      	movs	r3, #1
 800b58c:	e7b7      	b.n	800b4fe <_dtoa_r+0x186>
 800b58e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b590:	e7b6      	b.n	800b500 <_dtoa_r+0x188>
 800b592:	9b00      	ldr	r3, [sp, #0]
 800b594:	1bdb      	subs	r3, r3, r7
 800b596:	9300      	str	r3, [sp, #0]
 800b598:	427b      	negs	r3, r7
 800b59a:	9308      	str	r3, [sp, #32]
 800b59c:	2300      	movs	r3, #0
 800b59e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b5a0:	e7c3      	b.n	800b52a <_dtoa_r+0x1b2>
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5a8:	eb07 0b03 	add.w	fp, r7, r3
 800b5ac:	f10b 0301 	add.w	r3, fp, #1
 800b5b0:	2b01      	cmp	r3, #1
 800b5b2:	9303      	str	r3, [sp, #12]
 800b5b4:	bfb8      	it	lt
 800b5b6:	2301      	movlt	r3, #1
 800b5b8:	e006      	b.n	800b5c8 <_dtoa_r+0x250>
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	dd28      	ble.n	800b616 <_dtoa_r+0x29e>
 800b5c4:	469b      	mov	fp, r3
 800b5c6:	9303      	str	r3, [sp, #12]
 800b5c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b5cc:	2100      	movs	r1, #0
 800b5ce:	2204      	movs	r2, #4
 800b5d0:	f102 0514 	add.w	r5, r2, #20
 800b5d4:	429d      	cmp	r5, r3
 800b5d6:	d926      	bls.n	800b626 <_dtoa_r+0x2ae>
 800b5d8:	6041      	str	r1, [r0, #4]
 800b5da:	4648      	mov	r0, r9
 800b5dc:	f001 faea 	bl	800cbb4 <_Balloc>
 800b5e0:	4682      	mov	sl, r0
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	d142      	bne.n	800b66c <_dtoa_r+0x2f4>
 800b5e6:	4b1e      	ldr	r3, [pc, #120]	@ (800b660 <_dtoa_r+0x2e8>)
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5ee:	e6da      	b.n	800b3a6 <_dtoa_r+0x2e>
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	e7e3      	b.n	800b5bc <_dtoa_r+0x244>
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	e7d5      	b.n	800b5a4 <_dtoa_r+0x22c>
 800b5f8:	2401      	movs	r4, #1
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	9307      	str	r3, [sp, #28]
 800b5fe:	9409      	str	r4, [sp, #36]	@ 0x24
 800b600:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b604:	2200      	movs	r2, #0
 800b606:	f8cd b00c 	str.w	fp, [sp, #12]
 800b60a:	2312      	movs	r3, #18
 800b60c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b60e:	e7db      	b.n	800b5c8 <_dtoa_r+0x250>
 800b610:	2301      	movs	r3, #1
 800b612:	9309      	str	r3, [sp, #36]	@ 0x24
 800b614:	e7f4      	b.n	800b600 <_dtoa_r+0x288>
 800b616:	f04f 0b01 	mov.w	fp, #1
 800b61a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b61e:	465b      	mov	r3, fp
 800b620:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b624:	e7d0      	b.n	800b5c8 <_dtoa_r+0x250>
 800b626:	3101      	adds	r1, #1
 800b628:	0052      	lsls	r2, r2, #1
 800b62a:	e7d1      	b.n	800b5d0 <_dtoa_r+0x258>
 800b62c:	f3af 8000 	nop.w
 800b630:	636f4361 	.word	0x636f4361
 800b634:	3fd287a7 	.word	0x3fd287a7
 800b638:	8b60c8b3 	.word	0x8b60c8b3
 800b63c:	3fc68a28 	.word	0x3fc68a28
 800b640:	509f79fb 	.word	0x509f79fb
 800b644:	3fd34413 	.word	0x3fd34413
 800b648:	08012e50 	.word	0x08012e50
 800b64c:	08012e67 	.word	0x08012e67
 800b650:	7ff00000 	.word	0x7ff00000
 800b654:	08012e11 	.word	0x08012e11
 800b658:	3ff80000 	.word	0x3ff80000
 800b65c:	08013160 	.word	0x08013160
 800b660:	08012ebf 	.word	0x08012ebf
 800b664:	08012e4c 	.word	0x08012e4c
 800b668:	08012e10 	.word	0x08012e10
 800b66c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b670:	6018      	str	r0, [r3, #0]
 800b672:	9b03      	ldr	r3, [sp, #12]
 800b674:	2b0e      	cmp	r3, #14
 800b676:	f200 80a1 	bhi.w	800b7bc <_dtoa_r+0x444>
 800b67a:	2c00      	cmp	r4, #0
 800b67c:	f000 809e 	beq.w	800b7bc <_dtoa_r+0x444>
 800b680:	2f00      	cmp	r7, #0
 800b682:	dd33      	ble.n	800b6ec <_dtoa_r+0x374>
 800b684:	4b9c      	ldr	r3, [pc, #624]	@ (800b8f8 <_dtoa_r+0x580>)
 800b686:	f007 020f 	and.w	r2, r7, #15
 800b68a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b68e:	ed93 7b00 	vldr	d7, [r3]
 800b692:	05f8      	lsls	r0, r7, #23
 800b694:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b698:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b69c:	d516      	bpl.n	800b6cc <_dtoa_r+0x354>
 800b69e:	4b97      	ldr	r3, [pc, #604]	@ (800b8fc <_dtoa_r+0x584>)
 800b6a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b6a8:	f7f5 f8d8 	bl	800085c <__aeabi_ddiv>
 800b6ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6b0:	f004 040f 	and.w	r4, r4, #15
 800b6b4:	2603      	movs	r6, #3
 800b6b6:	4d91      	ldr	r5, [pc, #580]	@ (800b8fc <_dtoa_r+0x584>)
 800b6b8:	b954      	cbnz	r4, 800b6d0 <_dtoa_r+0x358>
 800b6ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6c2:	f7f5 f8cb 	bl	800085c <__aeabi_ddiv>
 800b6c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6ca:	e028      	b.n	800b71e <_dtoa_r+0x3a6>
 800b6cc:	2602      	movs	r6, #2
 800b6ce:	e7f2      	b.n	800b6b6 <_dtoa_r+0x33e>
 800b6d0:	07e1      	lsls	r1, r4, #31
 800b6d2:	d508      	bpl.n	800b6e6 <_dtoa_r+0x36e>
 800b6d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6dc:	f7f4 ff94 	bl	8000608 <__aeabi_dmul>
 800b6e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6e4:	3601      	adds	r6, #1
 800b6e6:	1064      	asrs	r4, r4, #1
 800b6e8:	3508      	adds	r5, #8
 800b6ea:	e7e5      	b.n	800b6b8 <_dtoa_r+0x340>
 800b6ec:	f000 80af 	beq.w	800b84e <_dtoa_r+0x4d6>
 800b6f0:	427c      	negs	r4, r7
 800b6f2:	4b81      	ldr	r3, [pc, #516]	@ (800b8f8 <_dtoa_r+0x580>)
 800b6f4:	4d81      	ldr	r5, [pc, #516]	@ (800b8fc <_dtoa_r+0x584>)
 800b6f6:	f004 020f 	and.w	r2, r4, #15
 800b6fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b702:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b706:	f7f4 ff7f 	bl	8000608 <__aeabi_dmul>
 800b70a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b70e:	1124      	asrs	r4, r4, #4
 800b710:	2300      	movs	r3, #0
 800b712:	2602      	movs	r6, #2
 800b714:	2c00      	cmp	r4, #0
 800b716:	f040 808f 	bne.w	800b838 <_dtoa_r+0x4c0>
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d1d3      	bne.n	800b6c6 <_dtoa_r+0x34e>
 800b71e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b720:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b724:	2b00      	cmp	r3, #0
 800b726:	f000 8094 	beq.w	800b852 <_dtoa_r+0x4da>
 800b72a:	4b75      	ldr	r3, [pc, #468]	@ (800b900 <_dtoa_r+0x588>)
 800b72c:	2200      	movs	r2, #0
 800b72e:	4620      	mov	r0, r4
 800b730:	4629      	mov	r1, r5
 800b732:	f7f5 f9db 	bl	8000aec <__aeabi_dcmplt>
 800b736:	2800      	cmp	r0, #0
 800b738:	f000 808b 	beq.w	800b852 <_dtoa_r+0x4da>
 800b73c:	9b03      	ldr	r3, [sp, #12]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f000 8087 	beq.w	800b852 <_dtoa_r+0x4da>
 800b744:	f1bb 0f00 	cmp.w	fp, #0
 800b748:	dd34      	ble.n	800b7b4 <_dtoa_r+0x43c>
 800b74a:	4620      	mov	r0, r4
 800b74c:	4b6d      	ldr	r3, [pc, #436]	@ (800b904 <_dtoa_r+0x58c>)
 800b74e:	2200      	movs	r2, #0
 800b750:	4629      	mov	r1, r5
 800b752:	f7f4 ff59 	bl	8000608 <__aeabi_dmul>
 800b756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b75a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b75e:	3601      	adds	r6, #1
 800b760:	465c      	mov	r4, fp
 800b762:	4630      	mov	r0, r6
 800b764:	f7f4 fee6 	bl	8000534 <__aeabi_i2d>
 800b768:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b76c:	f7f4 ff4c 	bl	8000608 <__aeabi_dmul>
 800b770:	4b65      	ldr	r3, [pc, #404]	@ (800b908 <_dtoa_r+0x590>)
 800b772:	2200      	movs	r2, #0
 800b774:	f7f4 fd92 	bl	800029c <__adddf3>
 800b778:	4605      	mov	r5, r0
 800b77a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b77e:	2c00      	cmp	r4, #0
 800b780:	d16a      	bne.n	800b858 <_dtoa_r+0x4e0>
 800b782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b786:	4b61      	ldr	r3, [pc, #388]	@ (800b90c <_dtoa_r+0x594>)
 800b788:	2200      	movs	r2, #0
 800b78a:	f7f4 fd85 	bl	8000298 <__aeabi_dsub>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b796:	462a      	mov	r2, r5
 800b798:	4633      	mov	r3, r6
 800b79a:	f7f5 f9c5 	bl	8000b28 <__aeabi_dcmpgt>
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	f040 8298 	bne.w	800bcd4 <_dtoa_r+0x95c>
 800b7a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7a8:	462a      	mov	r2, r5
 800b7aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b7ae:	f7f5 f99d 	bl	8000aec <__aeabi_dcmplt>
 800b7b2:	bb38      	cbnz	r0, 800b804 <_dtoa_r+0x48c>
 800b7b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b7b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b7bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	f2c0 8157 	blt.w	800ba72 <_dtoa_r+0x6fa>
 800b7c4:	2f0e      	cmp	r7, #14
 800b7c6:	f300 8154 	bgt.w	800ba72 <_dtoa_r+0x6fa>
 800b7ca:	4b4b      	ldr	r3, [pc, #300]	@ (800b8f8 <_dtoa_r+0x580>)
 800b7cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7d0:	ed93 7b00 	vldr	d7, [r3]
 800b7d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	ed8d 7b00 	vstr	d7, [sp]
 800b7dc:	f280 80e5 	bge.w	800b9aa <_dtoa_r+0x632>
 800b7e0:	9b03      	ldr	r3, [sp, #12]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	f300 80e1 	bgt.w	800b9aa <_dtoa_r+0x632>
 800b7e8:	d10c      	bne.n	800b804 <_dtoa_r+0x48c>
 800b7ea:	4b48      	ldr	r3, [pc, #288]	@ (800b90c <_dtoa_r+0x594>)
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	ec51 0b17 	vmov	r0, r1, d7
 800b7f2:	f7f4 ff09 	bl	8000608 <__aeabi_dmul>
 800b7f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7fa:	f7f5 f98b 	bl	8000b14 <__aeabi_dcmpge>
 800b7fe:	2800      	cmp	r0, #0
 800b800:	f000 8266 	beq.w	800bcd0 <_dtoa_r+0x958>
 800b804:	2400      	movs	r4, #0
 800b806:	4625      	mov	r5, r4
 800b808:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b80a:	4656      	mov	r6, sl
 800b80c:	ea6f 0803 	mvn.w	r8, r3
 800b810:	2700      	movs	r7, #0
 800b812:	4621      	mov	r1, r4
 800b814:	4648      	mov	r0, r9
 800b816:	f001 fa0d 	bl	800cc34 <_Bfree>
 800b81a:	2d00      	cmp	r5, #0
 800b81c:	f000 80bd 	beq.w	800b99a <_dtoa_r+0x622>
 800b820:	b12f      	cbz	r7, 800b82e <_dtoa_r+0x4b6>
 800b822:	42af      	cmp	r7, r5
 800b824:	d003      	beq.n	800b82e <_dtoa_r+0x4b6>
 800b826:	4639      	mov	r1, r7
 800b828:	4648      	mov	r0, r9
 800b82a:	f001 fa03 	bl	800cc34 <_Bfree>
 800b82e:	4629      	mov	r1, r5
 800b830:	4648      	mov	r0, r9
 800b832:	f001 f9ff 	bl	800cc34 <_Bfree>
 800b836:	e0b0      	b.n	800b99a <_dtoa_r+0x622>
 800b838:	07e2      	lsls	r2, r4, #31
 800b83a:	d505      	bpl.n	800b848 <_dtoa_r+0x4d0>
 800b83c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b840:	f7f4 fee2 	bl	8000608 <__aeabi_dmul>
 800b844:	3601      	adds	r6, #1
 800b846:	2301      	movs	r3, #1
 800b848:	1064      	asrs	r4, r4, #1
 800b84a:	3508      	adds	r5, #8
 800b84c:	e762      	b.n	800b714 <_dtoa_r+0x39c>
 800b84e:	2602      	movs	r6, #2
 800b850:	e765      	b.n	800b71e <_dtoa_r+0x3a6>
 800b852:	9c03      	ldr	r4, [sp, #12]
 800b854:	46b8      	mov	r8, r7
 800b856:	e784      	b.n	800b762 <_dtoa_r+0x3ea>
 800b858:	4b27      	ldr	r3, [pc, #156]	@ (800b8f8 <_dtoa_r+0x580>)
 800b85a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b85c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b864:	4454      	add	r4, sl
 800b866:	2900      	cmp	r1, #0
 800b868:	d054      	beq.n	800b914 <_dtoa_r+0x59c>
 800b86a:	4929      	ldr	r1, [pc, #164]	@ (800b910 <_dtoa_r+0x598>)
 800b86c:	2000      	movs	r0, #0
 800b86e:	f7f4 fff5 	bl	800085c <__aeabi_ddiv>
 800b872:	4633      	mov	r3, r6
 800b874:	462a      	mov	r2, r5
 800b876:	f7f4 fd0f 	bl	8000298 <__aeabi_dsub>
 800b87a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b87e:	4656      	mov	r6, sl
 800b880:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b884:	f7f5 f970 	bl	8000b68 <__aeabi_d2iz>
 800b888:	4605      	mov	r5, r0
 800b88a:	f7f4 fe53 	bl	8000534 <__aeabi_i2d>
 800b88e:	4602      	mov	r2, r0
 800b890:	460b      	mov	r3, r1
 800b892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b896:	f7f4 fcff 	bl	8000298 <__aeabi_dsub>
 800b89a:	3530      	adds	r5, #48	@ 0x30
 800b89c:	4602      	mov	r2, r0
 800b89e:	460b      	mov	r3, r1
 800b8a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b8a4:	f806 5b01 	strb.w	r5, [r6], #1
 800b8a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8ac:	f7f5 f91e 	bl	8000aec <__aeabi_dcmplt>
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d172      	bne.n	800b99a <_dtoa_r+0x622>
 800b8b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8b8:	4911      	ldr	r1, [pc, #68]	@ (800b900 <_dtoa_r+0x588>)
 800b8ba:	2000      	movs	r0, #0
 800b8bc:	f7f4 fcec 	bl	8000298 <__aeabi_dsub>
 800b8c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8c4:	f7f5 f912 	bl	8000aec <__aeabi_dcmplt>
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	f040 80b4 	bne.w	800ba36 <_dtoa_r+0x6be>
 800b8ce:	42a6      	cmp	r6, r4
 800b8d0:	f43f af70 	beq.w	800b7b4 <_dtoa_r+0x43c>
 800b8d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8d8:	4b0a      	ldr	r3, [pc, #40]	@ (800b904 <_dtoa_r+0x58c>)
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f7f4 fe94 	bl	8000608 <__aeabi_dmul>
 800b8e0:	4b08      	ldr	r3, [pc, #32]	@ (800b904 <_dtoa_r+0x58c>)
 800b8e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8ec:	f7f4 fe8c 	bl	8000608 <__aeabi_dmul>
 800b8f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8f4:	e7c4      	b.n	800b880 <_dtoa_r+0x508>
 800b8f6:	bf00      	nop
 800b8f8:	08013160 	.word	0x08013160
 800b8fc:	08013138 	.word	0x08013138
 800b900:	3ff00000 	.word	0x3ff00000
 800b904:	40240000 	.word	0x40240000
 800b908:	401c0000 	.word	0x401c0000
 800b90c:	40140000 	.word	0x40140000
 800b910:	3fe00000 	.word	0x3fe00000
 800b914:	4631      	mov	r1, r6
 800b916:	4628      	mov	r0, r5
 800b918:	f7f4 fe76 	bl	8000608 <__aeabi_dmul>
 800b91c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b920:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b922:	4656      	mov	r6, sl
 800b924:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b928:	f7f5 f91e 	bl	8000b68 <__aeabi_d2iz>
 800b92c:	4605      	mov	r5, r0
 800b92e:	f7f4 fe01 	bl	8000534 <__aeabi_i2d>
 800b932:	4602      	mov	r2, r0
 800b934:	460b      	mov	r3, r1
 800b936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b93a:	f7f4 fcad 	bl	8000298 <__aeabi_dsub>
 800b93e:	3530      	adds	r5, #48	@ 0x30
 800b940:	f806 5b01 	strb.w	r5, [r6], #1
 800b944:	4602      	mov	r2, r0
 800b946:	460b      	mov	r3, r1
 800b948:	42a6      	cmp	r6, r4
 800b94a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b94e:	f04f 0200 	mov.w	r2, #0
 800b952:	d124      	bne.n	800b99e <_dtoa_r+0x626>
 800b954:	4baf      	ldr	r3, [pc, #700]	@ (800bc14 <_dtoa_r+0x89c>)
 800b956:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b95a:	f7f4 fc9f 	bl	800029c <__adddf3>
 800b95e:	4602      	mov	r2, r0
 800b960:	460b      	mov	r3, r1
 800b962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b966:	f7f5 f8df 	bl	8000b28 <__aeabi_dcmpgt>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d163      	bne.n	800ba36 <_dtoa_r+0x6be>
 800b96e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b972:	49a8      	ldr	r1, [pc, #672]	@ (800bc14 <_dtoa_r+0x89c>)
 800b974:	2000      	movs	r0, #0
 800b976:	f7f4 fc8f 	bl	8000298 <__aeabi_dsub>
 800b97a:	4602      	mov	r2, r0
 800b97c:	460b      	mov	r3, r1
 800b97e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b982:	f7f5 f8b3 	bl	8000aec <__aeabi_dcmplt>
 800b986:	2800      	cmp	r0, #0
 800b988:	f43f af14 	beq.w	800b7b4 <_dtoa_r+0x43c>
 800b98c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b98e:	1e73      	subs	r3, r6, #1
 800b990:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b992:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b996:	2b30      	cmp	r3, #48	@ 0x30
 800b998:	d0f8      	beq.n	800b98c <_dtoa_r+0x614>
 800b99a:	4647      	mov	r7, r8
 800b99c:	e03b      	b.n	800ba16 <_dtoa_r+0x69e>
 800b99e:	4b9e      	ldr	r3, [pc, #632]	@ (800bc18 <_dtoa_r+0x8a0>)
 800b9a0:	f7f4 fe32 	bl	8000608 <__aeabi_dmul>
 800b9a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9a8:	e7bc      	b.n	800b924 <_dtoa_r+0x5ac>
 800b9aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b9ae:	4656      	mov	r6, sl
 800b9b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9b4:	4620      	mov	r0, r4
 800b9b6:	4629      	mov	r1, r5
 800b9b8:	f7f4 ff50 	bl	800085c <__aeabi_ddiv>
 800b9bc:	f7f5 f8d4 	bl	8000b68 <__aeabi_d2iz>
 800b9c0:	4680      	mov	r8, r0
 800b9c2:	f7f4 fdb7 	bl	8000534 <__aeabi_i2d>
 800b9c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9ca:	f7f4 fe1d 	bl	8000608 <__aeabi_dmul>
 800b9ce:	4602      	mov	r2, r0
 800b9d0:	460b      	mov	r3, r1
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b9da:	f7f4 fc5d 	bl	8000298 <__aeabi_dsub>
 800b9de:	f806 4b01 	strb.w	r4, [r6], #1
 800b9e2:	9d03      	ldr	r5, [sp, #12]
 800b9e4:	eba6 040a 	sub.w	r4, r6, sl
 800b9e8:	42a5      	cmp	r5, r4
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	d133      	bne.n	800ba58 <_dtoa_r+0x6e0>
 800b9f0:	f7f4 fc54 	bl	800029c <__adddf3>
 800b9f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9f8:	4604      	mov	r4, r0
 800b9fa:	460d      	mov	r5, r1
 800b9fc:	f7f5 f894 	bl	8000b28 <__aeabi_dcmpgt>
 800ba00:	b9c0      	cbnz	r0, 800ba34 <_dtoa_r+0x6bc>
 800ba02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba06:	4620      	mov	r0, r4
 800ba08:	4629      	mov	r1, r5
 800ba0a:	f7f5 f865 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba0e:	b110      	cbz	r0, 800ba16 <_dtoa_r+0x69e>
 800ba10:	f018 0f01 	tst.w	r8, #1
 800ba14:	d10e      	bne.n	800ba34 <_dtoa_r+0x6bc>
 800ba16:	9902      	ldr	r1, [sp, #8]
 800ba18:	4648      	mov	r0, r9
 800ba1a:	f001 f90b 	bl	800cc34 <_Bfree>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	7033      	strb	r3, [r6, #0]
 800ba22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba24:	3701      	adds	r7, #1
 800ba26:	601f      	str	r7, [r3, #0]
 800ba28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f000 824b 	beq.w	800bec6 <_dtoa_r+0xb4e>
 800ba30:	601e      	str	r6, [r3, #0]
 800ba32:	e248      	b.n	800bec6 <_dtoa_r+0xb4e>
 800ba34:	46b8      	mov	r8, r7
 800ba36:	4633      	mov	r3, r6
 800ba38:	461e      	mov	r6, r3
 800ba3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba3e:	2a39      	cmp	r2, #57	@ 0x39
 800ba40:	d106      	bne.n	800ba50 <_dtoa_r+0x6d8>
 800ba42:	459a      	cmp	sl, r3
 800ba44:	d1f8      	bne.n	800ba38 <_dtoa_r+0x6c0>
 800ba46:	2230      	movs	r2, #48	@ 0x30
 800ba48:	f108 0801 	add.w	r8, r8, #1
 800ba4c:	f88a 2000 	strb.w	r2, [sl]
 800ba50:	781a      	ldrb	r2, [r3, #0]
 800ba52:	3201      	adds	r2, #1
 800ba54:	701a      	strb	r2, [r3, #0]
 800ba56:	e7a0      	b.n	800b99a <_dtoa_r+0x622>
 800ba58:	4b6f      	ldr	r3, [pc, #444]	@ (800bc18 <_dtoa_r+0x8a0>)
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	f7f4 fdd4 	bl	8000608 <__aeabi_dmul>
 800ba60:	2200      	movs	r2, #0
 800ba62:	2300      	movs	r3, #0
 800ba64:	4604      	mov	r4, r0
 800ba66:	460d      	mov	r5, r1
 800ba68:	f7f5 f836 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	d09f      	beq.n	800b9b0 <_dtoa_r+0x638>
 800ba70:	e7d1      	b.n	800ba16 <_dtoa_r+0x69e>
 800ba72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba74:	2a00      	cmp	r2, #0
 800ba76:	f000 80ea 	beq.w	800bc4e <_dtoa_r+0x8d6>
 800ba7a:	9a07      	ldr	r2, [sp, #28]
 800ba7c:	2a01      	cmp	r2, #1
 800ba7e:	f300 80cd 	bgt.w	800bc1c <_dtoa_r+0x8a4>
 800ba82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba84:	2a00      	cmp	r2, #0
 800ba86:	f000 80c1 	beq.w	800bc0c <_dtoa_r+0x894>
 800ba8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba8e:	9c08      	ldr	r4, [sp, #32]
 800ba90:	9e00      	ldr	r6, [sp, #0]
 800ba92:	9a00      	ldr	r2, [sp, #0]
 800ba94:	441a      	add	r2, r3
 800ba96:	9200      	str	r2, [sp, #0]
 800ba98:	9a06      	ldr	r2, [sp, #24]
 800ba9a:	2101      	movs	r1, #1
 800ba9c:	441a      	add	r2, r3
 800ba9e:	4648      	mov	r0, r9
 800baa0:	9206      	str	r2, [sp, #24]
 800baa2:	f001 f9c5 	bl	800ce30 <__i2b>
 800baa6:	4605      	mov	r5, r0
 800baa8:	b166      	cbz	r6, 800bac4 <_dtoa_r+0x74c>
 800baaa:	9b06      	ldr	r3, [sp, #24]
 800baac:	2b00      	cmp	r3, #0
 800baae:	dd09      	ble.n	800bac4 <_dtoa_r+0x74c>
 800bab0:	42b3      	cmp	r3, r6
 800bab2:	9a00      	ldr	r2, [sp, #0]
 800bab4:	bfa8      	it	ge
 800bab6:	4633      	movge	r3, r6
 800bab8:	1ad2      	subs	r2, r2, r3
 800baba:	9200      	str	r2, [sp, #0]
 800babc:	9a06      	ldr	r2, [sp, #24]
 800babe:	1af6      	subs	r6, r6, r3
 800bac0:	1ad3      	subs	r3, r2, r3
 800bac2:	9306      	str	r3, [sp, #24]
 800bac4:	9b08      	ldr	r3, [sp, #32]
 800bac6:	b30b      	cbz	r3, 800bb0c <_dtoa_r+0x794>
 800bac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baca:	2b00      	cmp	r3, #0
 800bacc:	f000 80c6 	beq.w	800bc5c <_dtoa_r+0x8e4>
 800bad0:	2c00      	cmp	r4, #0
 800bad2:	f000 80c0 	beq.w	800bc56 <_dtoa_r+0x8de>
 800bad6:	4629      	mov	r1, r5
 800bad8:	4622      	mov	r2, r4
 800bada:	4648      	mov	r0, r9
 800badc:	f001 fa60 	bl	800cfa0 <__pow5mult>
 800bae0:	9a02      	ldr	r2, [sp, #8]
 800bae2:	4601      	mov	r1, r0
 800bae4:	4605      	mov	r5, r0
 800bae6:	4648      	mov	r0, r9
 800bae8:	f001 f9b8 	bl	800ce5c <__multiply>
 800baec:	9902      	ldr	r1, [sp, #8]
 800baee:	4680      	mov	r8, r0
 800baf0:	4648      	mov	r0, r9
 800baf2:	f001 f89f 	bl	800cc34 <_Bfree>
 800baf6:	9b08      	ldr	r3, [sp, #32]
 800baf8:	1b1b      	subs	r3, r3, r4
 800bafa:	9308      	str	r3, [sp, #32]
 800bafc:	f000 80b1 	beq.w	800bc62 <_dtoa_r+0x8ea>
 800bb00:	9a08      	ldr	r2, [sp, #32]
 800bb02:	4641      	mov	r1, r8
 800bb04:	4648      	mov	r0, r9
 800bb06:	f001 fa4b 	bl	800cfa0 <__pow5mult>
 800bb0a:	9002      	str	r0, [sp, #8]
 800bb0c:	2101      	movs	r1, #1
 800bb0e:	4648      	mov	r0, r9
 800bb10:	f001 f98e 	bl	800ce30 <__i2b>
 800bb14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb16:	4604      	mov	r4, r0
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	f000 81d8 	beq.w	800bece <_dtoa_r+0xb56>
 800bb1e:	461a      	mov	r2, r3
 800bb20:	4601      	mov	r1, r0
 800bb22:	4648      	mov	r0, r9
 800bb24:	f001 fa3c 	bl	800cfa0 <__pow5mult>
 800bb28:	9b07      	ldr	r3, [sp, #28]
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	f300 809f 	bgt.w	800bc70 <_dtoa_r+0x8f8>
 800bb32:	9b04      	ldr	r3, [sp, #16]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	f040 8097 	bne.w	800bc68 <_dtoa_r+0x8f0>
 800bb3a:	9b05      	ldr	r3, [sp, #20]
 800bb3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	f040 8093 	bne.w	800bc6c <_dtoa_r+0x8f4>
 800bb46:	9b05      	ldr	r3, [sp, #20]
 800bb48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb4c:	0d1b      	lsrs	r3, r3, #20
 800bb4e:	051b      	lsls	r3, r3, #20
 800bb50:	b133      	cbz	r3, 800bb60 <_dtoa_r+0x7e8>
 800bb52:	9b00      	ldr	r3, [sp, #0]
 800bb54:	3301      	adds	r3, #1
 800bb56:	9300      	str	r3, [sp, #0]
 800bb58:	9b06      	ldr	r3, [sp, #24]
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	9306      	str	r3, [sp, #24]
 800bb5e:	2301      	movs	r3, #1
 800bb60:	9308      	str	r3, [sp, #32]
 800bb62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	f000 81b8 	beq.w	800beda <_dtoa_r+0xb62>
 800bb6a:	6923      	ldr	r3, [r4, #16]
 800bb6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb70:	6918      	ldr	r0, [r3, #16]
 800bb72:	f001 f911 	bl	800cd98 <__hi0bits>
 800bb76:	f1c0 0020 	rsb	r0, r0, #32
 800bb7a:	9b06      	ldr	r3, [sp, #24]
 800bb7c:	4418      	add	r0, r3
 800bb7e:	f010 001f 	ands.w	r0, r0, #31
 800bb82:	f000 8082 	beq.w	800bc8a <_dtoa_r+0x912>
 800bb86:	f1c0 0320 	rsb	r3, r0, #32
 800bb8a:	2b04      	cmp	r3, #4
 800bb8c:	dd73      	ble.n	800bc76 <_dtoa_r+0x8fe>
 800bb8e:	9b00      	ldr	r3, [sp, #0]
 800bb90:	f1c0 001c 	rsb	r0, r0, #28
 800bb94:	4403      	add	r3, r0
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	9b06      	ldr	r3, [sp, #24]
 800bb9a:	4403      	add	r3, r0
 800bb9c:	4406      	add	r6, r0
 800bb9e:	9306      	str	r3, [sp, #24]
 800bba0:	9b00      	ldr	r3, [sp, #0]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	dd05      	ble.n	800bbb2 <_dtoa_r+0x83a>
 800bba6:	9902      	ldr	r1, [sp, #8]
 800bba8:	461a      	mov	r2, r3
 800bbaa:	4648      	mov	r0, r9
 800bbac:	f001 fa52 	bl	800d054 <__lshift>
 800bbb0:	9002      	str	r0, [sp, #8]
 800bbb2:	9b06      	ldr	r3, [sp, #24]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	dd05      	ble.n	800bbc4 <_dtoa_r+0x84c>
 800bbb8:	4621      	mov	r1, r4
 800bbba:	461a      	mov	r2, r3
 800bbbc:	4648      	mov	r0, r9
 800bbbe:	f001 fa49 	bl	800d054 <__lshift>
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d061      	beq.n	800bc8e <_dtoa_r+0x916>
 800bbca:	9802      	ldr	r0, [sp, #8]
 800bbcc:	4621      	mov	r1, r4
 800bbce:	f001 faad 	bl	800d12c <__mcmp>
 800bbd2:	2800      	cmp	r0, #0
 800bbd4:	da5b      	bge.n	800bc8e <_dtoa_r+0x916>
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	9902      	ldr	r1, [sp, #8]
 800bbda:	220a      	movs	r2, #10
 800bbdc:	4648      	mov	r0, r9
 800bbde:	f001 f84b 	bl	800cc78 <__multadd>
 800bbe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbe4:	9002      	str	r0, [sp, #8]
 800bbe6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f000 8177 	beq.w	800bede <_dtoa_r+0xb66>
 800bbf0:	4629      	mov	r1, r5
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	220a      	movs	r2, #10
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	f001 f83e 	bl	800cc78 <__multadd>
 800bbfc:	f1bb 0f00 	cmp.w	fp, #0
 800bc00:	4605      	mov	r5, r0
 800bc02:	dc6f      	bgt.n	800bce4 <_dtoa_r+0x96c>
 800bc04:	9b07      	ldr	r3, [sp, #28]
 800bc06:	2b02      	cmp	r3, #2
 800bc08:	dc49      	bgt.n	800bc9e <_dtoa_r+0x926>
 800bc0a:	e06b      	b.n	800bce4 <_dtoa_r+0x96c>
 800bc0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bc12:	e73c      	b.n	800ba8e <_dtoa_r+0x716>
 800bc14:	3fe00000 	.word	0x3fe00000
 800bc18:	40240000 	.word	0x40240000
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	1e5c      	subs	r4, r3, #1
 800bc20:	9b08      	ldr	r3, [sp, #32]
 800bc22:	42a3      	cmp	r3, r4
 800bc24:	db09      	blt.n	800bc3a <_dtoa_r+0x8c2>
 800bc26:	1b1c      	subs	r4, r3, r4
 800bc28:	9b03      	ldr	r3, [sp, #12]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	f6bf af30 	bge.w	800ba90 <_dtoa_r+0x718>
 800bc30:	9b00      	ldr	r3, [sp, #0]
 800bc32:	9a03      	ldr	r2, [sp, #12]
 800bc34:	1a9e      	subs	r6, r3, r2
 800bc36:	2300      	movs	r3, #0
 800bc38:	e72b      	b.n	800ba92 <_dtoa_r+0x71a>
 800bc3a:	9b08      	ldr	r3, [sp, #32]
 800bc3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc3e:	9408      	str	r4, [sp, #32]
 800bc40:	1ae3      	subs	r3, r4, r3
 800bc42:	441a      	add	r2, r3
 800bc44:	9e00      	ldr	r6, [sp, #0]
 800bc46:	9b03      	ldr	r3, [sp, #12]
 800bc48:	920d      	str	r2, [sp, #52]	@ 0x34
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	e721      	b.n	800ba92 <_dtoa_r+0x71a>
 800bc4e:	9c08      	ldr	r4, [sp, #32]
 800bc50:	9e00      	ldr	r6, [sp, #0]
 800bc52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bc54:	e728      	b.n	800baa8 <_dtoa_r+0x730>
 800bc56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bc5a:	e751      	b.n	800bb00 <_dtoa_r+0x788>
 800bc5c:	9a08      	ldr	r2, [sp, #32]
 800bc5e:	9902      	ldr	r1, [sp, #8]
 800bc60:	e750      	b.n	800bb04 <_dtoa_r+0x78c>
 800bc62:	f8cd 8008 	str.w	r8, [sp, #8]
 800bc66:	e751      	b.n	800bb0c <_dtoa_r+0x794>
 800bc68:	2300      	movs	r3, #0
 800bc6a:	e779      	b.n	800bb60 <_dtoa_r+0x7e8>
 800bc6c:	9b04      	ldr	r3, [sp, #16]
 800bc6e:	e777      	b.n	800bb60 <_dtoa_r+0x7e8>
 800bc70:	2300      	movs	r3, #0
 800bc72:	9308      	str	r3, [sp, #32]
 800bc74:	e779      	b.n	800bb6a <_dtoa_r+0x7f2>
 800bc76:	d093      	beq.n	800bba0 <_dtoa_r+0x828>
 800bc78:	9a00      	ldr	r2, [sp, #0]
 800bc7a:	331c      	adds	r3, #28
 800bc7c:	441a      	add	r2, r3
 800bc7e:	9200      	str	r2, [sp, #0]
 800bc80:	9a06      	ldr	r2, [sp, #24]
 800bc82:	441a      	add	r2, r3
 800bc84:	441e      	add	r6, r3
 800bc86:	9206      	str	r2, [sp, #24]
 800bc88:	e78a      	b.n	800bba0 <_dtoa_r+0x828>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	e7f4      	b.n	800bc78 <_dtoa_r+0x900>
 800bc8e:	9b03      	ldr	r3, [sp, #12]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	46b8      	mov	r8, r7
 800bc94:	dc20      	bgt.n	800bcd8 <_dtoa_r+0x960>
 800bc96:	469b      	mov	fp, r3
 800bc98:	9b07      	ldr	r3, [sp, #28]
 800bc9a:	2b02      	cmp	r3, #2
 800bc9c:	dd1e      	ble.n	800bcdc <_dtoa_r+0x964>
 800bc9e:	f1bb 0f00 	cmp.w	fp, #0
 800bca2:	f47f adb1 	bne.w	800b808 <_dtoa_r+0x490>
 800bca6:	4621      	mov	r1, r4
 800bca8:	465b      	mov	r3, fp
 800bcaa:	2205      	movs	r2, #5
 800bcac:	4648      	mov	r0, r9
 800bcae:	f000 ffe3 	bl	800cc78 <__multadd>
 800bcb2:	4601      	mov	r1, r0
 800bcb4:	4604      	mov	r4, r0
 800bcb6:	9802      	ldr	r0, [sp, #8]
 800bcb8:	f001 fa38 	bl	800d12c <__mcmp>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	f77f ada3 	ble.w	800b808 <_dtoa_r+0x490>
 800bcc2:	4656      	mov	r6, sl
 800bcc4:	2331      	movs	r3, #49	@ 0x31
 800bcc6:	f806 3b01 	strb.w	r3, [r6], #1
 800bcca:	f108 0801 	add.w	r8, r8, #1
 800bcce:	e59f      	b.n	800b810 <_dtoa_r+0x498>
 800bcd0:	9c03      	ldr	r4, [sp, #12]
 800bcd2:	46b8      	mov	r8, r7
 800bcd4:	4625      	mov	r5, r4
 800bcd6:	e7f4      	b.n	800bcc2 <_dtoa_r+0x94a>
 800bcd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	f000 8101 	beq.w	800bee6 <_dtoa_r+0xb6e>
 800bce4:	2e00      	cmp	r6, #0
 800bce6:	dd05      	ble.n	800bcf4 <_dtoa_r+0x97c>
 800bce8:	4629      	mov	r1, r5
 800bcea:	4632      	mov	r2, r6
 800bcec:	4648      	mov	r0, r9
 800bcee:	f001 f9b1 	bl	800d054 <__lshift>
 800bcf2:	4605      	mov	r5, r0
 800bcf4:	9b08      	ldr	r3, [sp, #32]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d05c      	beq.n	800bdb4 <_dtoa_r+0xa3c>
 800bcfa:	6869      	ldr	r1, [r5, #4]
 800bcfc:	4648      	mov	r0, r9
 800bcfe:	f000 ff59 	bl	800cbb4 <_Balloc>
 800bd02:	4606      	mov	r6, r0
 800bd04:	b928      	cbnz	r0, 800bd12 <_dtoa_r+0x99a>
 800bd06:	4b82      	ldr	r3, [pc, #520]	@ (800bf10 <_dtoa_r+0xb98>)
 800bd08:	4602      	mov	r2, r0
 800bd0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bd0e:	f7ff bb4a 	b.w	800b3a6 <_dtoa_r+0x2e>
 800bd12:	692a      	ldr	r2, [r5, #16]
 800bd14:	3202      	adds	r2, #2
 800bd16:	0092      	lsls	r2, r2, #2
 800bd18:	f105 010c 	add.w	r1, r5, #12
 800bd1c:	300c      	adds	r0, #12
 800bd1e:	f7ff fa83 	bl	800b228 <memcpy>
 800bd22:	2201      	movs	r2, #1
 800bd24:	4631      	mov	r1, r6
 800bd26:	4648      	mov	r0, r9
 800bd28:	f001 f994 	bl	800d054 <__lshift>
 800bd2c:	f10a 0301 	add.w	r3, sl, #1
 800bd30:	9300      	str	r3, [sp, #0]
 800bd32:	eb0a 030b 	add.w	r3, sl, fp
 800bd36:	9308      	str	r3, [sp, #32]
 800bd38:	9b04      	ldr	r3, [sp, #16]
 800bd3a:	f003 0301 	and.w	r3, r3, #1
 800bd3e:	462f      	mov	r7, r5
 800bd40:	9306      	str	r3, [sp, #24]
 800bd42:	4605      	mov	r5, r0
 800bd44:	9b00      	ldr	r3, [sp, #0]
 800bd46:	9802      	ldr	r0, [sp, #8]
 800bd48:	4621      	mov	r1, r4
 800bd4a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bd4e:	f7ff fa89 	bl	800b264 <quorem>
 800bd52:	4603      	mov	r3, r0
 800bd54:	3330      	adds	r3, #48	@ 0x30
 800bd56:	9003      	str	r0, [sp, #12]
 800bd58:	4639      	mov	r1, r7
 800bd5a:	9802      	ldr	r0, [sp, #8]
 800bd5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd5e:	f001 f9e5 	bl	800d12c <__mcmp>
 800bd62:	462a      	mov	r2, r5
 800bd64:	9004      	str	r0, [sp, #16]
 800bd66:	4621      	mov	r1, r4
 800bd68:	4648      	mov	r0, r9
 800bd6a:	f001 f9fb 	bl	800d164 <__mdiff>
 800bd6e:	68c2      	ldr	r2, [r0, #12]
 800bd70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd72:	4606      	mov	r6, r0
 800bd74:	bb02      	cbnz	r2, 800bdb8 <_dtoa_r+0xa40>
 800bd76:	4601      	mov	r1, r0
 800bd78:	9802      	ldr	r0, [sp, #8]
 800bd7a:	f001 f9d7 	bl	800d12c <__mcmp>
 800bd7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd80:	4602      	mov	r2, r0
 800bd82:	4631      	mov	r1, r6
 800bd84:	4648      	mov	r0, r9
 800bd86:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd88:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd8a:	f000 ff53 	bl	800cc34 <_Bfree>
 800bd8e:	9b07      	ldr	r3, [sp, #28]
 800bd90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bd92:	9e00      	ldr	r6, [sp, #0]
 800bd94:	ea42 0103 	orr.w	r1, r2, r3
 800bd98:	9b06      	ldr	r3, [sp, #24]
 800bd9a:	4319      	orrs	r1, r3
 800bd9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd9e:	d10d      	bne.n	800bdbc <_dtoa_r+0xa44>
 800bda0:	2b39      	cmp	r3, #57	@ 0x39
 800bda2:	d027      	beq.n	800bdf4 <_dtoa_r+0xa7c>
 800bda4:	9a04      	ldr	r2, [sp, #16]
 800bda6:	2a00      	cmp	r2, #0
 800bda8:	dd01      	ble.n	800bdae <_dtoa_r+0xa36>
 800bdaa:	9b03      	ldr	r3, [sp, #12]
 800bdac:	3331      	adds	r3, #49	@ 0x31
 800bdae:	f88b 3000 	strb.w	r3, [fp]
 800bdb2:	e52e      	b.n	800b812 <_dtoa_r+0x49a>
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	e7b9      	b.n	800bd2c <_dtoa_r+0x9b4>
 800bdb8:	2201      	movs	r2, #1
 800bdba:	e7e2      	b.n	800bd82 <_dtoa_r+0xa0a>
 800bdbc:	9904      	ldr	r1, [sp, #16]
 800bdbe:	2900      	cmp	r1, #0
 800bdc0:	db04      	blt.n	800bdcc <_dtoa_r+0xa54>
 800bdc2:	9807      	ldr	r0, [sp, #28]
 800bdc4:	4301      	orrs	r1, r0
 800bdc6:	9806      	ldr	r0, [sp, #24]
 800bdc8:	4301      	orrs	r1, r0
 800bdca:	d120      	bne.n	800be0e <_dtoa_r+0xa96>
 800bdcc:	2a00      	cmp	r2, #0
 800bdce:	ddee      	ble.n	800bdae <_dtoa_r+0xa36>
 800bdd0:	9902      	ldr	r1, [sp, #8]
 800bdd2:	9300      	str	r3, [sp, #0]
 800bdd4:	2201      	movs	r2, #1
 800bdd6:	4648      	mov	r0, r9
 800bdd8:	f001 f93c 	bl	800d054 <__lshift>
 800bddc:	4621      	mov	r1, r4
 800bdde:	9002      	str	r0, [sp, #8]
 800bde0:	f001 f9a4 	bl	800d12c <__mcmp>
 800bde4:	2800      	cmp	r0, #0
 800bde6:	9b00      	ldr	r3, [sp, #0]
 800bde8:	dc02      	bgt.n	800bdf0 <_dtoa_r+0xa78>
 800bdea:	d1e0      	bne.n	800bdae <_dtoa_r+0xa36>
 800bdec:	07da      	lsls	r2, r3, #31
 800bdee:	d5de      	bpl.n	800bdae <_dtoa_r+0xa36>
 800bdf0:	2b39      	cmp	r3, #57	@ 0x39
 800bdf2:	d1da      	bne.n	800bdaa <_dtoa_r+0xa32>
 800bdf4:	2339      	movs	r3, #57	@ 0x39
 800bdf6:	f88b 3000 	strb.w	r3, [fp]
 800bdfa:	4633      	mov	r3, r6
 800bdfc:	461e      	mov	r6, r3
 800bdfe:	3b01      	subs	r3, #1
 800be00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800be04:	2a39      	cmp	r2, #57	@ 0x39
 800be06:	d04e      	beq.n	800bea6 <_dtoa_r+0xb2e>
 800be08:	3201      	adds	r2, #1
 800be0a:	701a      	strb	r2, [r3, #0]
 800be0c:	e501      	b.n	800b812 <_dtoa_r+0x49a>
 800be0e:	2a00      	cmp	r2, #0
 800be10:	dd03      	ble.n	800be1a <_dtoa_r+0xaa2>
 800be12:	2b39      	cmp	r3, #57	@ 0x39
 800be14:	d0ee      	beq.n	800bdf4 <_dtoa_r+0xa7c>
 800be16:	3301      	adds	r3, #1
 800be18:	e7c9      	b.n	800bdae <_dtoa_r+0xa36>
 800be1a:	9a00      	ldr	r2, [sp, #0]
 800be1c:	9908      	ldr	r1, [sp, #32]
 800be1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800be22:	428a      	cmp	r2, r1
 800be24:	d028      	beq.n	800be78 <_dtoa_r+0xb00>
 800be26:	9902      	ldr	r1, [sp, #8]
 800be28:	2300      	movs	r3, #0
 800be2a:	220a      	movs	r2, #10
 800be2c:	4648      	mov	r0, r9
 800be2e:	f000 ff23 	bl	800cc78 <__multadd>
 800be32:	42af      	cmp	r7, r5
 800be34:	9002      	str	r0, [sp, #8]
 800be36:	f04f 0300 	mov.w	r3, #0
 800be3a:	f04f 020a 	mov.w	r2, #10
 800be3e:	4639      	mov	r1, r7
 800be40:	4648      	mov	r0, r9
 800be42:	d107      	bne.n	800be54 <_dtoa_r+0xadc>
 800be44:	f000 ff18 	bl	800cc78 <__multadd>
 800be48:	4607      	mov	r7, r0
 800be4a:	4605      	mov	r5, r0
 800be4c:	9b00      	ldr	r3, [sp, #0]
 800be4e:	3301      	adds	r3, #1
 800be50:	9300      	str	r3, [sp, #0]
 800be52:	e777      	b.n	800bd44 <_dtoa_r+0x9cc>
 800be54:	f000 ff10 	bl	800cc78 <__multadd>
 800be58:	4629      	mov	r1, r5
 800be5a:	4607      	mov	r7, r0
 800be5c:	2300      	movs	r3, #0
 800be5e:	220a      	movs	r2, #10
 800be60:	4648      	mov	r0, r9
 800be62:	f000 ff09 	bl	800cc78 <__multadd>
 800be66:	4605      	mov	r5, r0
 800be68:	e7f0      	b.n	800be4c <_dtoa_r+0xad4>
 800be6a:	f1bb 0f00 	cmp.w	fp, #0
 800be6e:	bfcc      	ite	gt
 800be70:	465e      	movgt	r6, fp
 800be72:	2601      	movle	r6, #1
 800be74:	4456      	add	r6, sl
 800be76:	2700      	movs	r7, #0
 800be78:	9902      	ldr	r1, [sp, #8]
 800be7a:	9300      	str	r3, [sp, #0]
 800be7c:	2201      	movs	r2, #1
 800be7e:	4648      	mov	r0, r9
 800be80:	f001 f8e8 	bl	800d054 <__lshift>
 800be84:	4621      	mov	r1, r4
 800be86:	9002      	str	r0, [sp, #8]
 800be88:	f001 f950 	bl	800d12c <__mcmp>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	dcb4      	bgt.n	800bdfa <_dtoa_r+0xa82>
 800be90:	d102      	bne.n	800be98 <_dtoa_r+0xb20>
 800be92:	9b00      	ldr	r3, [sp, #0]
 800be94:	07db      	lsls	r3, r3, #31
 800be96:	d4b0      	bmi.n	800bdfa <_dtoa_r+0xa82>
 800be98:	4633      	mov	r3, r6
 800be9a:	461e      	mov	r6, r3
 800be9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bea0:	2a30      	cmp	r2, #48	@ 0x30
 800bea2:	d0fa      	beq.n	800be9a <_dtoa_r+0xb22>
 800bea4:	e4b5      	b.n	800b812 <_dtoa_r+0x49a>
 800bea6:	459a      	cmp	sl, r3
 800bea8:	d1a8      	bne.n	800bdfc <_dtoa_r+0xa84>
 800beaa:	2331      	movs	r3, #49	@ 0x31
 800beac:	f108 0801 	add.w	r8, r8, #1
 800beb0:	f88a 3000 	strb.w	r3, [sl]
 800beb4:	e4ad      	b.n	800b812 <_dtoa_r+0x49a>
 800beb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800beb8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bf14 <_dtoa_r+0xb9c>
 800bebc:	b11b      	cbz	r3, 800bec6 <_dtoa_r+0xb4e>
 800bebe:	f10a 0308 	add.w	r3, sl, #8
 800bec2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bec4:	6013      	str	r3, [r2, #0]
 800bec6:	4650      	mov	r0, sl
 800bec8:	b017      	add	sp, #92	@ 0x5c
 800beca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bece:	9b07      	ldr	r3, [sp, #28]
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	f77f ae2e 	ble.w	800bb32 <_dtoa_r+0x7ba>
 800bed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bed8:	9308      	str	r3, [sp, #32]
 800beda:	2001      	movs	r0, #1
 800bedc:	e64d      	b.n	800bb7a <_dtoa_r+0x802>
 800bede:	f1bb 0f00 	cmp.w	fp, #0
 800bee2:	f77f aed9 	ble.w	800bc98 <_dtoa_r+0x920>
 800bee6:	4656      	mov	r6, sl
 800bee8:	9802      	ldr	r0, [sp, #8]
 800beea:	4621      	mov	r1, r4
 800beec:	f7ff f9ba 	bl	800b264 <quorem>
 800bef0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bef4:	f806 3b01 	strb.w	r3, [r6], #1
 800bef8:	eba6 020a 	sub.w	r2, r6, sl
 800befc:	4593      	cmp	fp, r2
 800befe:	ddb4      	ble.n	800be6a <_dtoa_r+0xaf2>
 800bf00:	9902      	ldr	r1, [sp, #8]
 800bf02:	2300      	movs	r3, #0
 800bf04:	220a      	movs	r2, #10
 800bf06:	4648      	mov	r0, r9
 800bf08:	f000 feb6 	bl	800cc78 <__multadd>
 800bf0c:	9002      	str	r0, [sp, #8]
 800bf0e:	e7eb      	b.n	800bee8 <_dtoa_r+0xb70>
 800bf10:	08012ebf 	.word	0x08012ebf
 800bf14:	08012e43 	.word	0x08012e43

0800bf18 <_free_r>:
 800bf18:	b538      	push	{r3, r4, r5, lr}
 800bf1a:	4605      	mov	r5, r0
 800bf1c:	2900      	cmp	r1, #0
 800bf1e:	d041      	beq.n	800bfa4 <_free_r+0x8c>
 800bf20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf24:	1f0c      	subs	r4, r1, #4
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	bfb8      	it	lt
 800bf2a:	18e4      	addlt	r4, r4, r3
 800bf2c:	f000 fe36 	bl	800cb9c <__malloc_lock>
 800bf30:	4a1d      	ldr	r2, [pc, #116]	@ (800bfa8 <_free_r+0x90>)
 800bf32:	6813      	ldr	r3, [r2, #0]
 800bf34:	b933      	cbnz	r3, 800bf44 <_free_r+0x2c>
 800bf36:	6063      	str	r3, [r4, #4]
 800bf38:	6014      	str	r4, [r2, #0]
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf40:	f000 be32 	b.w	800cba8 <__malloc_unlock>
 800bf44:	42a3      	cmp	r3, r4
 800bf46:	d908      	bls.n	800bf5a <_free_r+0x42>
 800bf48:	6820      	ldr	r0, [r4, #0]
 800bf4a:	1821      	adds	r1, r4, r0
 800bf4c:	428b      	cmp	r3, r1
 800bf4e:	bf01      	itttt	eq
 800bf50:	6819      	ldreq	r1, [r3, #0]
 800bf52:	685b      	ldreq	r3, [r3, #4]
 800bf54:	1809      	addeq	r1, r1, r0
 800bf56:	6021      	streq	r1, [r4, #0]
 800bf58:	e7ed      	b.n	800bf36 <_free_r+0x1e>
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	685b      	ldr	r3, [r3, #4]
 800bf5e:	b10b      	cbz	r3, 800bf64 <_free_r+0x4c>
 800bf60:	42a3      	cmp	r3, r4
 800bf62:	d9fa      	bls.n	800bf5a <_free_r+0x42>
 800bf64:	6811      	ldr	r1, [r2, #0]
 800bf66:	1850      	adds	r0, r2, r1
 800bf68:	42a0      	cmp	r0, r4
 800bf6a:	d10b      	bne.n	800bf84 <_free_r+0x6c>
 800bf6c:	6820      	ldr	r0, [r4, #0]
 800bf6e:	4401      	add	r1, r0
 800bf70:	1850      	adds	r0, r2, r1
 800bf72:	4283      	cmp	r3, r0
 800bf74:	6011      	str	r1, [r2, #0]
 800bf76:	d1e0      	bne.n	800bf3a <_free_r+0x22>
 800bf78:	6818      	ldr	r0, [r3, #0]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	6053      	str	r3, [r2, #4]
 800bf7e:	4408      	add	r0, r1
 800bf80:	6010      	str	r0, [r2, #0]
 800bf82:	e7da      	b.n	800bf3a <_free_r+0x22>
 800bf84:	d902      	bls.n	800bf8c <_free_r+0x74>
 800bf86:	230c      	movs	r3, #12
 800bf88:	602b      	str	r3, [r5, #0]
 800bf8a:	e7d6      	b.n	800bf3a <_free_r+0x22>
 800bf8c:	6820      	ldr	r0, [r4, #0]
 800bf8e:	1821      	adds	r1, r4, r0
 800bf90:	428b      	cmp	r3, r1
 800bf92:	bf04      	itt	eq
 800bf94:	6819      	ldreq	r1, [r3, #0]
 800bf96:	685b      	ldreq	r3, [r3, #4]
 800bf98:	6063      	str	r3, [r4, #4]
 800bf9a:	bf04      	itt	eq
 800bf9c:	1809      	addeq	r1, r1, r0
 800bf9e:	6021      	streq	r1, [r4, #0]
 800bfa0:	6054      	str	r4, [r2, #4]
 800bfa2:	e7ca      	b.n	800bf3a <_free_r+0x22>
 800bfa4:	bd38      	pop	{r3, r4, r5, pc}
 800bfa6:	bf00      	nop
 800bfa8:	200054f0 	.word	0x200054f0

0800bfac <rshift>:
 800bfac:	6903      	ldr	r3, [r0, #16]
 800bfae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bfb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bfb6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bfba:	f100 0414 	add.w	r4, r0, #20
 800bfbe:	dd45      	ble.n	800c04c <rshift+0xa0>
 800bfc0:	f011 011f 	ands.w	r1, r1, #31
 800bfc4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bfc8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bfcc:	d10c      	bne.n	800bfe8 <rshift+0x3c>
 800bfce:	f100 0710 	add.w	r7, r0, #16
 800bfd2:	4629      	mov	r1, r5
 800bfd4:	42b1      	cmp	r1, r6
 800bfd6:	d334      	bcc.n	800c042 <rshift+0x96>
 800bfd8:	1a9b      	subs	r3, r3, r2
 800bfda:	009b      	lsls	r3, r3, #2
 800bfdc:	1eea      	subs	r2, r5, #3
 800bfde:	4296      	cmp	r6, r2
 800bfe0:	bf38      	it	cc
 800bfe2:	2300      	movcc	r3, #0
 800bfe4:	4423      	add	r3, r4
 800bfe6:	e015      	b.n	800c014 <rshift+0x68>
 800bfe8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bfec:	f1c1 0820 	rsb	r8, r1, #32
 800bff0:	40cf      	lsrs	r7, r1
 800bff2:	f105 0e04 	add.w	lr, r5, #4
 800bff6:	46a1      	mov	r9, r4
 800bff8:	4576      	cmp	r6, lr
 800bffa:	46f4      	mov	ip, lr
 800bffc:	d815      	bhi.n	800c02a <rshift+0x7e>
 800bffe:	1a9a      	subs	r2, r3, r2
 800c000:	0092      	lsls	r2, r2, #2
 800c002:	3a04      	subs	r2, #4
 800c004:	3501      	adds	r5, #1
 800c006:	42ae      	cmp	r6, r5
 800c008:	bf38      	it	cc
 800c00a:	2200      	movcc	r2, #0
 800c00c:	18a3      	adds	r3, r4, r2
 800c00e:	50a7      	str	r7, [r4, r2]
 800c010:	b107      	cbz	r7, 800c014 <rshift+0x68>
 800c012:	3304      	adds	r3, #4
 800c014:	1b1a      	subs	r2, r3, r4
 800c016:	42a3      	cmp	r3, r4
 800c018:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c01c:	bf08      	it	eq
 800c01e:	2300      	moveq	r3, #0
 800c020:	6102      	str	r2, [r0, #16]
 800c022:	bf08      	it	eq
 800c024:	6143      	streq	r3, [r0, #20]
 800c026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c02a:	f8dc c000 	ldr.w	ip, [ip]
 800c02e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c032:	ea4c 0707 	orr.w	r7, ip, r7
 800c036:	f849 7b04 	str.w	r7, [r9], #4
 800c03a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c03e:	40cf      	lsrs	r7, r1
 800c040:	e7da      	b.n	800bff8 <rshift+0x4c>
 800c042:	f851 cb04 	ldr.w	ip, [r1], #4
 800c046:	f847 cf04 	str.w	ip, [r7, #4]!
 800c04a:	e7c3      	b.n	800bfd4 <rshift+0x28>
 800c04c:	4623      	mov	r3, r4
 800c04e:	e7e1      	b.n	800c014 <rshift+0x68>

0800c050 <__hexdig_fun>:
 800c050:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c054:	2b09      	cmp	r3, #9
 800c056:	d802      	bhi.n	800c05e <__hexdig_fun+0xe>
 800c058:	3820      	subs	r0, #32
 800c05a:	b2c0      	uxtb	r0, r0
 800c05c:	4770      	bx	lr
 800c05e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c062:	2b05      	cmp	r3, #5
 800c064:	d801      	bhi.n	800c06a <__hexdig_fun+0x1a>
 800c066:	3847      	subs	r0, #71	@ 0x47
 800c068:	e7f7      	b.n	800c05a <__hexdig_fun+0xa>
 800c06a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c06e:	2b05      	cmp	r3, #5
 800c070:	d801      	bhi.n	800c076 <__hexdig_fun+0x26>
 800c072:	3827      	subs	r0, #39	@ 0x27
 800c074:	e7f1      	b.n	800c05a <__hexdig_fun+0xa>
 800c076:	2000      	movs	r0, #0
 800c078:	4770      	bx	lr
	...

0800c07c <__gethex>:
 800c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	b085      	sub	sp, #20
 800c082:	468a      	mov	sl, r1
 800c084:	9302      	str	r3, [sp, #8]
 800c086:	680b      	ldr	r3, [r1, #0]
 800c088:	9001      	str	r0, [sp, #4]
 800c08a:	4690      	mov	r8, r2
 800c08c:	1c9c      	adds	r4, r3, #2
 800c08e:	46a1      	mov	r9, r4
 800c090:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c094:	2830      	cmp	r0, #48	@ 0x30
 800c096:	d0fa      	beq.n	800c08e <__gethex+0x12>
 800c098:	eba9 0303 	sub.w	r3, r9, r3
 800c09c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c0a0:	f7ff ffd6 	bl	800c050 <__hexdig_fun>
 800c0a4:	4605      	mov	r5, r0
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	d168      	bne.n	800c17c <__gethex+0x100>
 800c0aa:	49a0      	ldr	r1, [pc, #640]	@ (800c32c <__gethex+0x2b0>)
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	4648      	mov	r0, r9
 800c0b0:	f7fe ffd9 	bl	800b066 <strncmp>
 800c0b4:	4607      	mov	r7, r0
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	d167      	bne.n	800c18a <__gethex+0x10e>
 800c0ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c0be:	4626      	mov	r6, r4
 800c0c0:	f7ff ffc6 	bl	800c050 <__hexdig_fun>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	d062      	beq.n	800c18e <__gethex+0x112>
 800c0c8:	4623      	mov	r3, r4
 800c0ca:	7818      	ldrb	r0, [r3, #0]
 800c0cc:	2830      	cmp	r0, #48	@ 0x30
 800c0ce:	4699      	mov	r9, r3
 800c0d0:	f103 0301 	add.w	r3, r3, #1
 800c0d4:	d0f9      	beq.n	800c0ca <__gethex+0x4e>
 800c0d6:	f7ff ffbb 	bl	800c050 <__hexdig_fun>
 800c0da:	fab0 f580 	clz	r5, r0
 800c0de:	096d      	lsrs	r5, r5, #5
 800c0e0:	f04f 0b01 	mov.w	fp, #1
 800c0e4:	464a      	mov	r2, r9
 800c0e6:	4616      	mov	r6, r2
 800c0e8:	3201      	adds	r2, #1
 800c0ea:	7830      	ldrb	r0, [r6, #0]
 800c0ec:	f7ff ffb0 	bl	800c050 <__hexdig_fun>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d1f8      	bne.n	800c0e6 <__gethex+0x6a>
 800c0f4:	498d      	ldr	r1, [pc, #564]	@ (800c32c <__gethex+0x2b0>)
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	f7fe ffb4 	bl	800b066 <strncmp>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	d13f      	bne.n	800c182 <__gethex+0x106>
 800c102:	b944      	cbnz	r4, 800c116 <__gethex+0x9a>
 800c104:	1c74      	adds	r4, r6, #1
 800c106:	4622      	mov	r2, r4
 800c108:	4616      	mov	r6, r2
 800c10a:	3201      	adds	r2, #1
 800c10c:	7830      	ldrb	r0, [r6, #0]
 800c10e:	f7ff ff9f 	bl	800c050 <__hexdig_fun>
 800c112:	2800      	cmp	r0, #0
 800c114:	d1f8      	bne.n	800c108 <__gethex+0x8c>
 800c116:	1ba4      	subs	r4, r4, r6
 800c118:	00a7      	lsls	r7, r4, #2
 800c11a:	7833      	ldrb	r3, [r6, #0]
 800c11c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c120:	2b50      	cmp	r3, #80	@ 0x50
 800c122:	d13e      	bne.n	800c1a2 <__gethex+0x126>
 800c124:	7873      	ldrb	r3, [r6, #1]
 800c126:	2b2b      	cmp	r3, #43	@ 0x2b
 800c128:	d033      	beq.n	800c192 <__gethex+0x116>
 800c12a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c12c:	d034      	beq.n	800c198 <__gethex+0x11c>
 800c12e:	1c71      	adds	r1, r6, #1
 800c130:	2400      	movs	r4, #0
 800c132:	7808      	ldrb	r0, [r1, #0]
 800c134:	f7ff ff8c 	bl	800c050 <__hexdig_fun>
 800c138:	1e43      	subs	r3, r0, #1
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	2b18      	cmp	r3, #24
 800c13e:	d830      	bhi.n	800c1a2 <__gethex+0x126>
 800c140:	f1a0 0210 	sub.w	r2, r0, #16
 800c144:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c148:	f7ff ff82 	bl	800c050 <__hexdig_fun>
 800c14c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800c150:	fa5f fc8c 	uxtb.w	ip, ip
 800c154:	f1bc 0f18 	cmp.w	ip, #24
 800c158:	f04f 030a 	mov.w	r3, #10
 800c15c:	d91e      	bls.n	800c19c <__gethex+0x120>
 800c15e:	b104      	cbz	r4, 800c162 <__gethex+0xe6>
 800c160:	4252      	negs	r2, r2
 800c162:	4417      	add	r7, r2
 800c164:	f8ca 1000 	str.w	r1, [sl]
 800c168:	b1ed      	cbz	r5, 800c1a6 <__gethex+0x12a>
 800c16a:	f1bb 0f00 	cmp.w	fp, #0
 800c16e:	bf0c      	ite	eq
 800c170:	2506      	moveq	r5, #6
 800c172:	2500      	movne	r5, #0
 800c174:	4628      	mov	r0, r5
 800c176:	b005      	add	sp, #20
 800c178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17c:	2500      	movs	r5, #0
 800c17e:	462c      	mov	r4, r5
 800c180:	e7b0      	b.n	800c0e4 <__gethex+0x68>
 800c182:	2c00      	cmp	r4, #0
 800c184:	d1c7      	bne.n	800c116 <__gethex+0x9a>
 800c186:	4627      	mov	r7, r4
 800c188:	e7c7      	b.n	800c11a <__gethex+0x9e>
 800c18a:	464e      	mov	r6, r9
 800c18c:	462f      	mov	r7, r5
 800c18e:	2501      	movs	r5, #1
 800c190:	e7c3      	b.n	800c11a <__gethex+0x9e>
 800c192:	2400      	movs	r4, #0
 800c194:	1cb1      	adds	r1, r6, #2
 800c196:	e7cc      	b.n	800c132 <__gethex+0xb6>
 800c198:	2401      	movs	r4, #1
 800c19a:	e7fb      	b.n	800c194 <__gethex+0x118>
 800c19c:	fb03 0002 	mla	r0, r3, r2, r0
 800c1a0:	e7ce      	b.n	800c140 <__gethex+0xc4>
 800c1a2:	4631      	mov	r1, r6
 800c1a4:	e7de      	b.n	800c164 <__gethex+0xe8>
 800c1a6:	eba6 0309 	sub.w	r3, r6, r9
 800c1aa:	3b01      	subs	r3, #1
 800c1ac:	4629      	mov	r1, r5
 800c1ae:	2b07      	cmp	r3, #7
 800c1b0:	dc0a      	bgt.n	800c1c8 <__gethex+0x14c>
 800c1b2:	9801      	ldr	r0, [sp, #4]
 800c1b4:	f000 fcfe 	bl	800cbb4 <_Balloc>
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	b940      	cbnz	r0, 800c1ce <__gethex+0x152>
 800c1bc:	4b5c      	ldr	r3, [pc, #368]	@ (800c330 <__gethex+0x2b4>)
 800c1be:	4602      	mov	r2, r0
 800c1c0:	21e4      	movs	r1, #228	@ 0xe4
 800c1c2:	485c      	ldr	r0, [pc, #368]	@ (800c334 <__gethex+0x2b8>)
 800c1c4:	f001 fa8e 	bl	800d6e4 <__assert_func>
 800c1c8:	3101      	adds	r1, #1
 800c1ca:	105b      	asrs	r3, r3, #1
 800c1cc:	e7ef      	b.n	800c1ae <__gethex+0x132>
 800c1ce:	f100 0a14 	add.w	sl, r0, #20
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	4655      	mov	r5, sl
 800c1d6:	469b      	mov	fp, r3
 800c1d8:	45b1      	cmp	r9, r6
 800c1da:	d337      	bcc.n	800c24c <__gethex+0x1d0>
 800c1dc:	f845 bb04 	str.w	fp, [r5], #4
 800c1e0:	eba5 050a 	sub.w	r5, r5, sl
 800c1e4:	10ad      	asrs	r5, r5, #2
 800c1e6:	6125      	str	r5, [r4, #16]
 800c1e8:	4658      	mov	r0, fp
 800c1ea:	f000 fdd5 	bl	800cd98 <__hi0bits>
 800c1ee:	016d      	lsls	r5, r5, #5
 800c1f0:	f8d8 6000 	ldr.w	r6, [r8]
 800c1f4:	1a2d      	subs	r5, r5, r0
 800c1f6:	42b5      	cmp	r5, r6
 800c1f8:	dd54      	ble.n	800c2a4 <__gethex+0x228>
 800c1fa:	1bad      	subs	r5, r5, r6
 800c1fc:	4629      	mov	r1, r5
 800c1fe:	4620      	mov	r0, r4
 800c200:	f001 f961 	bl	800d4c6 <__any_on>
 800c204:	4681      	mov	r9, r0
 800c206:	b178      	cbz	r0, 800c228 <__gethex+0x1ac>
 800c208:	1e6b      	subs	r3, r5, #1
 800c20a:	1159      	asrs	r1, r3, #5
 800c20c:	f003 021f 	and.w	r2, r3, #31
 800c210:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c214:	f04f 0901 	mov.w	r9, #1
 800c218:	fa09 f202 	lsl.w	r2, r9, r2
 800c21c:	420a      	tst	r2, r1
 800c21e:	d003      	beq.n	800c228 <__gethex+0x1ac>
 800c220:	454b      	cmp	r3, r9
 800c222:	dc36      	bgt.n	800c292 <__gethex+0x216>
 800c224:	f04f 0902 	mov.w	r9, #2
 800c228:	4629      	mov	r1, r5
 800c22a:	4620      	mov	r0, r4
 800c22c:	f7ff febe 	bl	800bfac <rshift>
 800c230:	442f      	add	r7, r5
 800c232:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c236:	42bb      	cmp	r3, r7
 800c238:	da42      	bge.n	800c2c0 <__gethex+0x244>
 800c23a:	9801      	ldr	r0, [sp, #4]
 800c23c:	4621      	mov	r1, r4
 800c23e:	f000 fcf9 	bl	800cc34 <_Bfree>
 800c242:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c244:	2300      	movs	r3, #0
 800c246:	6013      	str	r3, [r2, #0]
 800c248:	25a3      	movs	r5, #163	@ 0xa3
 800c24a:	e793      	b.n	800c174 <__gethex+0xf8>
 800c24c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c250:	2a2e      	cmp	r2, #46	@ 0x2e
 800c252:	d012      	beq.n	800c27a <__gethex+0x1fe>
 800c254:	2b20      	cmp	r3, #32
 800c256:	d104      	bne.n	800c262 <__gethex+0x1e6>
 800c258:	f845 bb04 	str.w	fp, [r5], #4
 800c25c:	f04f 0b00 	mov.w	fp, #0
 800c260:	465b      	mov	r3, fp
 800c262:	7830      	ldrb	r0, [r6, #0]
 800c264:	9303      	str	r3, [sp, #12]
 800c266:	f7ff fef3 	bl	800c050 <__hexdig_fun>
 800c26a:	9b03      	ldr	r3, [sp, #12]
 800c26c:	f000 000f 	and.w	r0, r0, #15
 800c270:	4098      	lsls	r0, r3
 800c272:	ea4b 0b00 	orr.w	fp, fp, r0
 800c276:	3304      	adds	r3, #4
 800c278:	e7ae      	b.n	800c1d8 <__gethex+0x15c>
 800c27a:	45b1      	cmp	r9, r6
 800c27c:	d8ea      	bhi.n	800c254 <__gethex+0x1d8>
 800c27e:	492b      	ldr	r1, [pc, #172]	@ (800c32c <__gethex+0x2b0>)
 800c280:	9303      	str	r3, [sp, #12]
 800c282:	2201      	movs	r2, #1
 800c284:	4630      	mov	r0, r6
 800c286:	f7fe feee 	bl	800b066 <strncmp>
 800c28a:	9b03      	ldr	r3, [sp, #12]
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d1e1      	bne.n	800c254 <__gethex+0x1d8>
 800c290:	e7a2      	b.n	800c1d8 <__gethex+0x15c>
 800c292:	1ea9      	subs	r1, r5, #2
 800c294:	4620      	mov	r0, r4
 800c296:	f001 f916 	bl	800d4c6 <__any_on>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	d0c2      	beq.n	800c224 <__gethex+0x1a8>
 800c29e:	f04f 0903 	mov.w	r9, #3
 800c2a2:	e7c1      	b.n	800c228 <__gethex+0x1ac>
 800c2a4:	da09      	bge.n	800c2ba <__gethex+0x23e>
 800c2a6:	1b75      	subs	r5, r6, r5
 800c2a8:	4621      	mov	r1, r4
 800c2aa:	9801      	ldr	r0, [sp, #4]
 800c2ac:	462a      	mov	r2, r5
 800c2ae:	f000 fed1 	bl	800d054 <__lshift>
 800c2b2:	1b7f      	subs	r7, r7, r5
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	f100 0a14 	add.w	sl, r0, #20
 800c2ba:	f04f 0900 	mov.w	r9, #0
 800c2be:	e7b8      	b.n	800c232 <__gethex+0x1b6>
 800c2c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c2c4:	42bd      	cmp	r5, r7
 800c2c6:	dd6f      	ble.n	800c3a8 <__gethex+0x32c>
 800c2c8:	1bed      	subs	r5, r5, r7
 800c2ca:	42ae      	cmp	r6, r5
 800c2cc:	dc34      	bgt.n	800c338 <__gethex+0x2bc>
 800c2ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2d2:	2b02      	cmp	r3, #2
 800c2d4:	d022      	beq.n	800c31c <__gethex+0x2a0>
 800c2d6:	2b03      	cmp	r3, #3
 800c2d8:	d024      	beq.n	800c324 <__gethex+0x2a8>
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d115      	bne.n	800c30a <__gethex+0x28e>
 800c2de:	42ae      	cmp	r6, r5
 800c2e0:	d113      	bne.n	800c30a <__gethex+0x28e>
 800c2e2:	2e01      	cmp	r6, #1
 800c2e4:	d10b      	bne.n	800c2fe <__gethex+0x282>
 800c2e6:	9a02      	ldr	r2, [sp, #8]
 800c2e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c2ec:	6013      	str	r3, [r2, #0]
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	6123      	str	r3, [r4, #16]
 800c2f2:	f8ca 3000 	str.w	r3, [sl]
 800c2f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2f8:	2562      	movs	r5, #98	@ 0x62
 800c2fa:	601c      	str	r4, [r3, #0]
 800c2fc:	e73a      	b.n	800c174 <__gethex+0xf8>
 800c2fe:	1e71      	subs	r1, r6, #1
 800c300:	4620      	mov	r0, r4
 800c302:	f001 f8e0 	bl	800d4c6 <__any_on>
 800c306:	2800      	cmp	r0, #0
 800c308:	d1ed      	bne.n	800c2e6 <__gethex+0x26a>
 800c30a:	9801      	ldr	r0, [sp, #4]
 800c30c:	4621      	mov	r1, r4
 800c30e:	f000 fc91 	bl	800cc34 <_Bfree>
 800c312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c314:	2300      	movs	r3, #0
 800c316:	6013      	str	r3, [r2, #0]
 800c318:	2550      	movs	r5, #80	@ 0x50
 800c31a:	e72b      	b.n	800c174 <__gethex+0xf8>
 800c31c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d1f3      	bne.n	800c30a <__gethex+0x28e>
 800c322:	e7e0      	b.n	800c2e6 <__gethex+0x26a>
 800c324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c326:	2b00      	cmp	r3, #0
 800c328:	d1dd      	bne.n	800c2e6 <__gethex+0x26a>
 800c32a:	e7ee      	b.n	800c30a <__gethex+0x28e>
 800c32c:	08012e39 	.word	0x08012e39
 800c330:	08012ebf 	.word	0x08012ebf
 800c334:	08012ed0 	.word	0x08012ed0
 800c338:	1e6f      	subs	r7, r5, #1
 800c33a:	f1b9 0f00 	cmp.w	r9, #0
 800c33e:	d130      	bne.n	800c3a2 <__gethex+0x326>
 800c340:	b127      	cbz	r7, 800c34c <__gethex+0x2d0>
 800c342:	4639      	mov	r1, r7
 800c344:	4620      	mov	r0, r4
 800c346:	f001 f8be 	bl	800d4c6 <__any_on>
 800c34a:	4681      	mov	r9, r0
 800c34c:	117a      	asrs	r2, r7, #5
 800c34e:	2301      	movs	r3, #1
 800c350:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c354:	f007 071f 	and.w	r7, r7, #31
 800c358:	40bb      	lsls	r3, r7
 800c35a:	4213      	tst	r3, r2
 800c35c:	4629      	mov	r1, r5
 800c35e:	4620      	mov	r0, r4
 800c360:	bf18      	it	ne
 800c362:	f049 0902 	orrne.w	r9, r9, #2
 800c366:	f7ff fe21 	bl	800bfac <rshift>
 800c36a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c36e:	1b76      	subs	r6, r6, r5
 800c370:	2502      	movs	r5, #2
 800c372:	f1b9 0f00 	cmp.w	r9, #0
 800c376:	d047      	beq.n	800c408 <__gethex+0x38c>
 800c378:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c37c:	2b02      	cmp	r3, #2
 800c37e:	d015      	beq.n	800c3ac <__gethex+0x330>
 800c380:	2b03      	cmp	r3, #3
 800c382:	d017      	beq.n	800c3b4 <__gethex+0x338>
 800c384:	2b01      	cmp	r3, #1
 800c386:	d109      	bne.n	800c39c <__gethex+0x320>
 800c388:	f019 0f02 	tst.w	r9, #2
 800c38c:	d006      	beq.n	800c39c <__gethex+0x320>
 800c38e:	f8da 3000 	ldr.w	r3, [sl]
 800c392:	ea49 0903 	orr.w	r9, r9, r3
 800c396:	f019 0f01 	tst.w	r9, #1
 800c39a:	d10e      	bne.n	800c3ba <__gethex+0x33e>
 800c39c:	f045 0510 	orr.w	r5, r5, #16
 800c3a0:	e032      	b.n	800c408 <__gethex+0x38c>
 800c3a2:	f04f 0901 	mov.w	r9, #1
 800c3a6:	e7d1      	b.n	800c34c <__gethex+0x2d0>
 800c3a8:	2501      	movs	r5, #1
 800c3aa:	e7e2      	b.n	800c372 <__gethex+0x2f6>
 800c3ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3ae:	f1c3 0301 	rsb	r3, r3, #1
 800c3b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c3b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d0f0      	beq.n	800c39c <__gethex+0x320>
 800c3ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c3be:	f104 0314 	add.w	r3, r4, #20
 800c3c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c3c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c3ca:	f04f 0c00 	mov.w	ip, #0
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3d4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800c3d8:	d01b      	beq.n	800c412 <__gethex+0x396>
 800c3da:	3201      	adds	r2, #1
 800c3dc:	6002      	str	r2, [r0, #0]
 800c3de:	2d02      	cmp	r5, #2
 800c3e0:	f104 0314 	add.w	r3, r4, #20
 800c3e4:	d13c      	bne.n	800c460 <__gethex+0x3e4>
 800c3e6:	f8d8 2000 	ldr.w	r2, [r8]
 800c3ea:	3a01      	subs	r2, #1
 800c3ec:	42b2      	cmp	r2, r6
 800c3ee:	d109      	bne.n	800c404 <__gethex+0x388>
 800c3f0:	1171      	asrs	r1, r6, #5
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c3f8:	f006 061f 	and.w	r6, r6, #31
 800c3fc:	fa02 f606 	lsl.w	r6, r2, r6
 800c400:	421e      	tst	r6, r3
 800c402:	d13a      	bne.n	800c47a <__gethex+0x3fe>
 800c404:	f045 0520 	orr.w	r5, r5, #32
 800c408:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c40a:	601c      	str	r4, [r3, #0]
 800c40c:	9b02      	ldr	r3, [sp, #8]
 800c40e:	601f      	str	r7, [r3, #0]
 800c410:	e6b0      	b.n	800c174 <__gethex+0xf8>
 800c412:	4299      	cmp	r1, r3
 800c414:	f843 cc04 	str.w	ip, [r3, #-4]
 800c418:	d8d9      	bhi.n	800c3ce <__gethex+0x352>
 800c41a:	68a3      	ldr	r3, [r4, #8]
 800c41c:	459b      	cmp	fp, r3
 800c41e:	db17      	blt.n	800c450 <__gethex+0x3d4>
 800c420:	6861      	ldr	r1, [r4, #4]
 800c422:	9801      	ldr	r0, [sp, #4]
 800c424:	3101      	adds	r1, #1
 800c426:	f000 fbc5 	bl	800cbb4 <_Balloc>
 800c42a:	4681      	mov	r9, r0
 800c42c:	b918      	cbnz	r0, 800c436 <__gethex+0x3ba>
 800c42e:	4b1a      	ldr	r3, [pc, #104]	@ (800c498 <__gethex+0x41c>)
 800c430:	4602      	mov	r2, r0
 800c432:	2184      	movs	r1, #132	@ 0x84
 800c434:	e6c5      	b.n	800c1c2 <__gethex+0x146>
 800c436:	6922      	ldr	r2, [r4, #16]
 800c438:	3202      	adds	r2, #2
 800c43a:	f104 010c 	add.w	r1, r4, #12
 800c43e:	0092      	lsls	r2, r2, #2
 800c440:	300c      	adds	r0, #12
 800c442:	f7fe fef1 	bl	800b228 <memcpy>
 800c446:	4621      	mov	r1, r4
 800c448:	9801      	ldr	r0, [sp, #4]
 800c44a:	f000 fbf3 	bl	800cc34 <_Bfree>
 800c44e:	464c      	mov	r4, r9
 800c450:	6923      	ldr	r3, [r4, #16]
 800c452:	1c5a      	adds	r2, r3, #1
 800c454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c458:	6122      	str	r2, [r4, #16]
 800c45a:	2201      	movs	r2, #1
 800c45c:	615a      	str	r2, [r3, #20]
 800c45e:	e7be      	b.n	800c3de <__gethex+0x362>
 800c460:	6922      	ldr	r2, [r4, #16]
 800c462:	455a      	cmp	r2, fp
 800c464:	dd0b      	ble.n	800c47e <__gethex+0x402>
 800c466:	2101      	movs	r1, #1
 800c468:	4620      	mov	r0, r4
 800c46a:	f7ff fd9f 	bl	800bfac <rshift>
 800c46e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c472:	3701      	adds	r7, #1
 800c474:	42bb      	cmp	r3, r7
 800c476:	f6ff aee0 	blt.w	800c23a <__gethex+0x1be>
 800c47a:	2501      	movs	r5, #1
 800c47c:	e7c2      	b.n	800c404 <__gethex+0x388>
 800c47e:	f016 061f 	ands.w	r6, r6, #31
 800c482:	d0fa      	beq.n	800c47a <__gethex+0x3fe>
 800c484:	4453      	add	r3, sl
 800c486:	f1c6 0620 	rsb	r6, r6, #32
 800c48a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c48e:	f000 fc83 	bl	800cd98 <__hi0bits>
 800c492:	42b0      	cmp	r0, r6
 800c494:	dbe7      	blt.n	800c466 <__gethex+0x3ea>
 800c496:	e7f0      	b.n	800c47a <__gethex+0x3fe>
 800c498:	08012ebf 	.word	0x08012ebf

0800c49c <L_shift>:
 800c49c:	f1c2 0208 	rsb	r2, r2, #8
 800c4a0:	0092      	lsls	r2, r2, #2
 800c4a2:	b570      	push	{r4, r5, r6, lr}
 800c4a4:	f1c2 0620 	rsb	r6, r2, #32
 800c4a8:	6843      	ldr	r3, [r0, #4]
 800c4aa:	6804      	ldr	r4, [r0, #0]
 800c4ac:	fa03 f506 	lsl.w	r5, r3, r6
 800c4b0:	432c      	orrs	r4, r5
 800c4b2:	40d3      	lsrs	r3, r2
 800c4b4:	6004      	str	r4, [r0, #0]
 800c4b6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c4ba:	4288      	cmp	r0, r1
 800c4bc:	d3f4      	bcc.n	800c4a8 <L_shift+0xc>
 800c4be:	bd70      	pop	{r4, r5, r6, pc}

0800c4c0 <__match>:
 800c4c0:	b530      	push	{r4, r5, lr}
 800c4c2:	6803      	ldr	r3, [r0, #0]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4ca:	b914      	cbnz	r4, 800c4d2 <__match+0x12>
 800c4cc:	6003      	str	r3, [r0, #0]
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	bd30      	pop	{r4, r5, pc}
 800c4d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4d6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c4da:	2d19      	cmp	r5, #25
 800c4dc:	bf98      	it	ls
 800c4de:	3220      	addls	r2, #32
 800c4e0:	42a2      	cmp	r2, r4
 800c4e2:	d0f0      	beq.n	800c4c6 <__match+0x6>
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	e7f3      	b.n	800c4d0 <__match+0x10>

0800c4e8 <__hexnan>:
 800c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ec:	680b      	ldr	r3, [r1, #0]
 800c4ee:	6801      	ldr	r1, [r0, #0]
 800c4f0:	115e      	asrs	r6, r3, #5
 800c4f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c4f6:	f013 031f 	ands.w	r3, r3, #31
 800c4fa:	b087      	sub	sp, #28
 800c4fc:	bf18      	it	ne
 800c4fe:	3604      	addne	r6, #4
 800c500:	2500      	movs	r5, #0
 800c502:	1f37      	subs	r7, r6, #4
 800c504:	4682      	mov	sl, r0
 800c506:	4690      	mov	r8, r2
 800c508:	9301      	str	r3, [sp, #4]
 800c50a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c50e:	46b9      	mov	r9, r7
 800c510:	463c      	mov	r4, r7
 800c512:	9502      	str	r5, [sp, #8]
 800c514:	46ab      	mov	fp, r5
 800c516:	784a      	ldrb	r2, [r1, #1]
 800c518:	1c4b      	adds	r3, r1, #1
 800c51a:	9303      	str	r3, [sp, #12]
 800c51c:	b342      	cbz	r2, 800c570 <__hexnan+0x88>
 800c51e:	4610      	mov	r0, r2
 800c520:	9105      	str	r1, [sp, #20]
 800c522:	9204      	str	r2, [sp, #16]
 800c524:	f7ff fd94 	bl	800c050 <__hexdig_fun>
 800c528:	2800      	cmp	r0, #0
 800c52a:	d151      	bne.n	800c5d0 <__hexnan+0xe8>
 800c52c:	9a04      	ldr	r2, [sp, #16]
 800c52e:	9905      	ldr	r1, [sp, #20]
 800c530:	2a20      	cmp	r2, #32
 800c532:	d818      	bhi.n	800c566 <__hexnan+0x7e>
 800c534:	9b02      	ldr	r3, [sp, #8]
 800c536:	459b      	cmp	fp, r3
 800c538:	dd13      	ble.n	800c562 <__hexnan+0x7a>
 800c53a:	454c      	cmp	r4, r9
 800c53c:	d206      	bcs.n	800c54c <__hexnan+0x64>
 800c53e:	2d07      	cmp	r5, #7
 800c540:	dc04      	bgt.n	800c54c <__hexnan+0x64>
 800c542:	462a      	mov	r2, r5
 800c544:	4649      	mov	r1, r9
 800c546:	4620      	mov	r0, r4
 800c548:	f7ff ffa8 	bl	800c49c <L_shift>
 800c54c:	4544      	cmp	r4, r8
 800c54e:	d952      	bls.n	800c5f6 <__hexnan+0x10e>
 800c550:	2300      	movs	r3, #0
 800c552:	f1a4 0904 	sub.w	r9, r4, #4
 800c556:	f844 3c04 	str.w	r3, [r4, #-4]
 800c55a:	f8cd b008 	str.w	fp, [sp, #8]
 800c55e:	464c      	mov	r4, r9
 800c560:	461d      	mov	r5, r3
 800c562:	9903      	ldr	r1, [sp, #12]
 800c564:	e7d7      	b.n	800c516 <__hexnan+0x2e>
 800c566:	2a29      	cmp	r2, #41	@ 0x29
 800c568:	d157      	bne.n	800c61a <__hexnan+0x132>
 800c56a:	3102      	adds	r1, #2
 800c56c:	f8ca 1000 	str.w	r1, [sl]
 800c570:	f1bb 0f00 	cmp.w	fp, #0
 800c574:	d051      	beq.n	800c61a <__hexnan+0x132>
 800c576:	454c      	cmp	r4, r9
 800c578:	d206      	bcs.n	800c588 <__hexnan+0xa0>
 800c57a:	2d07      	cmp	r5, #7
 800c57c:	dc04      	bgt.n	800c588 <__hexnan+0xa0>
 800c57e:	462a      	mov	r2, r5
 800c580:	4649      	mov	r1, r9
 800c582:	4620      	mov	r0, r4
 800c584:	f7ff ff8a 	bl	800c49c <L_shift>
 800c588:	4544      	cmp	r4, r8
 800c58a:	d936      	bls.n	800c5fa <__hexnan+0x112>
 800c58c:	f1a8 0204 	sub.w	r2, r8, #4
 800c590:	4623      	mov	r3, r4
 800c592:	f853 1b04 	ldr.w	r1, [r3], #4
 800c596:	f842 1f04 	str.w	r1, [r2, #4]!
 800c59a:	429f      	cmp	r7, r3
 800c59c:	d2f9      	bcs.n	800c592 <__hexnan+0xaa>
 800c59e:	1b3b      	subs	r3, r7, r4
 800c5a0:	f023 0303 	bic.w	r3, r3, #3
 800c5a4:	3304      	adds	r3, #4
 800c5a6:	3401      	adds	r4, #1
 800c5a8:	3e03      	subs	r6, #3
 800c5aa:	42b4      	cmp	r4, r6
 800c5ac:	bf88      	it	hi
 800c5ae:	2304      	movhi	r3, #4
 800c5b0:	4443      	add	r3, r8
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f843 2b04 	str.w	r2, [r3], #4
 800c5b8:	429f      	cmp	r7, r3
 800c5ba:	d2fb      	bcs.n	800c5b4 <__hexnan+0xcc>
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	b91b      	cbnz	r3, 800c5c8 <__hexnan+0xe0>
 800c5c0:	4547      	cmp	r7, r8
 800c5c2:	d128      	bne.n	800c616 <__hexnan+0x12e>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	603b      	str	r3, [r7, #0]
 800c5c8:	2005      	movs	r0, #5
 800c5ca:	b007      	add	sp, #28
 800c5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d0:	3501      	adds	r5, #1
 800c5d2:	2d08      	cmp	r5, #8
 800c5d4:	f10b 0b01 	add.w	fp, fp, #1
 800c5d8:	dd06      	ble.n	800c5e8 <__hexnan+0x100>
 800c5da:	4544      	cmp	r4, r8
 800c5dc:	d9c1      	bls.n	800c562 <__hexnan+0x7a>
 800c5de:	2300      	movs	r3, #0
 800c5e0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5e4:	2501      	movs	r5, #1
 800c5e6:	3c04      	subs	r4, #4
 800c5e8:	6822      	ldr	r2, [r4, #0]
 800c5ea:	f000 000f 	and.w	r0, r0, #15
 800c5ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c5f2:	6020      	str	r0, [r4, #0]
 800c5f4:	e7b5      	b.n	800c562 <__hexnan+0x7a>
 800c5f6:	2508      	movs	r5, #8
 800c5f8:	e7b3      	b.n	800c562 <__hexnan+0x7a>
 800c5fa:	9b01      	ldr	r3, [sp, #4]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d0dd      	beq.n	800c5bc <__hexnan+0xd4>
 800c600:	f1c3 0320 	rsb	r3, r3, #32
 800c604:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c608:	40da      	lsrs	r2, r3
 800c60a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c60e:	4013      	ands	r3, r2
 800c610:	f846 3c04 	str.w	r3, [r6, #-4]
 800c614:	e7d2      	b.n	800c5bc <__hexnan+0xd4>
 800c616:	3f04      	subs	r7, #4
 800c618:	e7d0      	b.n	800c5bc <__hexnan+0xd4>
 800c61a:	2004      	movs	r0, #4
 800c61c:	e7d5      	b.n	800c5ca <__hexnan+0xe2>

0800c61e <__ssputs_r>:
 800c61e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c622:	688e      	ldr	r6, [r1, #8]
 800c624:	461f      	mov	r7, r3
 800c626:	42be      	cmp	r6, r7
 800c628:	680b      	ldr	r3, [r1, #0]
 800c62a:	4682      	mov	sl, r0
 800c62c:	460c      	mov	r4, r1
 800c62e:	4690      	mov	r8, r2
 800c630:	d82d      	bhi.n	800c68e <__ssputs_r+0x70>
 800c632:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c636:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c63a:	d026      	beq.n	800c68a <__ssputs_r+0x6c>
 800c63c:	6965      	ldr	r5, [r4, #20]
 800c63e:	6909      	ldr	r1, [r1, #16]
 800c640:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c644:	eba3 0901 	sub.w	r9, r3, r1
 800c648:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c64c:	1c7b      	adds	r3, r7, #1
 800c64e:	444b      	add	r3, r9
 800c650:	106d      	asrs	r5, r5, #1
 800c652:	429d      	cmp	r5, r3
 800c654:	bf38      	it	cc
 800c656:	461d      	movcc	r5, r3
 800c658:	0553      	lsls	r3, r2, #21
 800c65a:	d527      	bpl.n	800c6ac <__ssputs_r+0x8e>
 800c65c:	4629      	mov	r1, r5
 800c65e:	f000 f95f 	bl	800c920 <_malloc_r>
 800c662:	4606      	mov	r6, r0
 800c664:	b360      	cbz	r0, 800c6c0 <__ssputs_r+0xa2>
 800c666:	6921      	ldr	r1, [r4, #16]
 800c668:	464a      	mov	r2, r9
 800c66a:	f7fe fddd 	bl	800b228 <memcpy>
 800c66e:	89a3      	ldrh	r3, [r4, #12]
 800c670:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c678:	81a3      	strh	r3, [r4, #12]
 800c67a:	6126      	str	r6, [r4, #16]
 800c67c:	6165      	str	r5, [r4, #20]
 800c67e:	444e      	add	r6, r9
 800c680:	eba5 0509 	sub.w	r5, r5, r9
 800c684:	6026      	str	r6, [r4, #0]
 800c686:	60a5      	str	r5, [r4, #8]
 800c688:	463e      	mov	r6, r7
 800c68a:	42be      	cmp	r6, r7
 800c68c:	d900      	bls.n	800c690 <__ssputs_r+0x72>
 800c68e:	463e      	mov	r6, r7
 800c690:	6820      	ldr	r0, [r4, #0]
 800c692:	4632      	mov	r2, r6
 800c694:	4641      	mov	r1, r8
 800c696:	f000 ffb5 	bl	800d604 <memmove>
 800c69a:	68a3      	ldr	r3, [r4, #8]
 800c69c:	1b9b      	subs	r3, r3, r6
 800c69e:	60a3      	str	r3, [r4, #8]
 800c6a0:	6823      	ldr	r3, [r4, #0]
 800c6a2:	4433      	add	r3, r6
 800c6a4:	6023      	str	r3, [r4, #0]
 800c6a6:	2000      	movs	r0, #0
 800c6a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6ac:	462a      	mov	r2, r5
 800c6ae:	f000 ff6e 	bl	800d58e <_realloc_r>
 800c6b2:	4606      	mov	r6, r0
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	d1e0      	bne.n	800c67a <__ssputs_r+0x5c>
 800c6b8:	6921      	ldr	r1, [r4, #16]
 800c6ba:	4650      	mov	r0, sl
 800c6bc:	f7ff fc2c 	bl	800bf18 <_free_r>
 800c6c0:	230c      	movs	r3, #12
 800c6c2:	f8ca 3000 	str.w	r3, [sl]
 800c6c6:	89a3      	ldrh	r3, [r4, #12]
 800c6c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6cc:	81a3      	strh	r3, [r4, #12]
 800c6ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6d2:	e7e9      	b.n	800c6a8 <__ssputs_r+0x8a>

0800c6d4 <_svfiprintf_r>:
 800c6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d8:	4698      	mov	r8, r3
 800c6da:	898b      	ldrh	r3, [r1, #12]
 800c6dc:	061b      	lsls	r3, r3, #24
 800c6de:	b09d      	sub	sp, #116	@ 0x74
 800c6e0:	4607      	mov	r7, r0
 800c6e2:	460d      	mov	r5, r1
 800c6e4:	4614      	mov	r4, r2
 800c6e6:	d510      	bpl.n	800c70a <_svfiprintf_r+0x36>
 800c6e8:	690b      	ldr	r3, [r1, #16]
 800c6ea:	b973      	cbnz	r3, 800c70a <_svfiprintf_r+0x36>
 800c6ec:	2140      	movs	r1, #64	@ 0x40
 800c6ee:	f000 f917 	bl	800c920 <_malloc_r>
 800c6f2:	6028      	str	r0, [r5, #0]
 800c6f4:	6128      	str	r0, [r5, #16]
 800c6f6:	b930      	cbnz	r0, 800c706 <_svfiprintf_r+0x32>
 800c6f8:	230c      	movs	r3, #12
 800c6fa:	603b      	str	r3, [r7, #0]
 800c6fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c700:	b01d      	add	sp, #116	@ 0x74
 800c702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c706:	2340      	movs	r3, #64	@ 0x40
 800c708:	616b      	str	r3, [r5, #20]
 800c70a:	2300      	movs	r3, #0
 800c70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c70e:	2320      	movs	r3, #32
 800c710:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c714:	f8cd 800c 	str.w	r8, [sp, #12]
 800c718:	2330      	movs	r3, #48	@ 0x30
 800c71a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c8b8 <_svfiprintf_r+0x1e4>
 800c71e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c722:	f04f 0901 	mov.w	r9, #1
 800c726:	4623      	mov	r3, r4
 800c728:	469a      	mov	sl, r3
 800c72a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c72e:	b10a      	cbz	r2, 800c734 <_svfiprintf_r+0x60>
 800c730:	2a25      	cmp	r2, #37	@ 0x25
 800c732:	d1f9      	bne.n	800c728 <_svfiprintf_r+0x54>
 800c734:	ebba 0b04 	subs.w	fp, sl, r4
 800c738:	d00b      	beq.n	800c752 <_svfiprintf_r+0x7e>
 800c73a:	465b      	mov	r3, fp
 800c73c:	4622      	mov	r2, r4
 800c73e:	4629      	mov	r1, r5
 800c740:	4638      	mov	r0, r7
 800c742:	f7ff ff6c 	bl	800c61e <__ssputs_r>
 800c746:	3001      	adds	r0, #1
 800c748:	f000 80a7 	beq.w	800c89a <_svfiprintf_r+0x1c6>
 800c74c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c74e:	445a      	add	r2, fp
 800c750:	9209      	str	r2, [sp, #36]	@ 0x24
 800c752:	f89a 3000 	ldrb.w	r3, [sl]
 800c756:	2b00      	cmp	r3, #0
 800c758:	f000 809f 	beq.w	800c89a <_svfiprintf_r+0x1c6>
 800c75c:	2300      	movs	r3, #0
 800c75e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c762:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c766:	f10a 0a01 	add.w	sl, sl, #1
 800c76a:	9304      	str	r3, [sp, #16]
 800c76c:	9307      	str	r3, [sp, #28]
 800c76e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c772:	931a      	str	r3, [sp, #104]	@ 0x68
 800c774:	4654      	mov	r4, sl
 800c776:	2205      	movs	r2, #5
 800c778:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c77c:	484e      	ldr	r0, [pc, #312]	@ (800c8b8 <_svfiprintf_r+0x1e4>)
 800c77e:	f7f3 fd2f 	bl	80001e0 <memchr>
 800c782:	9a04      	ldr	r2, [sp, #16]
 800c784:	b9d8      	cbnz	r0, 800c7be <_svfiprintf_r+0xea>
 800c786:	06d0      	lsls	r0, r2, #27
 800c788:	bf44      	itt	mi
 800c78a:	2320      	movmi	r3, #32
 800c78c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c790:	0711      	lsls	r1, r2, #28
 800c792:	bf44      	itt	mi
 800c794:	232b      	movmi	r3, #43	@ 0x2b
 800c796:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c79a:	f89a 3000 	ldrb.w	r3, [sl]
 800c79e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7a0:	d015      	beq.n	800c7ce <_svfiprintf_r+0xfa>
 800c7a2:	9a07      	ldr	r2, [sp, #28]
 800c7a4:	4654      	mov	r4, sl
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	f04f 0c0a 	mov.w	ip, #10
 800c7ac:	4621      	mov	r1, r4
 800c7ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7b2:	3b30      	subs	r3, #48	@ 0x30
 800c7b4:	2b09      	cmp	r3, #9
 800c7b6:	d94b      	bls.n	800c850 <_svfiprintf_r+0x17c>
 800c7b8:	b1b0      	cbz	r0, 800c7e8 <_svfiprintf_r+0x114>
 800c7ba:	9207      	str	r2, [sp, #28]
 800c7bc:	e014      	b.n	800c7e8 <_svfiprintf_r+0x114>
 800c7be:	eba0 0308 	sub.w	r3, r0, r8
 800c7c2:	fa09 f303 	lsl.w	r3, r9, r3
 800c7c6:	4313      	orrs	r3, r2
 800c7c8:	9304      	str	r3, [sp, #16]
 800c7ca:	46a2      	mov	sl, r4
 800c7cc:	e7d2      	b.n	800c774 <_svfiprintf_r+0xa0>
 800c7ce:	9b03      	ldr	r3, [sp, #12]
 800c7d0:	1d19      	adds	r1, r3, #4
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	9103      	str	r1, [sp, #12]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	bfbb      	ittet	lt
 800c7da:	425b      	neglt	r3, r3
 800c7dc:	f042 0202 	orrlt.w	r2, r2, #2
 800c7e0:	9307      	strge	r3, [sp, #28]
 800c7e2:	9307      	strlt	r3, [sp, #28]
 800c7e4:	bfb8      	it	lt
 800c7e6:	9204      	strlt	r2, [sp, #16]
 800c7e8:	7823      	ldrb	r3, [r4, #0]
 800c7ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7ec:	d10a      	bne.n	800c804 <_svfiprintf_r+0x130>
 800c7ee:	7863      	ldrb	r3, [r4, #1]
 800c7f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7f2:	d132      	bne.n	800c85a <_svfiprintf_r+0x186>
 800c7f4:	9b03      	ldr	r3, [sp, #12]
 800c7f6:	1d1a      	adds	r2, r3, #4
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	9203      	str	r2, [sp, #12]
 800c7fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c800:	3402      	adds	r4, #2
 800c802:	9305      	str	r3, [sp, #20]
 800c804:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c8c8 <_svfiprintf_r+0x1f4>
 800c808:	7821      	ldrb	r1, [r4, #0]
 800c80a:	2203      	movs	r2, #3
 800c80c:	4650      	mov	r0, sl
 800c80e:	f7f3 fce7 	bl	80001e0 <memchr>
 800c812:	b138      	cbz	r0, 800c824 <_svfiprintf_r+0x150>
 800c814:	9b04      	ldr	r3, [sp, #16]
 800c816:	eba0 000a 	sub.w	r0, r0, sl
 800c81a:	2240      	movs	r2, #64	@ 0x40
 800c81c:	4082      	lsls	r2, r0
 800c81e:	4313      	orrs	r3, r2
 800c820:	3401      	adds	r4, #1
 800c822:	9304      	str	r3, [sp, #16]
 800c824:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c828:	4824      	ldr	r0, [pc, #144]	@ (800c8bc <_svfiprintf_r+0x1e8>)
 800c82a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c82e:	2206      	movs	r2, #6
 800c830:	f7f3 fcd6 	bl	80001e0 <memchr>
 800c834:	2800      	cmp	r0, #0
 800c836:	d036      	beq.n	800c8a6 <_svfiprintf_r+0x1d2>
 800c838:	4b21      	ldr	r3, [pc, #132]	@ (800c8c0 <_svfiprintf_r+0x1ec>)
 800c83a:	bb1b      	cbnz	r3, 800c884 <_svfiprintf_r+0x1b0>
 800c83c:	9b03      	ldr	r3, [sp, #12]
 800c83e:	3307      	adds	r3, #7
 800c840:	f023 0307 	bic.w	r3, r3, #7
 800c844:	3308      	adds	r3, #8
 800c846:	9303      	str	r3, [sp, #12]
 800c848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c84a:	4433      	add	r3, r6
 800c84c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c84e:	e76a      	b.n	800c726 <_svfiprintf_r+0x52>
 800c850:	fb0c 3202 	mla	r2, ip, r2, r3
 800c854:	460c      	mov	r4, r1
 800c856:	2001      	movs	r0, #1
 800c858:	e7a8      	b.n	800c7ac <_svfiprintf_r+0xd8>
 800c85a:	2300      	movs	r3, #0
 800c85c:	3401      	adds	r4, #1
 800c85e:	9305      	str	r3, [sp, #20]
 800c860:	4619      	mov	r1, r3
 800c862:	f04f 0c0a 	mov.w	ip, #10
 800c866:	4620      	mov	r0, r4
 800c868:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c86c:	3a30      	subs	r2, #48	@ 0x30
 800c86e:	2a09      	cmp	r2, #9
 800c870:	d903      	bls.n	800c87a <_svfiprintf_r+0x1a6>
 800c872:	2b00      	cmp	r3, #0
 800c874:	d0c6      	beq.n	800c804 <_svfiprintf_r+0x130>
 800c876:	9105      	str	r1, [sp, #20]
 800c878:	e7c4      	b.n	800c804 <_svfiprintf_r+0x130>
 800c87a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c87e:	4604      	mov	r4, r0
 800c880:	2301      	movs	r3, #1
 800c882:	e7f0      	b.n	800c866 <_svfiprintf_r+0x192>
 800c884:	ab03      	add	r3, sp, #12
 800c886:	9300      	str	r3, [sp, #0]
 800c888:	462a      	mov	r2, r5
 800c88a:	4b0e      	ldr	r3, [pc, #56]	@ (800c8c4 <_svfiprintf_r+0x1f0>)
 800c88c:	a904      	add	r1, sp, #16
 800c88e:	4638      	mov	r0, r7
 800c890:	f7fc fe92 	bl	80095b8 <_printf_float>
 800c894:	1c42      	adds	r2, r0, #1
 800c896:	4606      	mov	r6, r0
 800c898:	d1d6      	bne.n	800c848 <_svfiprintf_r+0x174>
 800c89a:	89ab      	ldrh	r3, [r5, #12]
 800c89c:	065b      	lsls	r3, r3, #25
 800c89e:	f53f af2d 	bmi.w	800c6fc <_svfiprintf_r+0x28>
 800c8a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c8a4:	e72c      	b.n	800c700 <_svfiprintf_r+0x2c>
 800c8a6:	ab03      	add	r3, sp, #12
 800c8a8:	9300      	str	r3, [sp, #0]
 800c8aa:	462a      	mov	r2, r5
 800c8ac:	4b05      	ldr	r3, [pc, #20]	@ (800c8c4 <_svfiprintf_r+0x1f0>)
 800c8ae:	a904      	add	r1, sp, #16
 800c8b0:	4638      	mov	r0, r7
 800c8b2:	f7fd f919 	bl	8009ae8 <_printf_i>
 800c8b6:	e7ed      	b.n	800c894 <_svfiprintf_r+0x1c0>
 800c8b8:	08012f30 	.word	0x08012f30
 800c8bc:	08012f3a 	.word	0x08012f3a
 800c8c0:	080095b9 	.word	0x080095b9
 800c8c4:	0800c61f 	.word	0x0800c61f
 800c8c8:	08012f36 	.word	0x08012f36

0800c8cc <malloc>:
 800c8cc:	4b02      	ldr	r3, [pc, #8]	@ (800c8d8 <malloc+0xc>)
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	6818      	ldr	r0, [r3, #0]
 800c8d2:	f000 b825 	b.w	800c920 <_malloc_r>
 800c8d6:	bf00      	nop
 800c8d8:	20000188 	.word	0x20000188

0800c8dc <sbrk_aligned>:
 800c8dc:	b570      	push	{r4, r5, r6, lr}
 800c8de:	4e0f      	ldr	r6, [pc, #60]	@ (800c91c <sbrk_aligned+0x40>)
 800c8e0:	460c      	mov	r4, r1
 800c8e2:	6831      	ldr	r1, [r6, #0]
 800c8e4:	4605      	mov	r5, r0
 800c8e6:	b911      	cbnz	r1, 800c8ee <sbrk_aligned+0x12>
 800c8e8:	f000 feca 	bl	800d680 <_sbrk_r>
 800c8ec:	6030      	str	r0, [r6, #0]
 800c8ee:	4621      	mov	r1, r4
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	f000 fec5 	bl	800d680 <_sbrk_r>
 800c8f6:	1c43      	adds	r3, r0, #1
 800c8f8:	d103      	bne.n	800c902 <sbrk_aligned+0x26>
 800c8fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c8fe:	4620      	mov	r0, r4
 800c900:	bd70      	pop	{r4, r5, r6, pc}
 800c902:	1cc4      	adds	r4, r0, #3
 800c904:	f024 0403 	bic.w	r4, r4, #3
 800c908:	42a0      	cmp	r0, r4
 800c90a:	d0f8      	beq.n	800c8fe <sbrk_aligned+0x22>
 800c90c:	1a21      	subs	r1, r4, r0
 800c90e:	4628      	mov	r0, r5
 800c910:	f000 feb6 	bl	800d680 <_sbrk_r>
 800c914:	3001      	adds	r0, #1
 800c916:	d1f2      	bne.n	800c8fe <sbrk_aligned+0x22>
 800c918:	e7ef      	b.n	800c8fa <sbrk_aligned+0x1e>
 800c91a:	bf00      	nop
 800c91c:	200054ec 	.word	0x200054ec

0800c920 <_malloc_r>:
 800c920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c924:	1ccd      	adds	r5, r1, #3
 800c926:	f025 0503 	bic.w	r5, r5, #3
 800c92a:	3508      	adds	r5, #8
 800c92c:	2d0c      	cmp	r5, #12
 800c92e:	bf38      	it	cc
 800c930:	250c      	movcc	r5, #12
 800c932:	2d00      	cmp	r5, #0
 800c934:	4606      	mov	r6, r0
 800c936:	db01      	blt.n	800c93c <_malloc_r+0x1c>
 800c938:	42a9      	cmp	r1, r5
 800c93a:	d904      	bls.n	800c946 <_malloc_r+0x26>
 800c93c:	230c      	movs	r3, #12
 800c93e:	6033      	str	r3, [r6, #0]
 800c940:	2000      	movs	r0, #0
 800c942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c946:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca1c <_malloc_r+0xfc>
 800c94a:	f000 f927 	bl	800cb9c <__malloc_lock>
 800c94e:	f8d8 3000 	ldr.w	r3, [r8]
 800c952:	461c      	mov	r4, r3
 800c954:	bb44      	cbnz	r4, 800c9a8 <_malloc_r+0x88>
 800c956:	4629      	mov	r1, r5
 800c958:	4630      	mov	r0, r6
 800c95a:	f7ff ffbf 	bl	800c8dc <sbrk_aligned>
 800c95e:	1c43      	adds	r3, r0, #1
 800c960:	4604      	mov	r4, r0
 800c962:	d158      	bne.n	800ca16 <_malloc_r+0xf6>
 800c964:	f8d8 4000 	ldr.w	r4, [r8]
 800c968:	4627      	mov	r7, r4
 800c96a:	2f00      	cmp	r7, #0
 800c96c:	d143      	bne.n	800c9f6 <_malloc_r+0xd6>
 800c96e:	2c00      	cmp	r4, #0
 800c970:	d04b      	beq.n	800ca0a <_malloc_r+0xea>
 800c972:	6823      	ldr	r3, [r4, #0]
 800c974:	4639      	mov	r1, r7
 800c976:	4630      	mov	r0, r6
 800c978:	eb04 0903 	add.w	r9, r4, r3
 800c97c:	f000 fe80 	bl	800d680 <_sbrk_r>
 800c980:	4581      	cmp	r9, r0
 800c982:	d142      	bne.n	800ca0a <_malloc_r+0xea>
 800c984:	6821      	ldr	r1, [r4, #0]
 800c986:	1a6d      	subs	r5, r5, r1
 800c988:	4629      	mov	r1, r5
 800c98a:	4630      	mov	r0, r6
 800c98c:	f7ff ffa6 	bl	800c8dc <sbrk_aligned>
 800c990:	3001      	adds	r0, #1
 800c992:	d03a      	beq.n	800ca0a <_malloc_r+0xea>
 800c994:	6823      	ldr	r3, [r4, #0]
 800c996:	442b      	add	r3, r5
 800c998:	6023      	str	r3, [r4, #0]
 800c99a:	f8d8 3000 	ldr.w	r3, [r8]
 800c99e:	685a      	ldr	r2, [r3, #4]
 800c9a0:	bb62      	cbnz	r2, 800c9fc <_malloc_r+0xdc>
 800c9a2:	f8c8 7000 	str.w	r7, [r8]
 800c9a6:	e00f      	b.n	800c9c8 <_malloc_r+0xa8>
 800c9a8:	6822      	ldr	r2, [r4, #0]
 800c9aa:	1b52      	subs	r2, r2, r5
 800c9ac:	d420      	bmi.n	800c9f0 <_malloc_r+0xd0>
 800c9ae:	2a0b      	cmp	r2, #11
 800c9b0:	d917      	bls.n	800c9e2 <_malloc_r+0xc2>
 800c9b2:	1961      	adds	r1, r4, r5
 800c9b4:	42a3      	cmp	r3, r4
 800c9b6:	6025      	str	r5, [r4, #0]
 800c9b8:	bf18      	it	ne
 800c9ba:	6059      	strne	r1, [r3, #4]
 800c9bc:	6863      	ldr	r3, [r4, #4]
 800c9be:	bf08      	it	eq
 800c9c0:	f8c8 1000 	streq.w	r1, [r8]
 800c9c4:	5162      	str	r2, [r4, r5]
 800c9c6:	604b      	str	r3, [r1, #4]
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	f000 f8ed 	bl	800cba8 <__malloc_unlock>
 800c9ce:	f104 000b 	add.w	r0, r4, #11
 800c9d2:	1d23      	adds	r3, r4, #4
 800c9d4:	f020 0007 	bic.w	r0, r0, #7
 800c9d8:	1ac2      	subs	r2, r0, r3
 800c9da:	bf1c      	itt	ne
 800c9dc:	1a1b      	subne	r3, r3, r0
 800c9de:	50a3      	strne	r3, [r4, r2]
 800c9e0:	e7af      	b.n	800c942 <_malloc_r+0x22>
 800c9e2:	6862      	ldr	r2, [r4, #4]
 800c9e4:	42a3      	cmp	r3, r4
 800c9e6:	bf0c      	ite	eq
 800c9e8:	f8c8 2000 	streq.w	r2, [r8]
 800c9ec:	605a      	strne	r2, [r3, #4]
 800c9ee:	e7eb      	b.n	800c9c8 <_malloc_r+0xa8>
 800c9f0:	4623      	mov	r3, r4
 800c9f2:	6864      	ldr	r4, [r4, #4]
 800c9f4:	e7ae      	b.n	800c954 <_malloc_r+0x34>
 800c9f6:	463c      	mov	r4, r7
 800c9f8:	687f      	ldr	r7, [r7, #4]
 800c9fa:	e7b6      	b.n	800c96a <_malloc_r+0x4a>
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	42a3      	cmp	r3, r4
 800ca02:	d1fb      	bne.n	800c9fc <_malloc_r+0xdc>
 800ca04:	2300      	movs	r3, #0
 800ca06:	6053      	str	r3, [r2, #4]
 800ca08:	e7de      	b.n	800c9c8 <_malloc_r+0xa8>
 800ca0a:	230c      	movs	r3, #12
 800ca0c:	6033      	str	r3, [r6, #0]
 800ca0e:	4630      	mov	r0, r6
 800ca10:	f000 f8ca 	bl	800cba8 <__malloc_unlock>
 800ca14:	e794      	b.n	800c940 <_malloc_r+0x20>
 800ca16:	6005      	str	r5, [r0, #0]
 800ca18:	e7d6      	b.n	800c9c8 <_malloc_r+0xa8>
 800ca1a:	bf00      	nop
 800ca1c:	200054f0 	.word	0x200054f0

0800ca20 <__ascii_mbtowc>:
 800ca20:	b082      	sub	sp, #8
 800ca22:	b901      	cbnz	r1, 800ca26 <__ascii_mbtowc+0x6>
 800ca24:	a901      	add	r1, sp, #4
 800ca26:	b142      	cbz	r2, 800ca3a <__ascii_mbtowc+0x1a>
 800ca28:	b14b      	cbz	r3, 800ca3e <__ascii_mbtowc+0x1e>
 800ca2a:	7813      	ldrb	r3, [r2, #0]
 800ca2c:	600b      	str	r3, [r1, #0]
 800ca2e:	7812      	ldrb	r2, [r2, #0]
 800ca30:	1e10      	subs	r0, r2, #0
 800ca32:	bf18      	it	ne
 800ca34:	2001      	movne	r0, #1
 800ca36:	b002      	add	sp, #8
 800ca38:	4770      	bx	lr
 800ca3a:	4610      	mov	r0, r2
 800ca3c:	e7fb      	b.n	800ca36 <__ascii_mbtowc+0x16>
 800ca3e:	f06f 0001 	mvn.w	r0, #1
 800ca42:	e7f8      	b.n	800ca36 <__ascii_mbtowc+0x16>

0800ca44 <__sflush_r>:
 800ca44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca4c:	0716      	lsls	r6, r2, #28
 800ca4e:	4605      	mov	r5, r0
 800ca50:	460c      	mov	r4, r1
 800ca52:	d454      	bmi.n	800cafe <__sflush_r+0xba>
 800ca54:	684b      	ldr	r3, [r1, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	dc02      	bgt.n	800ca60 <__sflush_r+0x1c>
 800ca5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	dd48      	ble.n	800caf2 <__sflush_r+0xae>
 800ca60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca62:	2e00      	cmp	r6, #0
 800ca64:	d045      	beq.n	800caf2 <__sflush_r+0xae>
 800ca66:	2300      	movs	r3, #0
 800ca68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca6c:	682f      	ldr	r7, [r5, #0]
 800ca6e:	6a21      	ldr	r1, [r4, #32]
 800ca70:	602b      	str	r3, [r5, #0]
 800ca72:	d030      	beq.n	800cad6 <__sflush_r+0x92>
 800ca74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca76:	89a3      	ldrh	r3, [r4, #12]
 800ca78:	0759      	lsls	r1, r3, #29
 800ca7a:	d505      	bpl.n	800ca88 <__sflush_r+0x44>
 800ca7c:	6863      	ldr	r3, [r4, #4]
 800ca7e:	1ad2      	subs	r2, r2, r3
 800ca80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca82:	b10b      	cbz	r3, 800ca88 <__sflush_r+0x44>
 800ca84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca86:	1ad2      	subs	r2, r2, r3
 800ca88:	2300      	movs	r3, #0
 800ca8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca8c:	6a21      	ldr	r1, [r4, #32]
 800ca8e:	4628      	mov	r0, r5
 800ca90:	47b0      	blx	r6
 800ca92:	1c43      	adds	r3, r0, #1
 800ca94:	89a3      	ldrh	r3, [r4, #12]
 800ca96:	d106      	bne.n	800caa6 <__sflush_r+0x62>
 800ca98:	6829      	ldr	r1, [r5, #0]
 800ca9a:	291d      	cmp	r1, #29
 800ca9c:	d82b      	bhi.n	800caf6 <__sflush_r+0xb2>
 800ca9e:	4a2a      	ldr	r2, [pc, #168]	@ (800cb48 <__sflush_r+0x104>)
 800caa0:	40ca      	lsrs	r2, r1
 800caa2:	07d6      	lsls	r6, r2, #31
 800caa4:	d527      	bpl.n	800caf6 <__sflush_r+0xb2>
 800caa6:	2200      	movs	r2, #0
 800caa8:	6062      	str	r2, [r4, #4]
 800caaa:	04d9      	lsls	r1, r3, #19
 800caac:	6922      	ldr	r2, [r4, #16]
 800caae:	6022      	str	r2, [r4, #0]
 800cab0:	d504      	bpl.n	800cabc <__sflush_r+0x78>
 800cab2:	1c42      	adds	r2, r0, #1
 800cab4:	d101      	bne.n	800caba <__sflush_r+0x76>
 800cab6:	682b      	ldr	r3, [r5, #0]
 800cab8:	b903      	cbnz	r3, 800cabc <__sflush_r+0x78>
 800caba:	6560      	str	r0, [r4, #84]	@ 0x54
 800cabc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cabe:	602f      	str	r7, [r5, #0]
 800cac0:	b1b9      	cbz	r1, 800caf2 <__sflush_r+0xae>
 800cac2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cac6:	4299      	cmp	r1, r3
 800cac8:	d002      	beq.n	800cad0 <__sflush_r+0x8c>
 800caca:	4628      	mov	r0, r5
 800cacc:	f7ff fa24 	bl	800bf18 <_free_r>
 800cad0:	2300      	movs	r3, #0
 800cad2:	6363      	str	r3, [r4, #52]	@ 0x34
 800cad4:	e00d      	b.n	800caf2 <__sflush_r+0xae>
 800cad6:	2301      	movs	r3, #1
 800cad8:	4628      	mov	r0, r5
 800cada:	47b0      	blx	r6
 800cadc:	4602      	mov	r2, r0
 800cade:	1c50      	adds	r0, r2, #1
 800cae0:	d1c9      	bne.n	800ca76 <__sflush_r+0x32>
 800cae2:	682b      	ldr	r3, [r5, #0]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d0c6      	beq.n	800ca76 <__sflush_r+0x32>
 800cae8:	2b1d      	cmp	r3, #29
 800caea:	d001      	beq.n	800caf0 <__sflush_r+0xac>
 800caec:	2b16      	cmp	r3, #22
 800caee:	d11e      	bne.n	800cb2e <__sflush_r+0xea>
 800caf0:	602f      	str	r7, [r5, #0]
 800caf2:	2000      	movs	r0, #0
 800caf4:	e022      	b.n	800cb3c <__sflush_r+0xf8>
 800caf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cafa:	b21b      	sxth	r3, r3
 800cafc:	e01b      	b.n	800cb36 <__sflush_r+0xf2>
 800cafe:	690f      	ldr	r7, [r1, #16]
 800cb00:	2f00      	cmp	r7, #0
 800cb02:	d0f6      	beq.n	800caf2 <__sflush_r+0xae>
 800cb04:	0793      	lsls	r3, r2, #30
 800cb06:	680e      	ldr	r6, [r1, #0]
 800cb08:	bf08      	it	eq
 800cb0a:	694b      	ldreq	r3, [r1, #20]
 800cb0c:	600f      	str	r7, [r1, #0]
 800cb0e:	bf18      	it	ne
 800cb10:	2300      	movne	r3, #0
 800cb12:	eba6 0807 	sub.w	r8, r6, r7
 800cb16:	608b      	str	r3, [r1, #8]
 800cb18:	f1b8 0f00 	cmp.w	r8, #0
 800cb1c:	dde9      	ble.n	800caf2 <__sflush_r+0xae>
 800cb1e:	6a21      	ldr	r1, [r4, #32]
 800cb20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cb22:	4643      	mov	r3, r8
 800cb24:	463a      	mov	r2, r7
 800cb26:	4628      	mov	r0, r5
 800cb28:	47b0      	blx	r6
 800cb2a:	2800      	cmp	r0, #0
 800cb2c:	dc08      	bgt.n	800cb40 <__sflush_r+0xfc>
 800cb2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb36:	81a3      	strh	r3, [r4, #12]
 800cb38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb40:	4407      	add	r7, r0
 800cb42:	eba8 0800 	sub.w	r8, r8, r0
 800cb46:	e7e7      	b.n	800cb18 <__sflush_r+0xd4>
 800cb48:	20400001 	.word	0x20400001

0800cb4c <_fflush_r>:
 800cb4c:	b538      	push	{r3, r4, r5, lr}
 800cb4e:	690b      	ldr	r3, [r1, #16]
 800cb50:	4605      	mov	r5, r0
 800cb52:	460c      	mov	r4, r1
 800cb54:	b913      	cbnz	r3, 800cb5c <_fflush_r+0x10>
 800cb56:	2500      	movs	r5, #0
 800cb58:	4628      	mov	r0, r5
 800cb5a:	bd38      	pop	{r3, r4, r5, pc}
 800cb5c:	b118      	cbz	r0, 800cb66 <_fflush_r+0x1a>
 800cb5e:	6a03      	ldr	r3, [r0, #32]
 800cb60:	b90b      	cbnz	r3, 800cb66 <_fflush_r+0x1a>
 800cb62:	f7fd fb9b 	bl	800a29c <__sinit>
 800cb66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d0f3      	beq.n	800cb56 <_fflush_r+0xa>
 800cb6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb70:	07d0      	lsls	r0, r2, #31
 800cb72:	d404      	bmi.n	800cb7e <_fflush_r+0x32>
 800cb74:	0599      	lsls	r1, r3, #22
 800cb76:	d402      	bmi.n	800cb7e <_fflush_r+0x32>
 800cb78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb7a:	f7fe faf0 	bl	800b15e <__retarget_lock_acquire_recursive>
 800cb7e:	4628      	mov	r0, r5
 800cb80:	4621      	mov	r1, r4
 800cb82:	f7ff ff5f 	bl	800ca44 <__sflush_r>
 800cb86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb88:	07da      	lsls	r2, r3, #31
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	d4e4      	bmi.n	800cb58 <_fflush_r+0xc>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	059b      	lsls	r3, r3, #22
 800cb92:	d4e1      	bmi.n	800cb58 <_fflush_r+0xc>
 800cb94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb96:	f7fe fae3 	bl	800b160 <__retarget_lock_release_recursive>
 800cb9a:	e7dd      	b.n	800cb58 <_fflush_r+0xc>

0800cb9c <__malloc_lock>:
 800cb9c:	4801      	ldr	r0, [pc, #4]	@ (800cba4 <__malloc_lock+0x8>)
 800cb9e:	f7fe bade 	b.w	800b15e <__retarget_lock_acquire_recursive>
 800cba2:	bf00      	nop
 800cba4:	200054e4 	.word	0x200054e4

0800cba8 <__malloc_unlock>:
 800cba8:	4801      	ldr	r0, [pc, #4]	@ (800cbb0 <__malloc_unlock+0x8>)
 800cbaa:	f7fe bad9 	b.w	800b160 <__retarget_lock_release_recursive>
 800cbae:	bf00      	nop
 800cbb0:	200054e4 	.word	0x200054e4

0800cbb4 <_Balloc>:
 800cbb4:	b570      	push	{r4, r5, r6, lr}
 800cbb6:	69c6      	ldr	r6, [r0, #28]
 800cbb8:	4604      	mov	r4, r0
 800cbba:	460d      	mov	r5, r1
 800cbbc:	b976      	cbnz	r6, 800cbdc <_Balloc+0x28>
 800cbbe:	2010      	movs	r0, #16
 800cbc0:	f7ff fe84 	bl	800c8cc <malloc>
 800cbc4:	4602      	mov	r2, r0
 800cbc6:	61e0      	str	r0, [r4, #28]
 800cbc8:	b920      	cbnz	r0, 800cbd4 <_Balloc+0x20>
 800cbca:	4b18      	ldr	r3, [pc, #96]	@ (800cc2c <_Balloc+0x78>)
 800cbcc:	4818      	ldr	r0, [pc, #96]	@ (800cc30 <_Balloc+0x7c>)
 800cbce:	216b      	movs	r1, #107	@ 0x6b
 800cbd0:	f000 fd88 	bl	800d6e4 <__assert_func>
 800cbd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbd8:	6006      	str	r6, [r0, #0]
 800cbda:	60c6      	str	r6, [r0, #12]
 800cbdc:	69e6      	ldr	r6, [r4, #28]
 800cbde:	68f3      	ldr	r3, [r6, #12]
 800cbe0:	b183      	cbz	r3, 800cc04 <_Balloc+0x50>
 800cbe2:	69e3      	ldr	r3, [r4, #28]
 800cbe4:	68db      	ldr	r3, [r3, #12]
 800cbe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cbea:	b9b8      	cbnz	r0, 800cc1c <_Balloc+0x68>
 800cbec:	2101      	movs	r1, #1
 800cbee:	fa01 f605 	lsl.w	r6, r1, r5
 800cbf2:	1d72      	adds	r2, r6, #5
 800cbf4:	0092      	lsls	r2, r2, #2
 800cbf6:	4620      	mov	r0, r4
 800cbf8:	f000 fd92 	bl	800d720 <_calloc_r>
 800cbfc:	b160      	cbz	r0, 800cc18 <_Balloc+0x64>
 800cbfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc02:	e00e      	b.n	800cc22 <_Balloc+0x6e>
 800cc04:	2221      	movs	r2, #33	@ 0x21
 800cc06:	2104      	movs	r1, #4
 800cc08:	4620      	mov	r0, r4
 800cc0a:	f000 fd89 	bl	800d720 <_calloc_r>
 800cc0e:	69e3      	ldr	r3, [r4, #28]
 800cc10:	60f0      	str	r0, [r6, #12]
 800cc12:	68db      	ldr	r3, [r3, #12]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d1e4      	bne.n	800cbe2 <_Balloc+0x2e>
 800cc18:	2000      	movs	r0, #0
 800cc1a:	bd70      	pop	{r4, r5, r6, pc}
 800cc1c:	6802      	ldr	r2, [r0, #0]
 800cc1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc22:	2300      	movs	r3, #0
 800cc24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc28:	e7f7      	b.n	800cc1a <_Balloc+0x66>
 800cc2a:	bf00      	nop
 800cc2c:	08012e50 	.word	0x08012e50
 800cc30:	08012f41 	.word	0x08012f41

0800cc34 <_Bfree>:
 800cc34:	b570      	push	{r4, r5, r6, lr}
 800cc36:	69c6      	ldr	r6, [r0, #28]
 800cc38:	4605      	mov	r5, r0
 800cc3a:	460c      	mov	r4, r1
 800cc3c:	b976      	cbnz	r6, 800cc5c <_Bfree+0x28>
 800cc3e:	2010      	movs	r0, #16
 800cc40:	f7ff fe44 	bl	800c8cc <malloc>
 800cc44:	4602      	mov	r2, r0
 800cc46:	61e8      	str	r0, [r5, #28]
 800cc48:	b920      	cbnz	r0, 800cc54 <_Bfree+0x20>
 800cc4a:	4b09      	ldr	r3, [pc, #36]	@ (800cc70 <_Bfree+0x3c>)
 800cc4c:	4809      	ldr	r0, [pc, #36]	@ (800cc74 <_Bfree+0x40>)
 800cc4e:	218f      	movs	r1, #143	@ 0x8f
 800cc50:	f000 fd48 	bl	800d6e4 <__assert_func>
 800cc54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc58:	6006      	str	r6, [r0, #0]
 800cc5a:	60c6      	str	r6, [r0, #12]
 800cc5c:	b13c      	cbz	r4, 800cc6e <_Bfree+0x3a>
 800cc5e:	69eb      	ldr	r3, [r5, #28]
 800cc60:	6862      	ldr	r2, [r4, #4]
 800cc62:	68db      	ldr	r3, [r3, #12]
 800cc64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cc68:	6021      	str	r1, [r4, #0]
 800cc6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cc6e:	bd70      	pop	{r4, r5, r6, pc}
 800cc70:	08012e50 	.word	0x08012e50
 800cc74:	08012f41 	.word	0x08012f41

0800cc78 <__multadd>:
 800cc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc7c:	690d      	ldr	r5, [r1, #16]
 800cc7e:	4607      	mov	r7, r0
 800cc80:	460c      	mov	r4, r1
 800cc82:	461e      	mov	r6, r3
 800cc84:	f101 0c14 	add.w	ip, r1, #20
 800cc88:	2000      	movs	r0, #0
 800cc8a:	f8dc 3000 	ldr.w	r3, [ip]
 800cc8e:	b299      	uxth	r1, r3
 800cc90:	fb02 6101 	mla	r1, r2, r1, r6
 800cc94:	0c1e      	lsrs	r6, r3, #16
 800cc96:	0c0b      	lsrs	r3, r1, #16
 800cc98:	fb02 3306 	mla	r3, r2, r6, r3
 800cc9c:	b289      	uxth	r1, r1
 800cc9e:	3001      	adds	r0, #1
 800cca0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cca4:	4285      	cmp	r5, r0
 800cca6:	f84c 1b04 	str.w	r1, [ip], #4
 800ccaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ccae:	dcec      	bgt.n	800cc8a <__multadd+0x12>
 800ccb0:	b30e      	cbz	r6, 800ccf6 <__multadd+0x7e>
 800ccb2:	68a3      	ldr	r3, [r4, #8]
 800ccb4:	42ab      	cmp	r3, r5
 800ccb6:	dc19      	bgt.n	800ccec <__multadd+0x74>
 800ccb8:	6861      	ldr	r1, [r4, #4]
 800ccba:	4638      	mov	r0, r7
 800ccbc:	3101      	adds	r1, #1
 800ccbe:	f7ff ff79 	bl	800cbb4 <_Balloc>
 800ccc2:	4680      	mov	r8, r0
 800ccc4:	b928      	cbnz	r0, 800ccd2 <__multadd+0x5a>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	4b0c      	ldr	r3, [pc, #48]	@ (800ccfc <__multadd+0x84>)
 800ccca:	480d      	ldr	r0, [pc, #52]	@ (800cd00 <__multadd+0x88>)
 800cccc:	21ba      	movs	r1, #186	@ 0xba
 800ccce:	f000 fd09 	bl	800d6e4 <__assert_func>
 800ccd2:	6922      	ldr	r2, [r4, #16]
 800ccd4:	3202      	adds	r2, #2
 800ccd6:	f104 010c 	add.w	r1, r4, #12
 800ccda:	0092      	lsls	r2, r2, #2
 800ccdc:	300c      	adds	r0, #12
 800ccde:	f7fe faa3 	bl	800b228 <memcpy>
 800cce2:	4621      	mov	r1, r4
 800cce4:	4638      	mov	r0, r7
 800cce6:	f7ff ffa5 	bl	800cc34 <_Bfree>
 800ccea:	4644      	mov	r4, r8
 800ccec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ccf0:	3501      	adds	r5, #1
 800ccf2:	615e      	str	r6, [r3, #20]
 800ccf4:	6125      	str	r5, [r4, #16]
 800ccf6:	4620      	mov	r0, r4
 800ccf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccfc:	08012ebf 	.word	0x08012ebf
 800cd00:	08012f41 	.word	0x08012f41

0800cd04 <__s2b>:
 800cd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd08:	460c      	mov	r4, r1
 800cd0a:	4615      	mov	r5, r2
 800cd0c:	461f      	mov	r7, r3
 800cd0e:	2209      	movs	r2, #9
 800cd10:	3308      	adds	r3, #8
 800cd12:	4606      	mov	r6, r0
 800cd14:	fb93 f3f2 	sdiv	r3, r3, r2
 800cd18:	2100      	movs	r1, #0
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	db09      	blt.n	800cd34 <__s2b+0x30>
 800cd20:	4630      	mov	r0, r6
 800cd22:	f7ff ff47 	bl	800cbb4 <_Balloc>
 800cd26:	b940      	cbnz	r0, 800cd3a <__s2b+0x36>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	4b19      	ldr	r3, [pc, #100]	@ (800cd90 <__s2b+0x8c>)
 800cd2c:	4819      	ldr	r0, [pc, #100]	@ (800cd94 <__s2b+0x90>)
 800cd2e:	21d3      	movs	r1, #211	@ 0xd3
 800cd30:	f000 fcd8 	bl	800d6e4 <__assert_func>
 800cd34:	0052      	lsls	r2, r2, #1
 800cd36:	3101      	adds	r1, #1
 800cd38:	e7f0      	b.n	800cd1c <__s2b+0x18>
 800cd3a:	9b08      	ldr	r3, [sp, #32]
 800cd3c:	6143      	str	r3, [r0, #20]
 800cd3e:	2d09      	cmp	r5, #9
 800cd40:	f04f 0301 	mov.w	r3, #1
 800cd44:	6103      	str	r3, [r0, #16]
 800cd46:	dd16      	ble.n	800cd76 <__s2b+0x72>
 800cd48:	f104 0909 	add.w	r9, r4, #9
 800cd4c:	46c8      	mov	r8, r9
 800cd4e:	442c      	add	r4, r5
 800cd50:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cd54:	4601      	mov	r1, r0
 800cd56:	3b30      	subs	r3, #48	@ 0x30
 800cd58:	220a      	movs	r2, #10
 800cd5a:	4630      	mov	r0, r6
 800cd5c:	f7ff ff8c 	bl	800cc78 <__multadd>
 800cd60:	45a0      	cmp	r8, r4
 800cd62:	d1f5      	bne.n	800cd50 <__s2b+0x4c>
 800cd64:	f1a5 0408 	sub.w	r4, r5, #8
 800cd68:	444c      	add	r4, r9
 800cd6a:	1b2d      	subs	r5, r5, r4
 800cd6c:	1963      	adds	r3, r4, r5
 800cd6e:	42bb      	cmp	r3, r7
 800cd70:	db04      	blt.n	800cd7c <__s2b+0x78>
 800cd72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd76:	340a      	adds	r4, #10
 800cd78:	2509      	movs	r5, #9
 800cd7a:	e7f6      	b.n	800cd6a <__s2b+0x66>
 800cd7c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cd80:	4601      	mov	r1, r0
 800cd82:	3b30      	subs	r3, #48	@ 0x30
 800cd84:	220a      	movs	r2, #10
 800cd86:	4630      	mov	r0, r6
 800cd88:	f7ff ff76 	bl	800cc78 <__multadd>
 800cd8c:	e7ee      	b.n	800cd6c <__s2b+0x68>
 800cd8e:	bf00      	nop
 800cd90:	08012ebf 	.word	0x08012ebf
 800cd94:	08012f41 	.word	0x08012f41

0800cd98 <__hi0bits>:
 800cd98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	bf36      	itet	cc
 800cda0:	0403      	lslcc	r3, r0, #16
 800cda2:	2000      	movcs	r0, #0
 800cda4:	2010      	movcc	r0, #16
 800cda6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cdaa:	bf3c      	itt	cc
 800cdac:	021b      	lslcc	r3, r3, #8
 800cdae:	3008      	addcc	r0, #8
 800cdb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdb4:	bf3c      	itt	cc
 800cdb6:	011b      	lslcc	r3, r3, #4
 800cdb8:	3004      	addcc	r0, #4
 800cdba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdbe:	bf3c      	itt	cc
 800cdc0:	009b      	lslcc	r3, r3, #2
 800cdc2:	3002      	addcc	r0, #2
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	db05      	blt.n	800cdd4 <__hi0bits+0x3c>
 800cdc8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cdcc:	f100 0001 	add.w	r0, r0, #1
 800cdd0:	bf08      	it	eq
 800cdd2:	2020      	moveq	r0, #32
 800cdd4:	4770      	bx	lr

0800cdd6 <__lo0bits>:
 800cdd6:	6803      	ldr	r3, [r0, #0]
 800cdd8:	4602      	mov	r2, r0
 800cdda:	f013 0007 	ands.w	r0, r3, #7
 800cdde:	d00b      	beq.n	800cdf8 <__lo0bits+0x22>
 800cde0:	07d9      	lsls	r1, r3, #31
 800cde2:	d421      	bmi.n	800ce28 <__lo0bits+0x52>
 800cde4:	0798      	lsls	r0, r3, #30
 800cde6:	bf49      	itett	mi
 800cde8:	085b      	lsrmi	r3, r3, #1
 800cdea:	089b      	lsrpl	r3, r3, #2
 800cdec:	2001      	movmi	r0, #1
 800cdee:	6013      	strmi	r3, [r2, #0]
 800cdf0:	bf5c      	itt	pl
 800cdf2:	6013      	strpl	r3, [r2, #0]
 800cdf4:	2002      	movpl	r0, #2
 800cdf6:	4770      	bx	lr
 800cdf8:	b299      	uxth	r1, r3
 800cdfa:	b909      	cbnz	r1, 800ce00 <__lo0bits+0x2a>
 800cdfc:	0c1b      	lsrs	r3, r3, #16
 800cdfe:	2010      	movs	r0, #16
 800ce00:	b2d9      	uxtb	r1, r3
 800ce02:	b909      	cbnz	r1, 800ce08 <__lo0bits+0x32>
 800ce04:	3008      	adds	r0, #8
 800ce06:	0a1b      	lsrs	r3, r3, #8
 800ce08:	0719      	lsls	r1, r3, #28
 800ce0a:	bf04      	itt	eq
 800ce0c:	091b      	lsreq	r3, r3, #4
 800ce0e:	3004      	addeq	r0, #4
 800ce10:	0799      	lsls	r1, r3, #30
 800ce12:	bf04      	itt	eq
 800ce14:	089b      	lsreq	r3, r3, #2
 800ce16:	3002      	addeq	r0, #2
 800ce18:	07d9      	lsls	r1, r3, #31
 800ce1a:	d403      	bmi.n	800ce24 <__lo0bits+0x4e>
 800ce1c:	085b      	lsrs	r3, r3, #1
 800ce1e:	f100 0001 	add.w	r0, r0, #1
 800ce22:	d003      	beq.n	800ce2c <__lo0bits+0x56>
 800ce24:	6013      	str	r3, [r2, #0]
 800ce26:	4770      	bx	lr
 800ce28:	2000      	movs	r0, #0
 800ce2a:	4770      	bx	lr
 800ce2c:	2020      	movs	r0, #32
 800ce2e:	4770      	bx	lr

0800ce30 <__i2b>:
 800ce30:	b510      	push	{r4, lr}
 800ce32:	460c      	mov	r4, r1
 800ce34:	2101      	movs	r1, #1
 800ce36:	f7ff febd 	bl	800cbb4 <_Balloc>
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	b928      	cbnz	r0, 800ce4a <__i2b+0x1a>
 800ce3e:	4b05      	ldr	r3, [pc, #20]	@ (800ce54 <__i2b+0x24>)
 800ce40:	4805      	ldr	r0, [pc, #20]	@ (800ce58 <__i2b+0x28>)
 800ce42:	f240 1145 	movw	r1, #325	@ 0x145
 800ce46:	f000 fc4d 	bl	800d6e4 <__assert_func>
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	6144      	str	r4, [r0, #20]
 800ce4e:	6103      	str	r3, [r0, #16]
 800ce50:	bd10      	pop	{r4, pc}
 800ce52:	bf00      	nop
 800ce54:	08012ebf 	.word	0x08012ebf
 800ce58:	08012f41 	.word	0x08012f41

0800ce5c <__multiply>:
 800ce5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce60:	4617      	mov	r7, r2
 800ce62:	690a      	ldr	r2, [r1, #16]
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	429a      	cmp	r2, r3
 800ce68:	bfa8      	it	ge
 800ce6a:	463b      	movge	r3, r7
 800ce6c:	4689      	mov	r9, r1
 800ce6e:	bfa4      	itt	ge
 800ce70:	460f      	movge	r7, r1
 800ce72:	4699      	movge	r9, r3
 800ce74:	693d      	ldr	r5, [r7, #16]
 800ce76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	6879      	ldr	r1, [r7, #4]
 800ce7e:	eb05 060a 	add.w	r6, r5, sl
 800ce82:	42b3      	cmp	r3, r6
 800ce84:	b085      	sub	sp, #20
 800ce86:	bfb8      	it	lt
 800ce88:	3101      	addlt	r1, #1
 800ce8a:	f7ff fe93 	bl	800cbb4 <_Balloc>
 800ce8e:	b930      	cbnz	r0, 800ce9e <__multiply+0x42>
 800ce90:	4602      	mov	r2, r0
 800ce92:	4b41      	ldr	r3, [pc, #260]	@ (800cf98 <__multiply+0x13c>)
 800ce94:	4841      	ldr	r0, [pc, #260]	@ (800cf9c <__multiply+0x140>)
 800ce96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce9a:	f000 fc23 	bl	800d6e4 <__assert_func>
 800ce9e:	f100 0414 	add.w	r4, r0, #20
 800cea2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cea6:	4623      	mov	r3, r4
 800cea8:	2200      	movs	r2, #0
 800ceaa:	4573      	cmp	r3, lr
 800ceac:	d320      	bcc.n	800cef0 <__multiply+0x94>
 800ceae:	f107 0814 	add.w	r8, r7, #20
 800ceb2:	f109 0114 	add.w	r1, r9, #20
 800ceb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ceba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cebe:	9302      	str	r3, [sp, #8]
 800cec0:	1beb      	subs	r3, r5, r7
 800cec2:	3b15      	subs	r3, #21
 800cec4:	f023 0303 	bic.w	r3, r3, #3
 800cec8:	3304      	adds	r3, #4
 800ceca:	3715      	adds	r7, #21
 800cecc:	42bd      	cmp	r5, r7
 800cece:	bf38      	it	cc
 800ced0:	2304      	movcc	r3, #4
 800ced2:	9301      	str	r3, [sp, #4]
 800ced4:	9b02      	ldr	r3, [sp, #8]
 800ced6:	9103      	str	r1, [sp, #12]
 800ced8:	428b      	cmp	r3, r1
 800ceda:	d80c      	bhi.n	800cef6 <__multiply+0x9a>
 800cedc:	2e00      	cmp	r6, #0
 800cede:	dd03      	ble.n	800cee8 <__multiply+0x8c>
 800cee0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d055      	beq.n	800cf94 <__multiply+0x138>
 800cee8:	6106      	str	r6, [r0, #16]
 800ceea:	b005      	add	sp, #20
 800ceec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cef0:	f843 2b04 	str.w	r2, [r3], #4
 800cef4:	e7d9      	b.n	800ceaa <__multiply+0x4e>
 800cef6:	f8b1 a000 	ldrh.w	sl, [r1]
 800cefa:	f1ba 0f00 	cmp.w	sl, #0
 800cefe:	d01f      	beq.n	800cf40 <__multiply+0xe4>
 800cf00:	46c4      	mov	ip, r8
 800cf02:	46a1      	mov	r9, r4
 800cf04:	2700      	movs	r7, #0
 800cf06:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cf0a:	f8d9 3000 	ldr.w	r3, [r9]
 800cf0e:	fa1f fb82 	uxth.w	fp, r2
 800cf12:	b29b      	uxth	r3, r3
 800cf14:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf18:	443b      	add	r3, r7
 800cf1a:	f8d9 7000 	ldr.w	r7, [r9]
 800cf1e:	0c12      	lsrs	r2, r2, #16
 800cf20:	0c3f      	lsrs	r7, r7, #16
 800cf22:	fb0a 7202 	mla	r2, sl, r2, r7
 800cf26:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf30:	4565      	cmp	r5, ip
 800cf32:	f849 3b04 	str.w	r3, [r9], #4
 800cf36:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cf3a:	d8e4      	bhi.n	800cf06 <__multiply+0xaa>
 800cf3c:	9b01      	ldr	r3, [sp, #4]
 800cf3e:	50e7      	str	r7, [r4, r3]
 800cf40:	9b03      	ldr	r3, [sp, #12]
 800cf42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cf46:	3104      	adds	r1, #4
 800cf48:	f1b9 0f00 	cmp.w	r9, #0
 800cf4c:	d020      	beq.n	800cf90 <__multiply+0x134>
 800cf4e:	6823      	ldr	r3, [r4, #0]
 800cf50:	4647      	mov	r7, r8
 800cf52:	46a4      	mov	ip, r4
 800cf54:	f04f 0a00 	mov.w	sl, #0
 800cf58:	f8b7 b000 	ldrh.w	fp, [r7]
 800cf5c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cf60:	fb09 220b 	mla	r2, r9, fp, r2
 800cf64:	4452      	add	r2, sl
 800cf66:	b29b      	uxth	r3, r3
 800cf68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf6c:	f84c 3b04 	str.w	r3, [ip], #4
 800cf70:	f857 3b04 	ldr.w	r3, [r7], #4
 800cf74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf78:	f8bc 3000 	ldrh.w	r3, [ip]
 800cf7c:	fb09 330a 	mla	r3, r9, sl, r3
 800cf80:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cf84:	42bd      	cmp	r5, r7
 800cf86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf8a:	d8e5      	bhi.n	800cf58 <__multiply+0xfc>
 800cf8c:	9a01      	ldr	r2, [sp, #4]
 800cf8e:	50a3      	str	r3, [r4, r2]
 800cf90:	3404      	adds	r4, #4
 800cf92:	e79f      	b.n	800ced4 <__multiply+0x78>
 800cf94:	3e01      	subs	r6, #1
 800cf96:	e7a1      	b.n	800cedc <__multiply+0x80>
 800cf98:	08012ebf 	.word	0x08012ebf
 800cf9c:	08012f41 	.word	0x08012f41

0800cfa0 <__pow5mult>:
 800cfa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfa4:	4615      	mov	r5, r2
 800cfa6:	f012 0203 	ands.w	r2, r2, #3
 800cfaa:	4607      	mov	r7, r0
 800cfac:	460e      	mov	r6, r1
 800cfae:	d007      	beq.n	800cfc0 <__pow5mult+0x20>
 800cfb0:	4c25      	ldr	r4, [pc, #148]	@ (800d048 <__pow5mult+0xa8>)
 800cfb2:	3a01      	subs	r2, #1
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cfba:	f7ff fe5d 	bl	800cc78 <__multadd>
 800cfbe:	4606      	mov	r6, r0
 800cfc0:	10ad      	asrs	r5, r5, #2
 800cfc2:	d03d      	beq.n	800d040 <__pow5mult+0xa0>
 800cfc4:	69fc      	ldr	r4, [r7, #28]
 800cfc6:	b97c      	cbnz	r4, 800cfe8 <__pow5mult+0x48>
 800cfc8:	2010      	movs	r0, #16
 800cfca:	f7ff fc7f 	bl	800c8cc <malloc>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	61f8      	str	r0, [r7, #28]
 800cfd2:	b928      	cbnz	r0, 800cfe0 <__pow5mult+0x40>
 800cfd4:	4b1d      	ldr	r3, [pc, #116]	@ (800d04c <__pow5mult+0xac>)
 800cfd6:	481e      	ldr	r0, [pc, #120]	@ (800d050 <__pow5mult+0xb0>)
 800cfd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cfdc:	f000 fb82 	bl	800d6e4 <__assert_func>
 800cfe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cfe4:	6004      	str	r4, [r0, #0]
 800cfe6:	60c4      	str	r4, [r0, #12]
 800cfe8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cfec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cff0:	b94c      	cbnz	r4, 800d006 <__pow5mult+0x66>
 800cff2:	f240 2171 	movw	r1, #625	@ 0x271
 800cff6:	4638      	mov	r0, r7
 800cff8:	f7ff ff1a 	bl	800ce30 <__i2b>
 800cffc:	2300      	movs	r3, #0
 800cffe:	f8c8 0008 	str.w	r0, [r8, #8]
 800d002:	4604      	mov	r4, r0
 800d004:	6003      	str	r3, [r0, #0]
 800d006:	f04f 0900 	mov.w	r9, #0
 800d00a:	07eb      	lsls	r3, r5, #31
 800d00c:	d50a      	bpl.n	800d024 <__pow5mult+0x84>
 800d00e:	4631      	mov	r1, r6
 800d010:	4622      	mov	r2, r4
 800d012:	4638      	mov	r0, r7
 800d014:	f7ff ff22 	bl	800ce5c <__multiply>
 800d018:	4631      	mov	r1, r6
 800d01a:	4680      	mov	r8, r0
 800d01c:	4638      	mov	r0, r7
 800d01e:	f7ff fe09 	bl	800cc34 <_Bfree>
 800d022:	4646      	mov	r6, r8
 800d024:	106d      	asrs	r5, r5, #1
 800d026:	d00b      	beq.n	800d040 <__pow5mult+0xa0>
 800d028:	6820      	ldr	r0, [r4, #0]
 800d02a:	b938      	cbnz	r0, 800d03c <__pow5mult+0x9c>
 800d02c:	4622      	mov	r2, r4
 800d02e:	4621      	mov	r1, r4
 800d030:	4638      	mov	r0, r7
 800d032:	f7ff ff13 	bl	800ce5c <__multiply>
 800d036:	6020      	str	r0, [r4, #0]
 800d038:	f8c0 9000 	str.w	r9, [r0]
 800d03c:	4604      	mov	r4, r0
 800d03e:	e7e4      	b.n	800d00a <__pow5mult+0x6a>
 800d040:	4630      	mov	r0, r6
 800d042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d046:	bf00      	nop
 800d048:	0801312c 	.word	0x0801312c
 800d04c:	08012e50 	.word	0x08012e50
 800d050:	08012f41 	.word	0x08012f41

0800d054 <__lshift>:
 800d054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d058:	460c      	mov	r4, r1
 800d05a:	6849      	ldr	r1, [r1, #4]
 800d05c:	6923      	ldr	r3, [r4, #16]
 800d05e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d062:	68a3      	ldr	r3, [r4, #8]
 800d064:	4607      	mov	r7, r0
 800d066:	4691      	mov	r9, r2
 800d068:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d06c:	f108 0601 	add.w	r6, r8, #1
 800d070:	42b3      	cmp	r3, r6
 800d072:	db0b      	blt.n	800d08c <__lshift+0x38>
 800d074:	4638      	mov	r0, r7
 800d076:	f7ff fd9d 	bl	800cbb4 <_Balloc>
 800d07a:	4605      	mov	r5, r0
 800d07c:	b948      	cbnz	r0, 800d092 <__lshift+0x3e>
 800d07e:	4602      	mov	r2, r0
 800d080:	4b28      	ldr	r3, [pc, #160]	@ (800d124 <__lshift+0xd0>)
 800d082:	4829      	ldr	r0, [pc, #164]	@ (800d128 <__lshift+0xd4>)
 800d084:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d088:	f000 fb2c 	bl	800d6e4 <__assert_func>
 800d08c:	3101      	adds	r1, #1
 800d08e:	005b      	lsls	r3, r3, #1
 800d090:	e7ee      	b.n	800d070 <__lshift+0x1c>
 800d092:	2300      	movs	r3, #0
 800d094:	f100 0114 	add.w	r1, r0, #20
 800d098:	f100 0210 	add.w	r2, r0, #16
 800d09c:	4618      	mov	r0, r3
 800d09e:	4553      	cmp	r3, sl
 800d0a0:	db33      	blt.n	800d10a <__lshift+0xb6>
 800d0a2:	6920      	ldr	r0, [r4, #16]
 800d0a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d0a8:	f104 0314 	add.w	r3, r4, #20
 800d0ac:	f019 091f 	ands.w	r9, r9, #31
 800d0b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d0b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d0b8:	d02b      	beq.n	800d112 <__lshift+0xbe>
 800d0ba:	f1c9 0e20 	rsb	lr, r9, #32
 800d0be:	468a      	mov	sl, r1
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	6818      	ldr	r0, [r3, #0]
 800d0c4:	fa00 f009 	lsl.w	r0, r0, r9
 800d0c8:	4310      	orrs	r0, r2
 800d0ca:	f84a 0b04 	str.w	r0, [sl], #4
 800d0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0d2:	459c      	cmp	ip, r3
 800d0d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d0d8:	d8f3      	bhi.n	800d0c2 <__lshift+0x6e>
 800d0da:	ebac 0304 	sub.w	r3, ip, r4
 800d0de:	3b15      	subs	r3, #21
 800d0e0:	f023 0303 	bic.w	r3, r3, #3
 800d0e4:	3304      	adds	r3, #4
 800d0e6:	f104 0015 	add.w	r0, r4, #21
 800d0ea:	4560      	cmp	r0, ip
 800d0ec:	bf88      	it	hi
 800d0ee:	2304      	movhi	r3, #4
 800d0f0:	50ca      	str	r2, [r1, r3]
 800d0f2:	b10a      	cbz	r2, 800d0f8 <__lshift+0xa4>
 800d0f4:	f108 0602 	add.w	r6, r8, #2
 800d0f8:	3e01      	subs	r6, #1
 800d0fa:	4638      	mov	r0, r7
 800d0fc:	612e      	str	r6, [r5, #16]
 800d0fe:	4621      	mov	r1, r4
 800d100:	f7ff fd98 	bl	800cc34 <_Bfree>
 800d104:	4628      	mov	r0, r5
 800d106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d10a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d10e:	3301      	adds	r3, #1
 800d110:	e7c5      	b.n	800d09e <__lshift+0x4a>
 800d112:	3904      	subs	r1, #4
 800d114:	f853 2b04 	ldr.w	r2, [r3], #4
 800d118:	f841 2f04 	str.w	r2, [r1, #4]!
 800d11c:	459c      	cmp	ip, r3
 800d11e:	d8f9      	bhi.n	800d114 <__lshift+0xc0>
 800d120:	e7ea      	b.n	800d0f8 <__lshift+0xa4>
 800d122:	bf00      	nop
 800d124:	08012ebf 	.word	0x08012ebf
 800d128:	08012f41 	.word	0x08012f41

0800d12c <__mcmp>:
 800d12c:	690a      	ldr	r2, [r1, #16]
 800d12e:	4603      	mov	r3, r0
 800d130:	6900      	ldr	r0, [r0, #16]
 800d132:	1a80      	subs	r0, r0, r2
 800d134:	b530      	push	{r4, r5, lr}
 800d136:	d10e      	bne.n	800d156 <__mcmp+0x2a>
 800d138:	3314      	adds	r3, #20
 800d13a:	3114      	adds	r1, #20
 800d13c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d140:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d144:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d148:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d14c:	4295      	cmp	r5, r2
 800d14e:	d003      	beq.n	800d158 <__mcmp+0x2c>
 800d150:	d205      	bcs.n	800d15e <__mcmp+0x32>
 800d152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d156:	bd30      	pop	{r4, r5, pc}
 800d158:	42a3      	cmp	r3, r4
 800d15a:	d3f3      	bcc.n	800d144 <__mcmp+0x18>
 800d15c:	e7fb      	b.n	800d156 <__mcmp+0x2a>
 800d15e:	2001      	movs	r0, #1
 800d160:	e7f9      	b.n	800d156 <__mcmp+0x2a>
	...

0800d164 <__mdiff>:
 800d164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d168:	4689      	mov	r9, r1
 800d16a:	4606      	mov	r6, r0
 800d16c:	4611      	mov	r1, r2
 800d16e:	4648      	mov	r0, r9
 800d170:	4614      	mov	r4, r2
 800d172:	f7ff ffdb 	bl	800d12c <__mcmp>
 800d176:	1e05      	subs	r5, r0, #0
 800d178:	d112      	bne.n	800d1a0 <__mdiff+0x3c>
 800d17a:	4629      	mov	r1, r5
 800d17c:	4630      	mov	r0, r6
 800d17e:	f7ff fd19 	bl	800cbb4 <_Balloc>
 800d182:	4602      	mov	r2, r0
 800d184:	b928      	cbnz	r0, 800d192 <__mdiff+0x2e>
 800d186:	4b3f      	ldr	r3, [pc, #252]	@ (800d284 <__mdiff+0x120>)
 800d188:	f240 2137 	movw	r1, #567	@ 0x237
 800d18c:	483e      	ldr	r0, [pc, #248]	@ (800d288 <__mdiff+0x124>)
 800d18e:	f000 faa9 	bl	800d6e4 <__assert_func>
 800d192:	2301      	movs	r3, #1
 800d194:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d198:	4610      	mov	r0, r2
 800d19a:	b003      	add	sp, #12
 800d19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a0:	bfbc      	itt	lt
 800d1a2:	464b      	movlt	r3, r9
 800d1a4:	46a1      	movlt	r9, r4
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d1ac:	bfba      	itte	lt
 800d1ae:	461c      	movlt	r4, r3
 800d1b0:	2501      	movlt	r5, #1
 800d1b2:	2500      	movge	r5, #0
 800d1b4:	f7ff fcfe 	bl	800cbb4 <_Balloc>
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	b918      	cbnz	r0, 800d1c4 <__mdiff+0x60>
 800d1bc:	4b31      	ldr	r3, [pc, #196]	@ (800d284 <__mdiff+0x120>)
 800d1be:	f240 2145 	movw	r1, #581	@ 0x245
 800d1c2:	e7e3      	b.n	800d18c <__mdiff+0x28>
 800d1c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d1c8:	6926      	ldr	r6, [r4, #16]
 800d1ca:	60c5      	str	r5, [r0, #12]
 800d1cc:	f109 0310 	add.w	r3, r9, #16
 800d1d0:	f109 0514 	add.w	r5, r9, #20
 800d1d4:	f104 0e14 	add.w	lr, r4, #20
 800d1d8:	f100 0b14 	add.w	fp, r0, #20
 800d1dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d1e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d1e4:	9301      	str	r3, [sp, #4]
 800d1e6:	46d9      	mov	r9, fp
 800d1e8:	f04f 0c00 	mov.w	ip, #0
 800d1ec:	9b01      	ldr	r3, [sp, #4]
 800d1ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d1f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d1f6:	9301      	str	r3, [sp, #4]
 800d1f8:	fa1f f38a 	uxth.w	r3, sl
 800d1fc:	4619      	mov	r1, r3
 800d1fe:	b283      	uxth	r3, r0
 800d200:	1acb      	subs	r3, r1, r3
 800d202:	0c00      	lsrs	r0, r0, #16
 800d204:	4463      	add	r3, ip
 800d206:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d20a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d20e:	b29b      	uxth	r3, r3
 800d210:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d214:	4576      	cmp	r6, lr
 800d216:	f849 3b04 	str.w	r3, [r9], #4
 800d21a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d21e:	d8e5      	bhi.n	800d1ec <__mdiff+0x88>
 800d220:	1b33      	subs	r3, r6, r4
 800d222:	3b15      	subs	r3, #21
 800d224:	f023 0303 	bic.w	r3, r3, #3
 800d228:	3415      	adds	r4, #21
 800d22a:	3304      	adds	r3, #4
 800d22c:	42a6      	cmp	r6, r4
 800d22e:	bf38      	it	cc
 800d230:	2304      	movcc	r3, #4
 800d232:	441d      	add	r5, r3
 800d234:	445b      	add	r3, fp
 800d236:	461e      	mov	r6, r3
 800d238:	462c      	mov	r4, r5
 800d23a:	4544      	cmp	r4, r8
 800d23c:	d30e      	bcc.n	800d25c <__mdiff+0xf8>
 800d23e:	f108 0103 	add.w	r1, r8, #3
 800d242:	1b49      	subs	r1, r1, r5
 800d244:	f021 0103 	bic.w	r1, r1, #3
 800d248:	3d03      	subs	r5, #3
 800d24a:	45a8      	cmp	r8, r5
 800d24c:	bf38      	it	cc
 800d24e:	2100      	movcc	r1, #0
 800d250:	440b      	add	r3, r1
 800d252:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d256:	b191      	cbz	r1, 800d27e <__mdiff+0x11a>
 800d258:	6117      	str	r7, [r2, #16]
 800d25a:	e79d      	b.n	800d198 <__mdiff+0x34>
 800d25c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d260:	46e6      	mov	lr, ip
 800d262:	0c08      	lsrs	r0, r1, #16
 800d264:	fa1c fc81 	uxtah	ip, ip, r1
 800d268:	4471      	add	r1, lr
 800d26a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d26e:	b289      	uxth	r1, r1
 800d270:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d274:	f846 1b04 	str.w	r1, [r6], #4
 800d278:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d27c:	e7dd      	b.n	800d23a <__mdiff+0xd6>
 800d27e:	3f01      	subs	r7, #1
 800d280:	e7e7      	b.n	800d252 <__mdiff+0xee>
 800d282:	bf00      	nop
 800d284:	08012ebf 	.word	0x08012ebf
 800d288:	08012f41 	.word	0x08012f41

0800d28c <__ulp>:
 800d28c:	b082      	sub	sp, #8
 800d28e:	ed8d 0b00 	vstr	d0, [sp]
 800d292:	9a01      	ldr	r2, [sp, #4]
 800d294:	4b0f      	ldr	r3, [pc, #60]	@ (800d2d4 <__ulp+0x48>)
 800d296:	4013      	ands	r3, r2
 800d298:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	dc08      	bgt.n	800d2b2 <__ulp+0x26>
 800d2a0:	425b      	negs	r3, r3
 800d2a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d2a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d2aa:	da04      	bge.n	800d2b6 <__ulp+0x2a>
 800d2ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d2b0:	4113      	asrs	r3, r2
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	e008      	b.n	800d2c8 <__ulp+0x3c>
 800d2b6:	f1a2 0314 	sub.w	r3, r2, #20
 800d2ba:	2b1e      	cmp	r3, #30
 800d2bc:	bfda      	itte	le
 800d2be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d2c2:	40da      	lsrle	r2, r3
 800d2c4:	2201      	movgt	r2, #1
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	4619      	mov	r1, r3
 800d2ca:	4610      	mov	r0, r2
 800d2cc:	ec41 0b10 	vmov	d0, r0, r1
 800d2d0:	b002      	add	sp, #8
 800d2d2:	4770      	bx	lr
 800d2d4:	7ff00000 	.word	0x7ff00000

0800d2d8 <__b2d>:
 800d2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2dc:	6906      	ldr	r6, [r0, #16]
 800d2de:	f100 0814 	add.w	r8, r0, #20
 800d2e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d2e6:	1f37      	subs	r7, r6, #4
 800d2e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d2ec:	4610      	mov	r0, r2
 800d2ee:	f7ff fd53 	bl	800cd98 <__hi0bits>
 800d2f2:	f1c0 0320 	rsb	r3, r0, #32
 800d2f6:	280a      	cmp	r0, #10
 800d2f8:	600b      	str	r3, [r1, #0]
 800d2fa:	491b      	ldr	r1, [pc, #108]	@ (800d368 <__b2d+0x90>)
 800d2fc:	dc15      	bgt.n	800d32a <__b2d+0x52>
 800d2fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800d302:	fa22 f30c 	lsr.w	r3, r2, ip
 800d306:	45b8      	cmp	r8, r7
 800d308:	ea43 0501 	orr.w	r5, r3, r1
 800d30c:	bf34      	ite	cc
 800d30e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d312:	2300      	movcs	r3, #0
 800d314:	3015      	adds	r0, #21
 800d316:	fa02 f000 	lsl.w	r0, r2, r0
 800d31a:	fa23 f30c 	lsr.w	r3, r3, ip
 800d31e:	4303      	orrs	r3, r0
 800d320:	461c      	mov	r4, r3
 800d322:	ec45 4b10 	vmov	d0, r4, r5
 800d326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d32a:	45b8      	cmp	r8, r7
 800d32c:	bf3a      	itte	cc
 800d32e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d332:	f1a6 0708 	subcc.w	r7, r6, #8
 800d336:	2300      	movcs	r3, #0
 800d338:	380b      	subs	r0, #11
 800d33a:	d012      	beq.n	800d362 <__b2d+0x8a>
 800d33c:	f1c0 0120 	rsb	r1, r0, #32
 800d340:	fa23 f401 	lsr.w	r4, r3, r1
 800d344:	4082      	lsls	r2, r0
 800d346:	4322      	orrs	r2, r4
 800d348:	4547      	cmp	r7, r8
 800d34a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d34e:	bf8c      	ite	hi
 800d350:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d354:	2200      	movls	r2, #0
 800d356:	4083      	lsls	r3, r0
 800d358:	40ca      	lsrs	r2, r1
 800d35a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d35e:	4313      	orrs	r3, r2
 800d360:	e7de      	b.n	800d320 <__b2d+0x48>
 800d362:	ea42 0501 	orr.w	r5, r2, r1
 800d366:	e7db      	b.n	800d320 <__b2d+0x48>
 800d368:	3ff00000 	.word	0x3ff00000

0800d36c <__d2b>:
 800d36c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d370:	460f      	mov	r7, r1
 800d372:	2101      	movs	r1, #1
 800d374:	ec59 8b10 	vmov	r8, r9, d0
 800d378:	4616      	mov	r6, r2
 800d37a:	f7ff fc1b 	bl	800cbb4 <_Balloc>
 800d37e:	4604      	mov	r4, r0
 800d380:	b930      	cbnz	r0, 800d390 <__d2b+0x24>
 800d382:	4602      	mov	r2, r0
 800d384:	4b23      	ldr	r3, [pc, #140]	@ (800d414 <__d2b+0xa8>)
 800d386:	4824      	ldr	r0, [pc, #144]	@ (800d418 <__d2b+0xac>)
 800d388:	f240 310f 	movw	r1, #783	@ 0x30f
 800d38c:	f000 f9aa 	bl	800d6e4 <__assert_func>
 800d390:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d394:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d398:	b10d      	cbz	r5, 800d39e <__d2b+0x32>
 800d39a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d39e:	9301      	str	r3, [sp, #4]
 800d3a0:	f1b8 0300 	subs.w	r3, r8, #0
 800d3a4:	d023      	beq.n	800d3ee <__d2b+0x82>
 800d3a6:	4668      	mov	r0, sp
 800d3a8:	9300      	str	r3, [sp, #0]
 800d3aa:	f7ff fd14 	bl	800cdd6 <__lo0bits>
 800d3ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3b2:	b1d0      	cbz	r0, 800d3ea <__d2b+0x7e>
 800d3b4:	f1c0 0320 	rsb	r3, r0, #32
 800d3b8:	fa02 f303 	lsl.w	r3, r2, r3
 800d3bc:	430b      	orrs	r3, r1
 800d3be:	40c2      	lsrs	r2, r0
 800d3c0:	6163      	str	r3, [r4, #20]
 800d3c2:	9201      	str	r2, [sp, #4]
 800d3c4:	9b01      	ldr	r3, [sp, #4]
 800d3c6:	61a3      	str	r3, [r4, #24]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	bf0c      	ite	eq
 800d3cc:	2201      	moveq	r2, #1
 800d3ce:	2202      	movne	r2, #2
 800d3d0:	6122      	str	r2, [r4, #16]
 800d3d2:	b1a5      	cbz	r5, 800d3fe <__d2b+0x92>
 800d3d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d3d8:	4405      	add	r5, r0
 800d3da:	603d      	str	r5, [r7, #0]
 800d3dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d3e0:	6030      	str	r0, [r6, #0]
 800d3e2:	4620      	mov	r0, r4
 800d3e4:	b003      	add	sp, #12
 800d3e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d3ea:	6161      	str	r1, [r4, #20]
 800d3ec:	e7ea      	b.n	800d3c4 <__d2b+0x58>
 800d3ee:	a801      	add	r0, sp, #4
 800d3f0:	f7ff fcf1 	bl	800cdd6 <__lo0bits>
 800d3f4:	9b01      	ldr	r3, [sp, #4]
 800d3f6:	6163      	str	r3, [r4, #20]
 800d3f8:	3020      	adds	r0, #32
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	e7e8      	b.n	800d3d0 <__d2b+0x64>
 800d3fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d402:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d406:	6038      	str	r0, [r7, #0]
 800d408:	6918      	ldr	r0, [r3, #16]
 800d40a:	f7ff fcc5 	bl	800cd98 <__hi0bits>
 800d40e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d412:	e7e5      	b.n	800d3e0 <__d2b+0x74>
 800d414:	08012ebf 	.word	0x08012ebf
 800d418:	08012f41 	.word	0x08012f41

0800d41c <__ratio>:
 800d41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d420:	b085      	sub	sp, #20
 800d422:	e9cd 1000 	strd	r1, r0, [sp]
 800d426:	a902      	add	r1, sp, #8
 800d428:	f7ff ff56 	bl	800d2d8 <__b2d>
 800d42c:	9800      	ldr	r0, [sp, #0]
 800d42e:	a903      	add	r1, sp, #12
 800d430:	ec55 4b10 	vmov	r4, r5, d0
 800d434:	f7ff ff50 	bl	800d2d8 <__b2d>
 800d438:	9b01      	ldr	r3, [sp, #4]
 800d43a:	6919      	ldr	r1, [r3, #16]
 800d43c:	9b00      	ldr	r3, [sp, #0]
 800d43e:	691b      	ldr	r3, [r3, #16]
 800d440:	1ac9      	subs	r1, r1, r3
 800d442:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d446:	1a9b      	subs	r3, r3, r2
 800d448:	ec5b ab10 	vmov	sl, fp, d0
 800d44c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d450:	2b00      	cmp	r3, #0
 800d452:	bfce      	itee	gt
 800d454:	462a      	movgt	r2, r5
 800d456:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d45a:	465a      	movle	r2, fp
 800d45c:	462f      	mov	r7, r5
 800d45e:	46d9      	mov	r9, fp
 800d460:	bfcc      	ite	gt
 800d462:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d466:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d46a:	464b      	mov	r3, r9
 800d46c:	4652      	mov	r2, sl
 800d46e:	4620      	mov	r0, r4
 800d470:	4639      	mov	r1, r7
 800d472:	f7f3 f9f3 	bl	800085c <__aeabi_ddiv>
 800d476:	ec41 0b10 	vmov	d0, r0, r1
 800d47a:	b005      	add	sp, #20
 800d47c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d480 <__copybits>:
 800d480:	3901      	subs	r1, #1
 800d482:	b570      	push	{r4, r5, r6, lr}
 800d484:	1149      	asrs	r1, r1, #5
 800d486:	6914      	ldr	r4, [r2, #16]
 800d488:	3101      	adds	r1, #1
 800d48a:	f102 0314 	add.w	r3, r2, #20
 800d48e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d492:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d496:	1f05      	subs	r5, r0, #4
 800d498:	42a3      	cmp	r3, r4
 800d49a:	d30c      	bcc.n	800d4b6 <__copybits+0x36>
 800d49c:	1aa3      	subs	r3, r4, r2
 800d49e:	3b11      	subs	r3, #17
 800d4a0:	f023 0303 	bic.w	r3, r3, #3
 800d4a4:	3211      	adds	r2, #17
 800d4a6:	42a2      	cmp	r2, r4
 800d4a8:	bf88      	it	hi
 800d4aa:	2300      	movhi	r3, #0
 800d4ac:	4418      	add	r0, r3
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	4288      	cmp	r0, r1
 800d4b2:	d305      	bcc.n	800d4c0 <__copybits+0x40>
 800d4b4:	bd70      	pop	{r4, r5, r6, pc}
 800d4b6:	f853 6b04 	ldr.w	r6, [r3], #4
 800d4ba:	f845 6f04 	str.w	r6, [r5, #4]!
 800d4be:	e7eb      	b.n	800d498 <__copybits+0x18>
 800d4c0:	f840 3b04 	str.w	r3, [r0], #4
 800d4c4:	e7f4      	b.n	800d4b0 <__copybits+0x30>

0800d4c6 <__any_on>:
 800d4c6:	f100 0214 	add.w	r2, r0, #20
 800d4ca:	6900      	ldr	r0, [r0, #16]
 800d4cc:	114b      	asrs	r3, r1, #5
 800d4ce:	4298      	cmp	r0, r3
 800d4d0:	b510      	push	{r4, lr}
 800d4d2:	db11      	blt.n	800d4f8 <__any_on+0x32>
 800d4d4:	dd0a      	ble.n	800d4ec <__any_on+0x26>
 800d4d6:	f011 011f 	ands.w	r1, r1, #31
 800d4da:	d007      	beq.n	800d4ec <__any_on+0x26>
 800d4dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d4e0:	fa24 f001 	lsr.w	r0, r4, r1
 800d4e4:	fa00 f101 	lsl.w	r1, r0, r1
 800d4e8:	428c      	cmp	r4, r1
 800d4ea:	d10b      	bne.n	800d504 <__any_on+0x3e>
 800d4ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d803      	bhi.n	800d4fc <__any_on+0x36>
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	bd10      	pop	{r4, pc}
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	e7f7      	b.n	800d4ec <__any_on+0x26>
 800d4fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d500:	2900      	cmp	r1, #0
 800d502:	d0f5      	beq.n	800d4f0 <__any_on+0x2a>
 800d504:	2001      	movs	r0, #1
 800d506:	e7f6      	b.n	800d4f6 <__any_on+0x30>

0800d508 <__sread>:
 800d508:	b510      	push	{r4, lr}
 800d50a:	460c      	mov	r4, r1
 800d50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d510:	f000 f8a4 	bl	800d65c <_read_r>
 800d514:	2800      	cmp	r0, #0
 800d516:	bfab      	itete	ge
 800d518:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d51a:	89a3      	ldrhlt	r3, [r4, #12]
 800d51c:	181b      	addge	r3, r3, r0
 800d51e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d522:	bfac      	ite	ge
 800d524:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d526:	81a3      	strhlt	r3, [r4, #12]
 800d528:	bd10      	pop	{r4, pc}

0800d52a <__swrite>:
 800d52a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d52e:	461f      	mov	r7, r3
 800d530:	898b      	ldrh	r3, [r1, #12]
 800d532:	05db      	lsls	r3, r3, #23
 800d534:	4605      	mov	r5, r0
 800d536:	460c      	mov	r4, r1
 800d538:	4616      	mov	r6, r2
 800d53a:	d505      	bpl.n	800d548 <__swrite+0x1e>
 800d53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d540:	2302      	movs	r3, #2
 800d542:	2200      	movs	r2, #0
 800d544:	f000 f878 	bl	800d638 <_lseek_r>
 800d548:	89a3      	ldrh	r3, [r4, #12]
 800d54a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d54e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d552:	81a3      	strh	r3, [r4, #12]
 800d554:	4632      	mov	r2, r6
 800d556:	463b      	mov	r3, r7
 800d558:	4628      	mov	r0, r5
 800d55a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d55e:	f000 b89f 	b.w	800d6a0 <_write_r>

0800d562 <__sseek>:
 800d562:	b510      	push	{r4, lr}
 800d564:	460c      	mov	r4, r1
 800d566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d56a:	f000 f865 	bl	800d638 <_lseek_r>
 800d56e:	1c43      	adds	r3, r0, #1
 800d570:	89a3      	ldrh	r3, [r4, #12]
 800d572:	bf15      	itete	ne
 800d574:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d576:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d57a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d57e:	81a3      	strheq	r3, [r4, #12]
 800d580:	bf18      	it	ne
 800d582:	81a3      	strhne	r3, [r4, #12]
 800d584:	bd10      	pop	{r4, pc}

0800d586 <__sclose>:
 800d586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d58a:	f000 b89b 	b.w	800d6c4 <_close_r>

0800d58e <_realloc_r>:
 800d58e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d592:	4607      	mov	r7, r0
 800d594:	4614      	mov	r4, r2
 800d596:	460d      	mov	r5, r1
 800d598:	b921      	cbnz	r1, 800d5a4 <_realloc_r+0x16>
 800d59a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d59e:	4611      	mov	r1, r2
 800d5a0:	f7ff b9be 	b.w	800c920 <_malloc_r>
 800d5a4:	b92a      	cbnz	r2, 800d5b2 <_realloc_r+0x24>
 800d5a6:	f7fe fcb7 	bl	800bf18 <_free_r>
 800d5aa:	4625      	mov	r5, r4
 800d5ac:	4628      	mov	r0, r5
 800d5ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5b2:	f000 f8c9 	bl	800d748 <_malloc_usable_size_r>
 800d5b6:	4284      	cmp	r4, r0
 800d5b8:	4606      	mov	r6, r0
 800d5ba:	d802      	bhi.n	800d5c2 <_realloc_r+0x34>
 800d5bc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5c0:	d8f4      	bhi.n	800d5ac <_realloc_r+0x1e>
 800d5c2:	4621      	mov	r1, r4
 800d5c4:	4638      	mov	r0, r7
 800d5c6:	f7ff f9ab 	bl	800c920 <_malloc_r>
 800d5ca:	4680      	mov	r8, r0
 800d5cc:	b908      	cbnz	r0, 800d5d2 <_realloc_r+0x44>
 800d5ce:	4645      	mov	r5, r8
 800d5d0:	e7ec      	b.n	800d5ac <_realloc_r+0x1e>
 800d5d2:	42b4      	cmp	r4, r6
 800d5d4:	4622      	mov	r2, r4
 800d5d6:	4629      	mov	r1, r5
 800d5d8:	bf28      	it	cs
 800d5da:	4632      	movcs	r2, r6
 800d5dc:	f7fd fe24 	bl	800b228 <memcpy>
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	4638      	mov	r0, r7
 800d5e4:	f7fe fc98 	bl	800bf18 <_free_r>
 800d5e8:	e7f1      	b.n	800d5ce <_realloc_r+0x40>

0800d5ea <__ascii_wctomb>:
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	4608      	mov	r0, r1
 800d5ee:	b141      	cbz	r1, 800d602 <__ascii_wctomb+0x18>
 800d5f0:	2aff      	cmp	r2, #255	@ 0xff
 800d5f2:	d904      	bls.n	800d5fe <__ascii_wctomb+0x14>
 800d5f4:	228a      	movs	r2, #138	@ 0x8a
 800d5f6:	601a      	str	r2, [r3, #0]
 800d5f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5fc:	4770      	bx	lr
 800d5fe:	700a      	strb	r2, [r1, #0]
 800d600:	2001      	movs	r0, #1
 800d602:	4770      	bx	lr

0800d604 <memmove>:
 800d604:	4288      	cmp	r0, r1
 800d606:	b510      	push	{r4, lr}
 800d608:	eb01 0402 	add.w	r4, r1, r2
 800d60c:	d902      	bls.n	800d614 <memmove+0x10>
 800d60e:	4284      	cmp	r4, r0
 800d610:	4623      	mov	r3, r4
 800d612:	d807      	bhi.n	800d624 <memmove+0x20>
 800d614:	1e43      	subs	r3, r0, #1
 800d616:	42a1      	cmp	r1, r4
 800d618:	d008      	beq.n	800d62c <memmove+0x28>
 800d61a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d61e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d622:	e7f8      	b.n	800d616 <memmove+0x12>
 800d624:	4402      	add	r2, r0
 800d626:	4601      	mov	r1, r0
 800d628:	428a      	cmp	r2, r1
 800d62a:	d100      	bne.n	800d62e <memmove+0x2a>
 800d62c:	bd10      	pop	{r4, pc}
 800d62e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d632:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d636:	e7f7      	b.n	800d628 <memmove+0x24>

0800d638 <_lseek_r>:
 800d638:	b538      	push	{r3, r4, r5, lr}
 800d63a:	4d07      	ldr	r5, [pc, #28]	@ (800d658 <_lseek_r+0x20>)
 800d63c:	4604      	mov	r4, r0
 800d63e:	4608      	mov	r0, r1
 800d640:	4611      	mov	r1, r2
 800d642:	2200      	movs	r2, #0
 800d644:	602a      	str	r2, [r5, #0]
 800d646:	461a      	mov	r2, r3
 800d648:	f7f4 fd4c 	bl	80020e4 <_lseek>
 800d64c:	1c43      	adds	r3, r0, #1
 800d64e:	d102      	bne.n	800d656 <_lseek_r+0x1e>
 800d650:	682b      	ldr	r3, [r5, #0]
 800d652:	b103      	cbz	r3, 800d656 <_lseek_r+0x1e>
 800d654:	6023      	str	r3, [r4, #0]
 800d656:	bd38      	pop	{r3, r4, r5, pc}
 800d658:	200054e8 	.word	0x200054e8

0800d65c <_read_r>:
 800d65c:	b538      	push	{r3, r4, r5, lr}
 800d65e:	4d07      	ldr	r5, [pc, #28]	@ (800d67c <_read_r+0x20>)
 800d660:	4604      	mov	r4, r0
 800d662:	4608      	mov	r0, r1
 800d664:	4611      	mov	r1, r2
 800d666:	2200      	movs	r2, #0
 800d668:	602a      	str	r2, [r5, #0]
 800d66a:	461a      	mov	r2, r3
 800d66c:	f7f4 fd12 	bl	8002094 <_read>
 800d670:	1c43      	adds	r3, r0, #1
 800d672:	d102      	bne.n	800d67a <_read_r+0x1e>
 800d674:	682b      	ldr	r3, [r5, #0]
 800d676:	b103      	cbz	r3, 800d67a <_read_r+0x1e>
 800d678:	6023      	str	r3, [r4, #0]
 800d67a:	bd38      	pop	{r3, r4, r5, pc}
 800d67c:	200054e8 	.word	0x200054e8

0800d680 <_sbrk_r>:
 800d680:	b538      	push	{r3, r4, r5, lr}
 800d682:	4d06      	ldr	r5, [pc, #24]	@ (800d69c <_sbrk_r+0x1c>)
 800d684:	2300      	movs	r3, #0
 800d686:	4604      	mov	r4, r0
 800d688:	4608      	mov	r0, r1
 800d68a:	602b      	str	r3, [r5, #0]
 800d68c:	f7f4 fd2c 	bl	80020e8 <_sbrk>
 800d690:	1c43      	adds	r3, r0, #1
 800d692:	d102      	bne.n	800d69a <_sbrk_r+0x1a>
 800d694:	682b      	ldr	r3, [r5, #0]
 800d696:	b103      	cbz	r3, 800d69a <_sbrk_r+0x1a>
 800d698:	6023      	str	r3, [r4, #0]
 800d69a:	bd38      	pop	{r3, r4, r5, pc}
 800d69c:	200054e8 	.word	0x200054e8

0800d6a0 <_write_r>:
 800d6a0:	b538      	push	{r3, r4, r5, lr}
 800d6a2:	4d07      	ldr	r5, [pc, #28]	@ (800d6c0 <_write_r+0x20>)
 800d6a4:	4604      	mov	r4, r0
 800d6a6:	4608      	mov	r0, r1
 800d6a8:	4611      	mov	r1, r2
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	602a      	str	r2, [r5, #0]
 800d6ae:	461a      	mov	r2, r3
 800d6b0:	f7f4 fcfe 	bl	80020b0 <_write>
 800d6b4:	1c43      	adds	r3, r0, #1
 800d6b6:	d102      	bne.n	800d6be <_write_r+0x1e>
 800d6b8:	682b      	ldr	r3, [r5, #0]
 800d6ba:	b103      	cbz	r3, 800d6be <_write_r+0x1e>
 800d6bc:	6023      	str	r3, [r4, #0]
 800d6be:	bd38      	pop	{r3, r4, r5, pc}
 800d6c0:	200054e8 	.word	0x200054e8

0800d6c4 <_close_r>:
 800d6c4:	b538      	push	{r3, r4, r5, lr}
 800d6c6:	4d06      	ldr	r5, [pc, #24]	@ (800d6e0 <_close_r+0x1c>)
 800d6c8:	2300      	movs	r3, #0
 800d6ca:	4604      	mov	r4, r0
 800d6cc:	4608      	mov	r0, r1
 800d6ce:	602b      	str	r3, [r5, #0]
 800d6d0:	f7f4 fcfc 	bl	80020cc <_close>
 800d6d4:	1c43      	adds	r3, r0, #1
 800d6d6:	d102      	bne.n	800d6de <_close_r+0x1a>
 800d6d8:	682b      	ldr	r3, [r5, #0]
 800d6da:	b103      	cbz	r3, 800d6de <_close_r+0x1a>
 800d6dc:	6023      	str	r3, [r4, #0]
 800d6de:	bd38      	pop	{r3, r4, r5, pc}
 800d6e0:	200054e8 	.word	0x200054e8

0800d6e4 <__assert_func>:
 800d6e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6e6:	4614      	mov	r4, r2
 800d6e8:	461a      	mov	r2, r3
 800d6ea:	4b09      	ldr	r3, [pc, #36]	@ (800d710 <__assert_func+0x2c>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	4605      	mov	r5, r0
 800d6f0:	68d8      	ldr	r0, [r3, #12]
 800d6f2:	b14c      	cbz	r4, 800d708 <__assert_func+0x24>
 800d6f4:	4b07      	ldr	r3, [pc, #28]	@ (800d714 <__assert_func+0x30>)
 800d6f6:	9100      	str	r1, [sp, #0]
 800d6f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6fc:	4906      	ldr	r1, [pc, #24]	@ (800d718 <__assert_func+0x34>)
 800d6fe:	462b      	mov	r3, r5
 800d700:	f000 f82a 	bl	800d758 <fiprintf>
 800d704:	f000 f83a 	bl	800d77c <abort>
 800d708:	4b04      	ldr	r3, [pc, #16]	@ (800d71c <__assert_func+0x38>)
 800d70a:	461c      	mov	r4, r3
 800d70c:	e7f3      	b.n	800d6f6 <__assert_func+0x12>
 800d70e:	bf00      	nop
 800d710:	20000188 	.word	0x20000188
 800d714:	08012f9a 	.word	0x08012f9a
 800d718:	08012fa7 	.word	0x08012fa7
 800d71c:	08012fd5 	.word	0x08012fd5

0800d720 <_calloc_r>:
 800d720:	b570      	push	{r4, r5, r6, lr}
 800d722:	fba1 5402 	umull	r5, r4, r1, r2
 800d726:	b934      	cbnz	r4, 800d736 <_calloc_r+0x16>
 800d728:	4629      	mov	r1, r5
 800d72a:	f7ff f8f9 	bl	800c920 <_malloc_r>
 800d72e:	4606      	mov	r6, r0
 800d730:	b928      	cbnz	r0, 800d73e <_calloc_r+0x1e>
 800d732:	4630      	mov	r0, r6
 800d734:	bd70      	pop	{r4, r5, r6, pc}
 800d736:	220c      	movs	r2, #12
 800d738:	6002      	str	r2, [r0, #0]
 800d73a:	2600      	movs	r6, #0
 800d73c:	e7f9      	b.n	800d732 <_calloc_r+0x12>
 800d73e:	462a      	mov	r2, r5
 800d740:	4621      	mov	r1, r4
 800d742:	f7fd fc7b 	bl	800b03c <memset>
 800d746:	e7f4      	b.n	800d732 <_calloc_r+0x12>

0800d748 <_malloc_usable_size_r>:
 800d748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d74c:	1f18      	subs	r0, r3, #4
 800d74e:	2b00      	cmp	r3, #0
 800d750:	bfbc      	itt	lt
 800d752:	580b      	ldrlt	r3, [r1, r0]
 800d754:	18c0      	addlt	r0, r0, r3
 800d756:	4770      	bx	lr

0800d758 <fiprintf>:
 800d758:	b40e      	push	{r1, r2, r3}
 800d75a:	b503      	push	{r0, r1, lr}
 800d75c:	4601      	mov	r1, r0
 800d75e:	ab03      	add	r3, sp, #12
 800d760:	4805      	ldr	r0, [pc, #20]	@ (800d778 <fiprintf+0x20>)
 800d762:	f853 2b04 	ldr.w	r2, [r3], #4
 800d766:	6800      	ldr	r0, [r0, #0]
 800d768:	9301      	str	r3, [sp, #4]
 800d76a:	f000 f837 	bl	800d7dc <_vfiprintf_r>
 800d76e:	b002      	add	sp, #8
 800d770:	f85d eb04 	ldr.w	lr, [sp], #4
 800d774:	b003      	add	sp, #12
 800d776:	4770      	bx	lr
 800d778:	20000188 	.word	0x20000188

0800d77c <abort>:
 800d77c:	b508      	push	{r3, lr}
 800d77e:	2006      	movs	r0, #6
 800d780:	f000 fa62 	bl	800dc48 <raise>
 800d784:	2001      	movs	r0, #1
 800d786:	f7f4 fc7f 	bl	8002088 <_exit>

0800d78a <__sfputc_r>:
 800d78a:	6893      	ldr	r3, [r2, #8]
 800d78c:	3b01      	subs	r3, #1
 800d78e:	2b00      	cmp	r3, #0
 800d790:	b410      	push	{r4}
 800d792:	6093      	str	r3, [r2, #8]
 800d794:	da08      	bge.n	800d7a8 <__sfputc_r+0x1e>
 800d796:	6994      	ldr	r4, [r2, #24]
 800d798:	42a3      	cmp	r3, r4
 800d79a:	db01      	blt.n	800d7a0 <__sfputc_r+0x16>
 800d79c:	290a      	cmp	r1, #10
 800d79e:	d103      	bne.n	800d7a8 <__sfputc_r+0x1e>
 800d7a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7a4:	f000 b932 	b.w	800da0c <__swbuf_r>
 800d7a8:	6813      	ldr	r3, [r2, #0]
 800d7aa:	1c58      	adds	r0, r3, #1
 800d7ac:	6010      	str	r0, [r2, #0]
 800d7ae:	7019      	strb	r1, [r3, #0]
 800d7b0:	4608      	mov	r0, r1
 800d7b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7b6:	4770      	bx	lr

0800d7b8 <__sfputs_r>:
 800d7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ba:	4606      	mov	r6, r0
 800d7bc:	460f      	mov	r7, r1
 800d7be:	4614      	mov	r4, r2
 800d7c0:	18d5      	adds	r5, r2, r3
 800d7c2:	42ac      	cmp	r4, r5
 800d7c4:	d101      	bne.n	800d7ca <__sfputs_r+0x12>
 800d7c6:	2000      	movs	r0, #0
 800d7c8:	e007      	b.n	800d7da <__sfputs_r+0x22>
 800d7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ce:	463a      	mov	r2, r7
 800d7d0:	4630      	mov	r0, r6
 800d7d2:	f7ff ffda 	bl	800d78a <__sfputc_r>
 800d7d6:	1c43      	adds	r3, r0, #1
 800d7d8:	d1f3      	bne.n	800d7c2 <__sfputs_r+0xa>
 800d7da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d7dc <_vfiprintf_r>:
 800d7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e0:	460d      	mov	r5, r1
 800d7e2:	b09d      	sub	sp, #116	@ 0x74
 800d7e4:	4614      	mov	r4, r2
 800d7e6:	4698      	mov	r8, r3
 800d7e8:	4606      	mov	r6, r0
 800d7ea:	b118      	cbz	r0, 800d7f4 <_vfiprintf_r+0x18>
 800d7ec:	6a03      	ldr	r3, [r0, #32]
 800d7ee:	b90b      	cbnz	r3, 800d7f4 <_vfiprintf_r+0x18>
 800d7f0:	f7fc fd54 	bl	800a29c <__sinit>
 800d7f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7f6:	07d9      	lsls	r1, r3, #31
 800d7f8:	d405      	bmi.n	800d806 <_vfiprintf_r+0x2a>
 800d7fa:	89ab      	ldrh	r3, [r5, #12]
 800d7fc:	059a      	lsls	r2, r3, #22
 800d7fe:	d402      	bmi.n	800d806 <_vfiprintf_r+0x2a>
 800d800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d802:	f7fd fcac 	bl	800b15e <__retarget_lock_acquire_recursive>
 800d806:	89ab      	ldrh	r3, [r5, #12]
 800d808:	071b      	lsls	r3, r3, #28
 800d80a:	d501      	bpl.n	800d810 <_vfiprintf_r+0x34>
 800d80c:	692b      	ldr	r3, [r5, #16]
 800d80e:	b99b      	cbnz	r3, 800d838 <_vfiprintf_r+0x5c>
 800d810:	4629      	mov	r1, r5
 800d812:	4630      	mov	r0, r6
 800d814:	f000 f938 	bl	800da88 <__swsetup_r>
 800d818:	b170      	cbz	r0, 800d838 <_vfiprintf_r+0x5c>
 800d81a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d81c:	07dc      	lsls	r4, r3, #31
 800d81e:	d504      	bpl.n	800d82a <_vfiprintf_r+0x4e>
 800d820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d824:	b01d      	add	sp, #116	@ 0x74
 800d826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d82a:	89ab      	ldrh	r3, [r5, #12]
 800d82c:	0598      	lsls	r0, r3, #22
 800d82e:	d4f7      	bmi.n	800d820 <_vfiprintf_r+0x44>
 800d830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d832:	f7fd fc95 	bl	800b160 <__retarget_lock_release_recursive>
 800d836:	e7f3      	b.n	800d820 <_vfiprintf_r+0x44>
 800d838:	2300      	movs	r3, #0
 800d83a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d83c:	2320      	movs	r3, #32
 800d83e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d842:	f8cd 800c 	str.w	r8, [sp, #12]
 800d846:	2330      	movs	r3, #48	@ 0x30
 800d848:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d9f8 <_vfiprintf_r+0x21c>
 800d84c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d850:	f04f 0901 	mov.w	r9, #1
 800d854:	4623      	mov	r3, r4
 800d856:	469a      	mov	sl, r3
 800d858:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d85c:	b10a      	cbz	r2, 800d862 <_vfiprintf_r+0x86>
 800d85e:	2a25      	cmp	r2, #37	@ 0x25
 800d860:	d1f9      	bne.n	800d856 <_vfiprintf_r+0x7a>
 800d862:	ebba 0b04 	subs.w	fp, sl, r4
 800d866:	d00b      	beq.n	800d880 <_vfiprintf_r+0xa4>
 800d868:	465b      	mov	r3, fp
 800d86a:	4622      	mov	r2, r4
 800d86c:	4629      	mov	r1, r5
 800d86e:	4630      	mov	r0, r6
 800d870:	f7ff ffa2 	bl	800d7b8 <__sfputs_r>
 800d874:	3001      	adds	r0, #1
 800d876:	f000 80a7 	beq.w	800d9c8 <_vfiprintf_r+0x1ec>
 800d87a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d87c:	445a      	add	r2, fp
 800d87e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d880:	f89a 3000 	ldrb.w	r3, [sl]
 800d884:	2b00      	cmp	r3, #0
 800d886:	f000 809f 	beq.w	800d9c8 <_vfiprintf_r+0x1ec>
 800d88a:	2300      	movs	r3, #0
 800d88c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d894:	f10a 0a01 	add.w	sl, sl, #1
 800d898:	9304      	str	r3, [sp, #16]
 800d89a:	9307      	str	r3, [sp, #28]
 800d89c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8a2:	4654      	mov	r4, sl
 800d8a4:	2205      	movs	r2, #5
 800d8a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8aa:	4853      	ldr	r0, [pc, #332]	@ (800d9f8 <_vfiprintf_r+0x21c>)
 800d8ac:	f7f2 fc98 	bl	80001e0 <memchr>
 800d8b0:	9a04      	ldr	r2, [sp, #16]
 800d8b2:	b9d8      	cbnz	r0, 800d8ec <_vfiprintf_r+0x110>
 800d8b4:	06d1      	lsls	r1, r2, #27
 800d8b6:	bf44      	itt	mi
 800d8b8:	2320      	movmi	r3, #32
 800d8ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8be:	0713      	lsls	r3, r2, #28
 800d8c0:	bf44      	itt	mi
 800d8c2:	232b      	movmi	r3, #43	@ 0x2b
 800d8c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8c8:	f89a 3000 	ldrb.w	r3, [sl]
 800d8cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8ce:	d015      	beq.n	800d8fc <_vfiprintf_r+0x120>
 800d8d0:	9a07      	ldr	r2, [sp, #28]
 800d8d2:	4654      	mov	r4, sl
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	f04f 0c0a 	mov.w	ip, #10
 800d8da:	4621      	mov	r1, r4
 800d8dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8e0:	3b30      	subs	r3, #48	@ 0x30
 800d8e2:	2b09      	cmp	r3, #9
 800d8e4:	d94b      	bls.n	800d97e <_vfiprintf_r+0x1a2>
 800d8e6:	b1b0      	cbz	r0, 800d916 <_vfiprintf_r+0x13a>
 800d8e8:	9207      	str	r2, [sp, #28]
 800d8ea:	e014      	b.n	800d916 <_vfiprintf_r+0x13a>
 800d8ec:	eba0 0308 	sub.w	r3, r0, r8
 800d8f0:	fa09 f303 	lsl.w	r3, r9, r3
 800d8f4:	4313      	orrs	r3, r2
 800d8f6:	9304      	str	r3, [sp, #16]
 800d8f8:	46a2      	mov	sl, r4
 800d8fa:	e7d2      	b.n	800d8a2 <_vfiprintf_r+0xc6>
 800d8fc:	9b03      	ldr	r3, [sp, #12]
 800d8fe:	1d19      	adds	r1, r3, #4
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	9103      	str	r1, [sp, #12]
 800d904:	2b00      	cmp	r3, #0
 800d906:	bfbb      	ittet	lt
 800d908:	425b      	neglt	r3, r3
 800d90a:	f042 0202 	orrlt.w	r2, r2, #2
 800d90e:	9307      	strge	r3, [sp, #28]
 800d910:	9307      	strlt	r3, [sp, #28]
 800d912:	bfb8      	it	lt
 800d914:	9204      	strlt	r2, [sp, #16]
 800d916:	7823      	ldrb	r3, [r4, #0]
 800d918:	2b2e      	cmp	r3, #46	@ 0x2e
 800d91a:	d10a      	bne.n	800d932 <_vfiprintf_r+0x156>
 800d91c:	7863      	ldrb	r3, [r4, #1]
 800d91e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d920:	d132      	bne.n	800d988 <_vfiprintf_r+0x1ac>
 800d922:	9b03      	ldr	r3, [sp, #12]
 800d924:	1d1a      	adds	r2, r3, #4
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	9203      	str	r2, [sp, #12]
 800d92a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d92e:	3402      	adds	r4, #2
 800d930:	9305      	str	r3, [sp, #20]
 800d932:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800da08 <_vfiprintf_r+0x22c>
 800d936:	7821      	ldrb	r1, [r4, #0]
 800d938:	2203      	movs	r2, #3
 800d93a:	4650      	mov	r0, sl
 800d93c:	f7f2 fc50 	bl	80001e0 <memchr>
 800d940:	b138      	cbz	r0, 800d952 <_vfiprintf_r+0x176>
 800d942:	9b04      	ldr	r3, [sp, #16]
 800d944:	eba0 000a 	sub.w	r0, r0, sl
 800d948:	2240      	movs	r2, #64	@ 0x40
 800d94a:	4082      	lsls	r2, r0
 800d94c:	4313      	orrs	r3, r2
 800d94e:	3401      	adds	r4, #1
 800d950:	9304      	str	r3, [sp, #16]
 800d952:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d956:	4829      	ldr	r0, [pc, #164]	@ (800d9fc <_vfiprintf_r+0x220>)
 800d958:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d95c:	2206      	movs	r2, #6
 800d95e:	f7f2 fc3f 	bl	80001e0 <memchr>
 800d962:	2800      	cmp	r0, #0
 800d964:	d03f      	beq.n	800d9e6 <_vfiprintf_r+0x20a>
 800d966:	4b26      	ldr	r3, [pc, #152]	@ (800da00 <_vfiprintf_r+0x224>)
 800d968:	bb1b      	cbnz	r3, 800d9b2 <_vfiprintf_r+0x1d6>
 800d96a:	9b03      	ldr	r3, [sp, #12]
 800d96c:	3307      	adds	r3, #7
 800d96e:	f023 0307 	bic.w	r3, r3, #7
 800d972:	3308      	adds	r3, #8
 800d974:	9303      	str	r3, [sp, #12]
 800d976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d978:	443b      	add	r3, r7
 800d97a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d97c:	e76a      	b.n	800d854 <_vfiprintf_r+0x78>
 800d97e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d982:	460c      	mov	r4, r1
 800d984:	2001      	movs	r0, #1
 800d986:	e7a8      	b.n	800d8da <_vfiprintf_r+0xfe>
 800d988:	2300      	movs	r3, #0
 800d98a:	3401      	adds	r4, #1
 800d98c:	9305      	str	r3, [sp, #20]
 800d98e:	4619      	mov	r1, r3
 800d990:	f04f 0c0a 	mov.w	ip, #10
 800d994:	4620      	mov	r0, r4
 800d996:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d99a:	3a30      	subs	r2, #48	@ 0x30
 800d99c:	2a09      	cmp	r2, #9
 800d99e:	d903      	bls.n	800d9a8 <_vfiprintf_r+0x1cc>
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d0c6      	beq.n	800d932 <_vfiprintf_r+0x156>
 800d9a4:	9105      	str	r1, [sp, #20]
 800d9a6:	e7c4      	b.n	800d932 <_vfiprintf_r+0x156>
 800d9a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9ac:	4604      	mov	r4, r0
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	e7f0      	b.n	800d994 <_vfiprintf_r+0x1b8>
 800d9b2:	ab03      	add	r3, sp, #12
 800d9b4:	9300      	str	r3, [sp, #0]
 800d9b6:	462a      	mov	r2, r5
 800d9b8:	4b12      	ldr	r3, [pc, #72]	@ (800da04 <_vfiprintf_r+0x228>)
 800d9ba:	a904      	add	r1, sp, #16
 800d9bc:	4630      	mov	r0, r6
 800d9be:	f7fb fdfb 	bl	80095b8 <_printf_float>
 800d9c2:	4607      	mov	r7, r0
 800d9c4:	1c78      	adds	r0, r7, #1
 800d9c6:	d1d6      	bne.n	800d976 <_vfiprintf_r+0x19a>
 800d9c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d9ca:	07d9      	lsls	r1, r3, #31
 800d9cc:	d405      	bmi.n	800d9da <_vfiprintf_r+0x1fe>
 800d9ce:	89ab      	ldrh	r3, [r5, #12]
 800d9d0:	059a      	lsls	r2, r3, #22
 800d9d2:	d402      	bmi.n	800d9da <_vfiprintf_r+0x1fe>
 800d9d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d9d6:	f7fd fbc3 	bl	800b160 <__retarget_lock_release_recursive>
 800d9da:	89ab      	ldrh	r3, [r5, #12]
 800d9dc:	065b      	lsls	r3, r3, #25
 800d9de:	f53f af1f 	bmi.w	800d820 <_vfiprintf_r+0x44>
 800d9e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9e4:	e71e      	b.n	800d824 <_vfiprintf_r+0x48>
 800d9e6:	ab03      	add	r3, sp, #12
 800d9e8:	9300      	str	r3, [sp, #0]
 800d9ea:	462a      	mov	r2, r5
 800d9ec:	4b05      	ldr	r3, [pc, #20]	@ (800da04 <_vfiprintf_r+0x228>)
 800d9ee:	a904      	add	r1, sp, #16
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	f7fc f879 	bl	8009ae8 <_printf_i>
 800d9f6:	e7e4      	b.n	800d9c2 <_vfiprintf_r+0x1e6>
 800d9f8:	08012f30 	.word	0x08012f30
 800d9fc:	08012f3a 	.word	0x08012f3a
 800da00:	080095b9 	.word	0x080095b9
 800da04:	0800d7b9 	.word	0x0800d7b9
 800da08:	08012f36 	.word	0x08012f36

0800da0c <__swbuf_r>:
 800da0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0e:	460e      	mov	r6, r1
 800da10:	4614      	mov	r4, r2
 800da12:	4605      	mov	r5, r0
 800da14:	b118      	cbz	r0, 800da1e <__swbuf_r+0x12>
 800da16:	6a03      	ldr	r3, [r0, #32]
 800da18:	b90b      	cbnz	r3, 800da1e <__swbuf_r+0x12>
 800da1a:	f7fc fc3f 	bl	800a29c <__sinit>
 800da1e:	69a3      	ldr	r3, [r4, #24]
 800da20:	60a3      	str	r3, [r4, #8]
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	071a      	lsls	r2, r3, #28
 800da26:	d501      	bpl.n	800da2c <__swbuf_r+0x20>
 800da28:	6923      	ldr	r3, [r4, #16]
 800da2a:	b943      	cbnz	r3, 800da3e <__swbuf_r+0x32>
 800da2c:	4621      	mov	r1, r4
 800da2e:	4628      	mov	r0, r5
 800da30:	f000 f82a 	bl	800da88 <__swsetup_r>
 800da34:	b118      	cbz	r0, 800da3e <__swbuf_r+0x32>
 800da36:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800da3a:	4638      	mov	r0, r7
 800da3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da3e:	6823      	ldr	r3, [r4, #0]
 800da40:	6922      	ldr	r2, [r4, #16]
 800da42:	1a98      	subs	r0, r3, r2
 800da44:	6963      	ldr	r3, [r4, #20]
 800da46:	b2f6      	uxtb	r6, r6
 800da48:	4283      	cmp	r3, r0
 800da4a:	4637      	mov	r7, r6
 800da4c:	dc05      	bgt.n	800da5a <__swbuf_r+0x4e>
 800da4e:	4621      	mov	r1, r4
 800da50:	4628      	mov	r0, r5
 800da52:	f7ff f87b 	bl	800cb4c <_fflush_r>
 800da56:	2800      	cmp	r0, #0
 800da58:	d1ed      	bne.n	800da36 <__swbuf_r+0x2a>
 800da5a:	68a3      	ldr	r3, [r4, #8]
 800da5c:	3b01      	subs	r3, #1
 800da5e:	60a3      	str	r3, [r4, #8]
 800da60:	6823      	ldr	r3, [r4, #0]
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	6022      	str	r2, [r4, #0]
 800da66:	701e      	strb	r6, [r3, #0]
 800da68:	6962      	ldr	r2, [r4, #20]
 800da6a:	1c43      	adds	r3, r0, #1
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d004      	beq.n	800da7a <__swbuf_r+0x6e>
 800da70:	89a3      	ldrh	r3, [r4, #12]
 800da72:	07db      	lsls	r3, r3, #31
 800da74:	d5e1      	bpl.n	800da3a <__swbuf_r+0x2e>
 800da76:	2e0a      	cmp	r6, #10
 800da78:	d1df      	bne.n	800da3a <__swbuf_r+0x2e>
 800da7a:	4621      	mov	r1, r4
 800da7c:	4628      	mov	r0, r5
 800da7e:	f7ff f865 	bl	800cb4c <_fflush_r>
 800da82:	2800      	cmp	r0, #0
 800da84:	d0d9      	beq.n	800da3a <__swbuf_r+0x2e>
 800da86:	e7d6      	b.n	800da36 <__swbuf_r+0x2a>

0800da88 <__swsetup_r>:
 800da88:	b538      	push	{r3, r4, r5, lr}
 800da8a:	4b29      	ldr	r3, [pc, #164]	@ (800db30 <__swsetup_r+0xa8>)
 800da8c:	4605      	mov	r5, r0
 800da8e:	6818      	ldr	r0, [r3, #0]
 800da90:	460c      	mov	r4, r1
 800da92:	b118      	cbz	r0, 800da9c <__swsetup_r+0x14>
 800da94:	6a03      	ldr	r3, [r0, #32]
 800da96:	b90b      	cbnz	r3, 800da9c <__swsetup_r+0x14>
 800da98:	f7fc fc00 	bl	800a29c <__sinit>
 800da9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daa0:	0719      	lsls	r1, r3, #28
 800daa2:	d422      	bmi.n	800daea <__swsetup_r+0x62>
 800daa4:	06da      	lsls	r2, r3, #27
 800daa6:	d407      	bmi.n	800dab8 <__swsetup_r+0x30>
 800daa8:	2209      	movs	r2, #9
 800daaa:	602a      	str	r2, [r5, #0]
 800daac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dab0:	81a3      	strh	r3, [r4, #12]
 800dab2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dab6:	e033      	b.n	800db20 <__swsetup_r+0x98>
 800dab8:	0758      	lsls	r0, r3, #29
 800daba:	d512      	bpl.n	800dae2 <__swsetup_r+0x5a>
 800dabc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dabe:	b141      	cbz	r1, 800dad2 <__swsetup_r+0x4a>
 800dac0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dac4:	4299      	cmp	r1, r3
 800dac6:	d002      	beq.n	800dace <__swsetup_r+0x46>
 800dac8:	4628      	mov	r0, r5
 800daca:	f7fe fa25 	bl	800bf18 <_free_r>
 800dace:	2300      	movs	r3, #0
 800dad0:	6363      	str	r3, [r4, #52]	@ 0x34
 800dad2:	89a3      	ldrh	r3, [r4, #12]
 800dad4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dad8:	81a3      	strh	r3, [r4, #12]
 800dada:	2300      	movs	r3, #0
 800dadc:	6063      	str	r3, [r4, #4]
 800dade:	6923      	ldr	r3, [r4, #16]
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	89a3      	ldrh	r3, [r4, #12]
 800dae4:	f043 0308 	orr.w	r3, r3, #8
 800dae8:	81a3      	strh	r3, [r4, #12]
 800daea:	6923      	ldr	r3, [r4, #16]
 800daec:	b94b      	cbnz	r3, 800db02 <__swsetup_r+0x7a>
 800daee:	89a3      	ldrh	r3, [r4, #12]
 800daf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800daf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daf8:	d003      	beq.n	800db02 <__swsetup_r+0x7a>
 800dafa:	4621      	mov	r1, r4
 800dafc:	4628      	mov	r0, r5
 800dafe:	f000 f83f 	bl	800db80 <__smakebuf_r>
 800db02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db06:	f013 0201 	ands.w	r2, r3, #1
 800db0a:	d00a      	beq.n	800db22 <__swsetup_r+0x9a>
 800db0c:	2200      	movs	r2, #0
 800db0e:	60a2      	str	r2, [r4, #8]
 800db10:	6962      	ldr	r2, [r4, #20]
 800db12:	4252      	negs	r2, r2
 800db14:	61a2      	str	r2, [r4, #24]
 800db16:	6922      	ldr	r2, [r4, #16]
 800db18:	b942      	cbnz	r2, 800db2c <__swsetup_r+0xa4>
 800db1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800db1e:	d1c5      	bne.n	800daac <__swsetup_r+0x24>
 800db20:	bd38      	pop	{r3, r4, r5, pc}
 800db22:	0799      	lsls	r1, r3, #30
 800db24:	bf58      	it	pl
 800db26:	6962      	ldrpl	r2, [r4, #20]
 800db28:	60a2      	str	r2, [r4, #8]
 800db2a:	e7f4      	b.n	800db16 <__swsetup_r+0x8e>
 800db2c:	2000      	movs	r0, #0
 800db2e:	e7f7      	b.n	800db20 <__swsetup_r+0x98>
 800db30:	20000188 	.word	0x20000188

0800db34 <__swhatbuf_r>:
 800db34:	b570      	push	{r4, r5, r6, lr}
 800db36:	460c      	mov	r4, r1
 800db38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db3c:	2900      	cmp	r1, #0
 800db3e:	b096      	sub	sp, #88	@ 0x58
 800db40:	4615      	mov	r5, r2
 800db42:	461e      	mov	r6, r3
 800db44:	da0d      	bge.n	800db62 <__swhatbuf_r+0x2e>
 800db46:	89a3      	ldrh	r3, [r4, #12]
 800db48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db4c:	f04f 0100 	mov.w	r1, #0
 800db50:	bf14      	ite	ne
 800db52:	2340      	movne	r3, #64	@ 0x40
 800db54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db58:	2000      	movs	r0, #0
 800db5a:	6031      	str	r1, [r6, #0]
 800db5c:	602b      	str	r3, [r5, #0]
 800db5e:	b016      	add	sp, #88	@ 0x58
 800db60:	bd70      	pop	{r4, r5, r6, pc}
 800db62:	466a      	mov	r2, sp
 800db64:	f000 f89c 	bl	800dca0 <_fstat_r>
 800db68:	2800      	cmp	r0, #0
 800db6a:	dbec      	blt.n	800db46 <__swhatbuf_r+0x12>
 800db6c:	9901      	ldr	r1, [sp, #4]
 800db6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db76:	4259      	negs	r1, r3
 800db78:	4159      	adcs	r1, r3
 800db7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db7e:	e7eb      	b.n	800db58 <__swhatbuf_r+0x24>

0800db80 <__smakebuf_r>:
 800db80:	898b      	ldrh	r3, [r1, #12]
 800db82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db84:	079d      	lsls	r5, r3, #30
 800db86:	4606      	mov	r6, r0
 800db88:	460c      	mov	r4, r1
 800db8a:	d507      	bpl.n	800db9c <__smakebuf_r+0x1c>
 800db8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db90:	6023      	str	r3, [r4, #0]
 800db92:	6123      	str	r3, [r4, #16]
 800db94:	2301      	movs	r3, #1
 800db96:	6163      	str	r3, [r4, #20]
 800db98:	b003      	add	sp, #12
 800db9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db9c:	ab01      	add	r3, sp, #4
 800db9e:	466a      	mov	r2, sp
 800dba0:	f7ff ffc8 	bl	800db34 <__swhatbuf_r>
 800dba4:	9f00      	ldr	r7, [sp, #0]
 800dba6:	4605      	mov	r5, r0
 800dba8:	4639      	mov	r1, r7
 800dbaa:	4630      	mov	r0, r6
 800dbac:	f7fe feb8 	bl	800c920 <_malloc_r>
 800dbb0:	b948      	cbnz	r0, 800dbc6 <__smakebuf_r+0x46>
 800dbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbb6:	059a      	lsls	r2, r3, #22
 800dbb8:	d4ee      	bmi.n	800db98 <__smakebuf_r+0x18>
 800dbba:	f023 0303 	bic.w	r3, r3, #3
 800dbbe:	f043 0302 	orr.w	r3, r3, #2
 800dbc2:	81a3      	strh	r3, [r4, #12]
 800dbc4:	e7e2      	b.n	800db8c <__smakebuf_r+0xc>
 800dbc6:	89a3      	ldrh	r3, [r4, #12]
 800dbc8:	6020      	str	r0, [r4, #0]
 800dbca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbce:	81a3      	strh	r3, [r4, #12]
 800dbd0:	9b01      	ldr	r3, [sp, #4]
 800dbd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dbd6:	b15b      	cbz	r3, 800dbf0 <__smakebuf_r+0x70>
 800dbd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbdc:	4630      	mov	r0, r6
 800dbde:	f000 f83b 	bl	800dc58 <_isatty_r>
 800dbe2:	b128      	cbz	r0, 800dbf0 <__smakebuf_r+0x70>
 800dbe4:	89a3      	ldrh	r3, [r4, #12]
 800dbe6:	f023 0303 	bic.w	r3, r3, #3
 800dbea:	f043 0301 	orr.w	r3, r3, #1
 800dbee:	81a3      	strh	r3, [r4, #12]
 800dbf0:	89a3      	ldrh	r3, [r4, #12]
 800dbf2:	431d      	orrs	r5, r3
 800dbf4:	81a5      	strh	r5, [r4, #12]
 800dbf6:	e7cf      	b.n	800db98 <__smakebuf_r+0x18>

0800dbf8 <_raise_r>:
 800dbf8:	291f      	cmp	r1, #31
 800dbfa:	b538      	push	{r3, r4, r5, lr}
 800dbfc:	4605      	mov	r5, r0
 800dbfe:	460c      	mov	r4, r1
 800dc00:	d904      	bls.n	800dc0c <_raise_r+0x14>
 800dc02:	2316      	movs	r3, #22
 800dc04:	6003      	str	r3, [r0, #0]
 800dc06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc0a:	bd38      	pop	{r3, r4, r5, pc}
 800dc0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dc0e:	b112      	cbz	r2, 800dc16 <_raise_r+0x1e>
 800dc10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc14:	b94b      	cbnz	r3, 800dc2a <_raise_r+0x32>
 800dc16:	4628      	mov	r0, r5
 800dc18:	f000 f840 	bl	800dc9c <_getpid_r>
 800dc1c:	4622      	mov	r2, r4
 800dc1e:	4601      	mov	r1, r0
 800dc20:	4628      	mov	r0, r5
 800dc22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc26:	f000 b827 	b.w	800dc78 <_kill_r>
 800dc2a:	2b01      	cmp	r3, #1
 800dc2c:	d00a      	beq.n	800dc44 <_raise_r+0x4c>
 800dc2e:	1c59      	adds	r1, r3, #1
 800dc30:	d103      	bne.n	800dc3a <_raise_r+0x42>
 800dc32:	2316      	movs	r3, #22
 800dc34:	6003      	str	r3, [r0, #0]
 800dc36:	2001      	movs	r0, #1
 800dc38:	e7e7      	b.n	800dc0a <_raise_r+0x12>
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dc40:	4620      	mov	r0, r4
 800dc42:	4798      	blx	r3
 800dc44:	2000      	movs	r0, #0
 800dc46:	e7e0      	b.n	800dc0a <_raise_r+0x12>

0800dc48 <raise>:
 800dc48:	4b02      	ldr	r3, [pc, #8]	@ (800dc54 <raise+0xc>)
 800dc4a:	4601      	mov	r1, r0
 800dc4c:	6818      	ldr	r0, [r3, #0]
 800dc4e:	f7ff bfd3 	b.w	800dbf8 <_raise_r>
 800dc52:	bf00      	nop
 800dc54:	20000188 	.word	0x20000188

0800dc58 <_isatty_r>:
 800dc58:	b538      	push	{r3, r4, r5, lr}
 800dc5a:	4d06      	ldr	r5, [pc, #24]	@ (800dc74 <_isatty_r+0x1c>)
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	4604      	mov	r4, r0
 800dc60:	4608      	mov	r0, r1
 800dc62:	602b      	str	r3, [r5, #0]
 800dc64:	f7f4 fa3c 	bl	80020e0 <_isatty>
 800dc68:	1c43      	adds	r3, r0, #1
 800dc6a:	d102      	bne.n	800dc72 <_isatty_r+0x1a>
 800dc6c:	682b      	ldr	r3, [r5, #0]
 800dc6e:	b103      	cbz	r3, 800dc72 <_isatty_r+0x1a>
 800dc70:	6023      	str	r3, [r4, #0]
 800dc72:	bd38      	pop	{r3, r4, r5, pc}
 800dc74:	200054e8 	.word	0x200054e8

0800dc78 <_kill_r>:
 800dc78:	b538      	push	{r3, r4, r5, lr}
 800dc7a:	4d07      	ldr	r5, [pc, #28]	@ (800dc98 <_kill_r+0x20>)
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	4604      	mov	r4, r0
 800dc80:	4608      	mov	r0, r1
 800dc82:	4611      	mov	r1, r2
 800dc84:	602b      	str	r3, [r5, #0]
 800dc86:	f7f4 f9f7 	bl	8002078 <_kill>
 800dc8a:	1c43      	adds	r3, r0, #1
 800dc8c:	d102      	bne.n	800dc94 <_kill_r+0x1c>
 800dc8e:	682b      	ldr	r3, [r5, #0]
 800dc90:	b103      	cbz	r3, 800dc94 <_kill_r+0x1c>
 800dc92:	6023      	str	r3, [r4, #0]
 800dc94:	bd38      	pop	{r3, r4, r5, pc}
 800dc96:	bf00      	nop
 800dc98:	200054e8 	.word	0x200054e8

0800dc9c <_getpid_r>:
 800dc9c:	f7f4 b9ea 	b.w	8002074 <_getpid>

0800dca0 <_fstat_r>:
 800dca0:	b538      	push	{r3, r4, r5, lr}
 800dca2:	4d07      	ldr	r5, [pc, #28]	@ (800dcc0 <_fstat_r+0x20>)
 800dca4:	2300      	movs	r3, #0
 800dca6:	4604      	mov	r4, r0
 800dca8:	4608      	mov	r0, r1
 800dcaa:	4611      	mov	r1, r2
 800dcac:	602b      	str	r3, [r5, #0]
 800dcae:	f7f4 fa11 	bl	80020d4 <_fstat>
 800dcb2:	1c43      	adds	r3, r0, #1
 800dcb4:	d102      	bne.n	800dcbc <_fstat_r+0x1c>
 800dcb6:	682b      	ldr	r3, [r5, #0]
 800dcb8:	b103      	cbz	r3, 800dcbc <_fstat_r+0x1c>
 800dcba:	6023      	str	r3, [r4, #0]
 800dcbc:	bd38      	pop	{r3, r4, r5, pc}
 800dcbe:	bf00      	nop
 800dcc0:	200054e8 	.word	0x200054e8

0800dcc4 <_init>:
 800dcc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcc6:	bf00      	nop
 800dcc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcca:	bc08      	pop	{r3}
 800dccc:	469e      	mov	lr, r3
 800dcce:	4770      	bx	lr

0800dcd0 <_fini>:
 800dcd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcd2:	bf00      	nop
 800dcd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcd6:	bc08      	pop	{r3}
 800dcd8:	469e      	mov	lr, r3
 800dcda:	4770      	bx	lr
