Generating HDL for page 13.74.02.1 FILE CONTROLS at 8/17/2020 12:26:01 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_74_02_1_FILE_CONTROLS_tb.vhdl, generating default test bench code.
Ignoring Logic Block 4D with symbol R
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 1 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 4E to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1E21
Generating Statement for block at 4A with output pin(s) of OUT_4A_K
	and inputs of PS_ERROR_SAMPLE,PS_FILE_OP
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_P
	and inputs of PS_I_RING_6_TIME,OUT_5C_G
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_K
	and inputs of OUT_DOT_4A
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of 
	and inputs of OUT_2B_K
	and logic function of Lamp
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of MS_E_CH_SELECT_AND_R_B_C_ON,MS_F_CH_SELECT_AND_RBC_ON
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_B
	and inputs of MC_E_CH_FILE_DIGIT_RING_7,MS_PERCENT_OR_COML_AT
	and logic function of NOR
Generating Statement for block at 5E with output pin(s) of OUT_5E_A
	and inputs of MC_F_CH_FILE_DIGIT_RING_7,MS_LOZENGE_OR_ASTERISK
	and logic function of NOR
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of OUT_DOT_4E,PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_C_Latch
	and inputs of MS_E_CH_STATUS_SAMPLE_A_DELAY,OUT_2G_K
	and logic function of NAND
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_K_Latch, OUT_2G_K_Latch
	and inputs of OUT_3F_C,OUT_DOT_3G
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_K
	and inputs of OUT_2G_K
	and logic function of EQUAL
Generating Statement for block at 3H with output pin(s) of OUT_3H_P
	and inputs of MS_F_CH_STATUS_SAMPLE_A_DELAY,MS_PROGRAM_RESET_3
	and logic function of NAND
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A, OUT_DOT_4A
	and inputs of OUT_4A_K,OUT_4B_P
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_5D_B,OUT_5E_A
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G, OUT_DOT_3G
	and inputs of OUT_3G_C,OUT_3H_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_FILE_RING_7_LATCH
	from gate output OUT_1G_K
Generating output sheet edge signal assignment to 
	signal MS_RBC_INLK_CHECK
	from gate output OUT_DOT_4A
Generating output sheet edge signal assignment to 
	signal MS_FILE_RING_7_LATCH
	from gate output OUT_DOT_3G
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
