$date
	Mon Feb 22 10:38:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! OUT $end
$var reg 1 " clk $end
$var reg 1 # signal $end
$scope module FF $end
$var wire 1 # D $end
$var wire 1 " E $end
$var wire 1 $ masterE $end
$var wire 1 % masterOut $end
$var wire 1 ! OUT $end
$scope module Master $end
$var wire 1 # D $end
$var wire 1 $ E $end
$var wire 1 & srLatchR $end
$var wire 1 ' srLatchS $end
$var wire 1 % OUT $end
$scope module SRLatch $end
$var wire 1 % OUT $end
$var wire 1 & R $end
$var wire 1 ' S $end
$upscope $end
$upscope $end
$scope module Slave $end
$var wire 1 % D $end
$var wire 1 " E $end
$var wire 1 ( srLatchR $end
$var wire 1 ) srLatchS $end
$var wire 1 ! OUT $end
$scope module SRLatch $end
$var wire 1 ! OUT $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
1'
0&
1%
1$
1#
0"
x!
$end
#10
1!
0'
0$
1)
1"
#15
0#
#20
0%
1&
1$
0)
0"
#30
1)
1!
1%
0&
0$
0(
0'
1"
1#
#40
1'
1$
0)
0"
#45
0%
1&
0'
0#
#50
0!
0&
0$
1(
1"
#60
1%
1'
1$
0(
0"
1#
#70
1!
0'
0$
1)
1"
#75
0#
#80
0%
1&
1$
0)
0"
#90
1)
1!
1%
0&
0$
0(
0'
1"
1#
#100
1'
1$
0)
0"
