module ROM_tb ();
	reg [15:0] addressROM;
	wire [31:0] outROM;
	
	ROM dut (addressROM, outROM);
	
	//give input initial value	
	initial begin
		addressROM <= 16'b0;
		#100 $stop;
	end

	always begin
		#10 addressROM = addressROM + 1; //delay 10, then add 1'b 
	end
endmodule
	