FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
.. SPDX-License-Identifier: GPL-2.0-or-later

Kernel driver sbtsi_temp
========================

Supported hardware:

  * Sideband interface (SBI) Temperature Sensor Interface (SB-TSI)
    compliant AMD SoC temperature device.

    Prefix: 'sbtsi_temp'

    Addresses scanned: This driver doesn't support address scanning.

    To instantiate this driver on an AMD CPU with SB-TSI
    support, the i2c bus number would be the bus connected from the board
    management controller (BMC) to the CPU. The i2c address is specified in
    Section 6.3.1 of the SoC register reference: The SB-TSI address is normally
    98h for socket 0 and 90h for socket 1, but it could vary based on hardware
    address select pins.
/* bench 2349.0.0 a926adc133c1 */
/* bench 2349.0.1 2a05852b3c4d */
/* bench 2349.0.2 81f752a8a5eb */
/* bench 2349.0.3 c5c77b8e8fa7 */
/* bench 2349.0.4 afc880098217 */
/* bench 2349.0.5 605cc38e03d3 */
/* bench 2349.0.6 afa16d510eb0 */
/* bench 2349.0.7 ade6d6a0b922 */
/* bench 2349.0.8 243576709377 */
/* bench 2349.0.9 2dba5122b8b8 */
/* bench 2349.0.10 afc78a5c8ae4 */

    Datasheet: The SB-TSI interface and protocol is available as part of
               the open source SoC register reference at:

	       https://www.amd.com/system/files/TechDocs/56255_OSRR.pdf

               The Advanced Platform Management Link (APML) Specification is
               available at:

	       http://developer.amd.com/wordpress/media/2012/10/41918.pdf

Author: Kun Yi <kunyi@google.com>

Description
/* bench 14812.0.0 6c250c4cb5dc */
/* bench 14812.0.1 0c192ca1e577 */
/* bench 14812.0.2 7dfa999602f9 */
/* bench 14812.0.3 a0b55078116d */
/* bench 14812.0.4 eef0e59e747a */
/* bench 14812.0.5 ee80e9ba0e5b */
/* bench 14812.0.6 cd85b1980f02 */
/* bench 14812.0.7 f404040e5873 */
/* bench 14812.0.8 573378bec408 */
and physical interface of a typical 8-pin remote temperature sensor (RTS) on
AMD SoCs. It implements one temperature sensor with readings and limit
registers encode the temperature in increments of 0.125 from 0 to 255.875.
/* bench 24638.0.0 79b09998530b */
/* bench 24638.0.1 e8a3aed59cf6 */
/* bench 24638.0.2 fb9bd16f167c */
/* bench 24638.0.3 81997c57826e */
/* bench 24638.0.4 2181eef98f08 */
/* bench 24638.0.5 a2d495681eee */
/* bench 24638.0.6 48c22105a360 */
/* bench 24638.0.7 5f66c327892e */
/* bench 24638.0.8 f3d7e8fb7a20 */
/* bench 24638.0.9 fa20dfbac08b */
