// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_HH_
#define _dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_164_12_1_1.h"
#include "myproject_axi_mux_42_16_1_1.h"
#include "myproject_axi_mux_83_16_1_1.h"
#include "myproject_axi_mul_mul_12s_12ns_20_1_1.h"
#include "myproject_axi_mul_mul_12ns_7s_19_1_1.h"
#include "dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j.h"
#include "dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi.h"

namespace ap_rtl {

struct dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > data_0_V_read;
    sc_in< sc_lv<12> > data_1_V_read;
    sc_in< sc_lv<12> > data_2_V_read;
    sc_in< sc_lv<12> > data_3_V_read;
    sc_in< sc_lv<12> > data_4_V_read;
    sc_in< sc_lv<12> > data_5_V_read;
    sc_in< sc_lv<12> > data_6_V_read;
    sc_in< sc_lv<12> > data_7_V_read;
    sc_in< sc_lv<12> > data_8_V_read;
    sc_in< sc_lv<12> > data_9_V_read;
    sc_in< sc_lv<12> > data_10_V_read;
    sc_in< sc_lv<12> > data_11_V_read;
    sc_in< sc_lv<12> > data_12_V_read;
    sc_in< sc_lv<12> > data_13_V_read;
    sc_in< sc_lv<12> > data_14_V_read;
    sc_in< sc_lv<12> > data_15_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;


    // Module declarations
    dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s(sc_module_name name);
    SC_HAS_PROCESS(dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s);

    ~dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j* outidx_U;
    dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi* w16_V_U;
    myproject_axi_mux_164_12_1_1<1,1,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,4,12>* myproject_axi_mux_164_12_1_1_U2691;
    myproject_axi_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_axi_mux_42_16_1_1_U2692;
    myproject_axi_mux_83_16_1_1<1,1,16,16,16,16,16,16,16,16,3,16>* myproject_axi_mux_83_16_1_1_U2693;
    myproject_axi_mul_mul_12s_12ns_20_1_1<1,1,12,12,20>* myproject_axi_mul_mul_12s_12ns_20_1_1_U2694;
    myproject_axi_mul_mul_12ns_7s_19_1_1<1,1,12,7,19>* myproject_axi_mul_mul_12ns_7s_19_1_1_U2695;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > icmp_ln152_fu_884_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > outidx_address0;
    sc_signal< sc_logic > outidx_ce0;
    sc_signal< sc_lv<2> > outidx_q0;
    sc_signal< sc_lv<6> > w16_V_address0;
    sc_signal< sc_logic > w16_V_ce0;
    sc_signal< sc_lv<19> > w16_V_q0;
    sc_signal< sc_lv<1> > do_init_reg_238;
    sc_signal< sc_lv<6> > w_index30_reg_254;
    sc_signal< sc_lv<12> > data_0_V_read31_rewind_reg_268;
    sc_signal< sc_lv<12> > data_1_V_read32_rewind_reg_282;
    sc_signal< sc_lv<12> > data_2_V_read33_rewind_reg_296;
    sc_signal< sc_lv<12> > data_3_V_read34_rewind_reg_310;
    sc_signal< sc_lv<12> > data_4_V_read35_rewind_reg_324;
    sc_signal< sc_lv<12> > data_5_V_read36_rewind_reg_338;
    sc_signal< sc_lv<12> > data_6_V_read37_rewind_reg_352;
    sc_signal< sc_lv<12> > data_7_V_read38_rewind_reg_366;
    sc_signal< sc_lv<12> > data_8_V_read39_rewind_reg_380;
    sc_signal< sc_lv<12> > data_9_V_read40_rewind_reg_394;
    sc_signal< sc_lv<12> > data_10_V_read41_rewind_reg_408;
    sc_signal< sc_lv<12> > data_11_V_read42_rewind_reg_422;
    sc_signal< sc_lv<12> > data_12_V_read43_rewind_reg_436;
    sc_signal< sc_lv<12> > data_13_V_read44_rewind_reg_450;
    sc_signal< sc_lv<12> > data_14_V_read45_rewind_reg_464;
    sc_signal< sc_lv<12> > data_15_V_read46_rewind_reg_478;
    sc_signal< sc_lv<32> > in_index_0_i_i29_reg_492;
    sc_signal< sc_lv<12> > data_0_V_read31_phi_reg_506;
    sc_signal< sc_lv<12> > data_1_V_read32_phi_reg_518;
    sc_signal< sc_lv<12> > data_2_V_read33_phi_reg_530;
    sc_signal< sc_lv<12> > data_3_V_read34_phi_reg_542;
    sc_signal< sc_lv<12> > data_4_V_read35_phi_reg_554;
    sc_signal< sc_lv<12> > data_5_V_read36_phi_reg_566;
    sc_signal< sc_lv<12> > data_6_V_read37_phi_reg_578;
    sc_signal< sc_lv<12> > data_7_V_read38_phi_reg_590;
    sc_signal< sc_lv<12> > data_8_V_read39_phi_reg_602;
    sc_signal< sc_lv<12> > data_9_V_read40_phi_reg_614;
    sc_signal< sc_lv<12> > data_10_V_read41_phi_reg_626;
    sc_signal< sc_lv<12> > data_11_V_read42_phi_reg_638;
    sc_signal< sc_lv<12> > data_12_V_read43_phi_reg_650;
    sc_signal< sc_lv<12> > data_13_V_read44_phi_reg_662;
    sc_signal< sc_lv<12> > data_14_V_read45_phi_reg_674;
    sc_signal< sc_lv<12> > data_15_V_read46_phi_reg_686;
    sc_signal< sc_lv<16> > res_5_V_write_assign28_reg_698;
    sc_signal< sc_lv<16> > res_4_V_write_assign26_reg_712;
    sc_signal< sc_lv<16> > res_3_V_write_assign24_reg_726;
    sc_signal< sc_lv<16> > res_2_V_write_assign22_reg_740;
    sc_signal< sc_lv<16> > res_1_V_write_assign20_reg_754;
    sc_signal< sc_lv<16> > res_0_V_write_assign18_reg_768;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_242_p6;
    sc_signal< sc_lv<6> > w_index_fu_878_p2;
    sc_signal< sc_lv<6> > w_index_reg_1212;
    sc_signal< sc_lv<1> > icmp_ln152_reg_1217;
    sc_signal< sc_lv<1> > icmp_ln152_reg_1217_pp0_iter1_reg;
    sc_signal< sc_lv<2> > out_index_reg_1221;
    sc_signal< sc_lv<16> > trunc_ln2_reg_1227;
    sc_signal< sc_lv<15> > trunc_ln708_s_reg_1232;
    sc_signal< sc_lv<32> > select_ln170_fu_1002_p3;
    sc_signal< sc_lv<32> > select_ln170_reg_1237;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_w_index30_phi_fu_258_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6;
    sc_signal< sc_lv<32> > ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6;
    sc_signal< sc_lv<12> > ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_0_V_read31_phi_reg_506;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506;
    sc_signal< sc_lv<12> > ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_1_V_read32_phi_reg_518;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518;
    sc_signal< sc_lv<12> > ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_2_V_read33_phi_reg_530;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530;
    sc_signal< sc_lv<12> > ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_3_V_read34_phi_reg_542;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542;
    sc_signal< sc_lv<12> > ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_4_V_read35_phi_reg_554;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554;
    sc_signal< sc_lv<12> > ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_5_V_read36_phi_reg_566;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566;
    sc_signal< sc_lv<12> > ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_6_V_read37_phi_reg_578;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578;
    sc_signal< sc_lv<12> > ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_7_V_read38_phi_reg_590;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590;
    sc_signal< sc_lv<12> > ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_8_V_read39_phi_reg_602;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602;
    sc_signal< sc_lv<12> > ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_9_V_read40_phi_reg_614;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614;
    sc_signal< sc_lv<12> > ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_10_V_read41_phi_reg_626;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626;
    sc_signal< sc_lv<12> > ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_11_V_read42_phi_reg_638;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638;
    sc_signal< sc_lv<12> > ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_12_V_read43_phi_reg_650;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650;
    sc_signal< sc_lv<12> > ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_13_V_read44_phi_reg_662;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662;
    sc_signal< sc_lv<12> > ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_14_V_read45_phi_reg_674;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674;
    sc_signal< sc_lv<12> > ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter0_data_15_V_read46_phi_reg_686;
    sc_signal< sc_lv<12> > ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_5_1_phi_fu_861_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_4_1_phi_fu_846_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_3_1_phi_fu_831_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_2_1_phi_fu_816_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_1_1_phi_fu_801_p6;
    sc_signal< sc_lv<16> > ap_phi_mux_acc_V_0_1_phi_fu_786_p6;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782;
    sc_signal< sc_lv<16> > acc_0_V_fu_1026_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827;
    sc_signal< sc_lv<16> > acc_3_V_fu_1059_p2;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857;
    sc_signal< sc_lv<64> > zext_ln156_fu_872_p1;
    sc_signal< sc_lv<4> > tmp_s_fu_894_p17;
    sc_signal< sc_lv<12> > tmp_s_fu_894_p18;
    sc_signal< sc_lv<12> > trunc_ln162_1_fu_932_p1;
    sc_signal< sc_lv<20> > mul_ln1118_fu_1108_p2;
    sc_signal< sc_lv<7> > tmp_32_fu_957_p4;
    sc_signal< sc_lv<19> > mul_ln1118_34_fu_1115_p2;
    sc_signal< sc_lv<32> > in_index_fu_980_p2;
    sc_signal< sc_lv<28> > tmp_2_fu_986_p4;
    sc_signal< sc_lv<1> > icmp_ln170_fu_996_p2;
    sc_signal< sc_lv<16> > phi_ln_fu_1013_p6;
    sc_signal< sc_lv<3> > phi_ln1265_1_fu_1037_p9;
    sc_signal< sc_lv<16> > phi_ln1265_1_fu_1037_p10;
    sc_signal< sc_lv<16> > sext_ln708_fu_1034_p1;
    sc_signal< sc_lv<12> > mul_ln1118_fu_1108_p1;
    sc_signal< sc_lv<12> > mul_ln1118_34_fu_1115_p0;
    sc_signal< sc_lv<16> > ap_return_0_preg;
    sc_signal< sc_lv<16> > ap_return_1_preg;
    sc_signal< sc_lv<16> > ap_return_2_preg;
    sc_signal< sc_lv<16> > ap_return_3_preg;
    sc_signal< sc_lv<16> > ap_return_4_preg;
    sc_signal< sc_lv<16> > ap_return_5_preg;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<19> > mul_ln1118_34_fu_1115_p00;
    sc_signal< sc_lv<20> > mul_ln1118_fu_1108_p10;
    sc_signal< bool > ap_condition_243;
    sc_signal< bool > ap_condition_40;
    sc_signal< bool > ap_condition_229;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<16> ap_const_lv16_FCC0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_120;
    static const sc_lv<16> ap_const_lv16_160;
    static const sc_lv<16> ap_const_lv16_FFC0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<28> ap_const_lv28_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1026_p2();
    void thread_acc_3_V_fu_1059_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_229();
    void thread_ap_condition_243();
    void thread_ap_condition_40();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_phi_mux_acc_V_0_1_phi_fu_786_p6();
    void thread_ap_phi_mux_acc_V_1_1_phi_fu_801_p6();
    void thread_ap_phi_mux_acc_V_2_1_phi_fu_816_p6();
    void thread_ap_phi_mux_acc_V_3_1_phi_fu_831_p6();
    void thread_ap_phi_mux_acc_V_4_1_phi_fu_846_p6();
    void thread_ap_phi_mux_acc_V_5_1_phi_fu_861_p6();
    void thread_ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4();
    void thread_ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6();
    void thread_ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4();
    void thread_ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6();
    void thread_ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4();
    void thread_ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6();
    void thread_ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4();
    void thread_ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6();
    void thread_ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4();
    void thread_ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6();
    void thread_ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4();
    void thread_ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6();
    void thread_ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4();
    void thread_ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6();
    void thread_ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4();
    void thread_ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6();
    void thread_ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4();
    void thread_ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6();
    void thread_ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4();
    void thread_ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6();
    void thread_ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4();
    void thread_ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6();
    void thread_ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4();
    void thread_ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6();
    void thread_ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4();
    void thread_ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6();
    void thread_ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4();
    void thread_ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6();
    void thread_ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4();
    void thread_ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6();
    void thread_ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4();
    void thread_ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6();
    void thread_ap_phi_mux_do_init_phi_fu_242_p6();
    void thread_ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6();
    void thread_ap_phi_mux_w_index30_phi_fu_258_p6();
    void thread_ap_phi_reg_pp0_iter0_data_0_V_read31_phi_reg_506();
    void thread_ap_phi_reg_pp0_iter0_data_10_V_read41_phi_reg_626();
    void thread_ap_phi_reg_pp0_iter0_data_11_V_read42_phi_reg_638();
    void thread_ap_phi_reg_pp0_iter0_data_12_V_read43_phi_reg_650();
    void thread_ap_phi_reg_pp0_iter0_data_13_V_read44_phi_reg_662();
    void thread_ap_phi_reg_pp0_iter0_data_14_V_read45_phi_reg_674();
    void thread_ap_phi_reg_pp0_iter0_data_15_V_read46_phi_reg_686();
    void thread_ap_phi_reg_pp0_iter0_data_1_V_read32_phi_reg_518();
    void thread_ap_phi_reg_pp0_iter0_data_2_V_read33_phi_reg_530();
    void thread_ap_phi_reg_pp0_iter0_data_3_V_read34_phi_reg_542();
    void thread_ap_phi_reg_pp0_iter0_data_4_V_read35_phi_reg_554();
    void thread_ap_phi_reg_pp0_iter0_data_5_V_read36_phi_reg_566();
    void thread_ap_phi_reg_pp0_iter0_data_6_V_read37_phi_reg_578();
    void thread_ap_phi_reg_pp0_iter0_data_7_V_read38_phi_reg_590();
    void thread_ap_phi_reg_pp0_iter0_data_8_V_read39_phi_reg_602();
    void thread_ap_phi_reg_pp0_iter0_data_9_V_read40_phi_reg_614();
    void thread_ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782();
    void thread_ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797();
    void thread_ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812();
    void thread_ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827();
    void thread_ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842();
    void thread_ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_icmp_ln152_fu_884_p2();
    void thread_icmp_ln170_fu_996_p2();
    void thread_in_index_fu_980_p2();
    void thread_mul_ln1118_34_fu_1115_p0();
    void thread_mul_ln1118_34_fu_1115_p00();
    void thread_mul_ln1118_fu_1108_p1();
    void thread_mul_ln1118_fu_1108_p10();
    void thread_outidx_address0();
    void thread_outidx_ce0();
    void thread_phi_ln1265_1_fu_1037_p9();
    void thread_select_ln170_fu_1002_p3();
    void thread_sext_ln708_fu_1034_p1();
    void thread_tmp_2_fu_986_p4();
    void thread_tmp_32_fu_957_p4();
    void thread_tmp_s_fu_894_p17();
    void thread_trunc_ln162_1_fu_932_p1();
    void thread_w16_V_address0();
    void thread_w16_V_ce0();
    void thread_w_index_fu_878_p2();
    void thread_zext_ln156_fu_872_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
