Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Digital_watch_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Digital_watch_on_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Digital_watch_on_board"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : Digital_watch_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Clock_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Counter_mod_M_load.vhd" in Library work.
Architecture behavioral of Entity counter_mod_m_load is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/counter_mod4.vhd" in Library work.
Architecture behavioral of Entity counter_mod4 is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/cathodes_manager.vhd" in Library work.
Architecture behavioral of Entity cathodes_manager is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/anodes_manager.vhd" in Library work.
Architecture behavioral of Entity anodes_manager is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/display_seven_segments.vhd" in Library work.
Entity <display_seven_segments> compiled.
Entity <display_seven_segments> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch.vhd" in Library work.
Architecture structural of Entity digital_watch is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Converter.vhd" in Library work.
Architecture behavioral of Entity bin2bcd_12bit is up to date.
Compiling vhdl file "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd" in Library work.
Entity <digital_watch_on_board> compiled.
Entity <digital_watch_on_board> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Digital_watch_on_board> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_seven_segments> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Digital_watch> in library <work> (architecture <structural>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 1

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 500

Analyzing hierarchy for entity <bin2bcd_12bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_mod4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cathodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 1

Analyzing hierarchy for entity <Counter_mod_M_load> in library <work> (architecture <behavioral>) with generics.
	M = 60
	N = 6

Analyzing hierarchy for entity <Counter_mod_M_load> in library <work> (architecture <behavioral>) with generics.
	M = 24
	N = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Digital_watch_on_board> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd" line 162: Unconnected output port 'hundreds' of component 'bin2bcd_12bit'.
WARNING:Xst:753 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd" line 162: Unconnected output port 'thousands' of component 'bin2bcd_12bit'.
WARNING:Xst:753 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd" line 171: Unconnected output port 'hundreds' of component 'bin2bcd_12bit'.
WARNING:Xst:753 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd" line 171: Unconnected output port 'thousands' of component 'bin2bcd_12bit'.
Entity <Digital_watch_on_board> analyzed. Unit <Digital_watch_on_board> generated.

Analyzing Entity <display_seven_segments> in library <work> (Architecture <structural>).
Entity <display_seven_segments> analyzed. Unit <display_seven_segments> generated.

Analyzing Entity <counter_mod4> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/counter_mod4.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
Entity <counter_mod4> analyzed. Unit <counter_mod4> generated.

Analyzing Entity <cathodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/cathodes_manager.vhd" line 57: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/cathodes_manager.vhd" line 82: Mux is complete : default of case is discarded
Entity <cathodes_manager> analyzed. Unit <cathodes_manager> generated.

Analyzing Entity <anodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/anodes_manager.vhd" line 28: Mux is complete : default of case is discarded
Entity <anodes_manager> analyzed. Unit <anodes_manager> generated.

Analyzing Entity <Debouncer> in library <work> (Architecture <behavioral>).
Entity <Debouncer> analyzed. Unit <Debouncer> generated.

Analyzing generic Entity <Digital_watch> in library <work> (Architecture <structural>).
	clock_frequency_in = 50000000
	clock_frequency_out = 1
WARNING:Xst:753 - "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch.vhd" line 96: Unconnected output port 'enable_out' of component 'Counter_mod_M_load'.
Entity <Digital_watch> analyzed. Unit <Digital_watch> generated.

Analyzing generic Entity <clock_filter.2> in library <work> (Architecture <behavioral>).
	clock_frequency_in = 50000000
	clock_frequency_out = 1
Entity <clock_filter.2> analyzed. Unit <clock_filter.2> generated.

Analyzing generic Entity <Counter_mod_M_load.1> in library <work> (Architecture <behavioral>).
	M = 60
	N = 6
Entity <Counter_mod_M_load.1> analyzed. Unit <Counter_mod_M_load.1> generated.

Analyzing generic Entity <Counter_mod_M_load.2> in library <work> (Architecture <behavioral>).
	M = 24
	N = 5
Entity <Counter_mod_M_load.2> analyzed. Unit <Counter_mod_M_load.2> generated.

Analyzing generic Entity <clock_filter.1> in library <work> (Architecture <behavioral>).
	clock_frequency_in = 50000000
	clock_frequency_out = 500
Entity <clock_filter.1> analyzed. Unit <clock_filter.1> generated.

Analyzing Entity <bin2bcd_12bit> in library <work> (Architecture <behavioral>).
Entity <bin2bcd_12bit> analyzed. Unit <bin2bcd_12bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Debouncer>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Debouncer.vhd".
    Found 1-bit register for signal <load_min_out>.
    Found 1-bit register for signal <load_sec_out>.
    Found 1-bit register for signal <load_h_out>.
    Found 5-bit register for signal <temp_h>.
    Found 6-bit register for signal <temp_min>.
    Found 6-bit register for signal <temp_sec>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <clock_filter_1>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Clock_filter.vhd".
    Found 1-bit register for signal <clockfx>.
    Found 17-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_filter_1> synthesized.


Synthesizing Unit <bin2bcd_12bit>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Converter.vhd".
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0000> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0001> created at line 54.
    Found 4-bit comparator greater for signal <bcd_10$cmp_gt0002> created at line 54.
    Found 4-bit adder for signal <bcd_11_8$add0000> created at line 55.
    Found 4-bit adder for signal <bcd_11_8$add0001> created at line 55.
    Found 4-bit adder for signal <bcd_11_8$add0002> created at line 55.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0000> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0001> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0002> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0003> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0004> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0005> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0006> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0007> created at line 46.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0008> created at line 46.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0001> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0002> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0003> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0004> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0005> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0006> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0007> created at line 47.
    Found 4-bit adder for signal <bcd_3_0$add0008> created at line 47.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0000> created at line 50.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0001> created at line 50.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0002> created at line 50.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0003> created at line 50.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0004> created at line 50.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0005> created at line 50.
    Found 4-bit adder for signal <bcd_7_4$add0000> created at line 51.
    Found 4-bit adder for signal <bcd_7_4$add0001> created at line 51.
    Found 4-bit adder for signal <bcd_7_4$add0002> created at line 51.
    Found 4-bit adder for signal <bcd_7_4$add0003> created at line 51.
    Found 4-bit adder for signal <bcd_7_4$add0004> created at line 51.
    Found 4-bit adder for signal <bcd_7_4$add0005> created at line 51.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <bin2bcd_12bit> synthesized.


Synthesizing Unit <counter_mod4>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/counter_mod4.vhd".
    Found 2-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_mod4> synthesized.


Synthesizing Unit <cathodes_manager>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/cathodes_manager.vhd".
    Found 4x1-bit ROM for signal <DOT>.
    Found 16x7-bit ROM for signal <cathodes_for_digit>.
    Found 4-bit 4-to-1 multiplexer for signal <nibble>.
    Summary:
	inferred   2 ROM(s).
	inferred   4 Multiplexer(s).
Unit <cathodes_manager> synthesized.


Synthesizing Unit <anodes_manager>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/anodes_manager.vhd".
    Found 1-of-4 decoder for signal <anodes_switching>.
    Summary:
	inferred   1 Decoder(s).
Unit <anodes_manager> synthesized.


Synthesizing Unit <clock_filter_2>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Clock_filter.vhd".
    Found 1-bit register for signal <clockfx>.
    Found 26-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_filter_2> synthesized.


Synthesizing Unit <Counter_mod_M_load_1>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Counter_mod_M_load.vhd".
    Found 1-bit register for signal <enable_out>.
    Found 6-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 31.
    Found 6-bit up counter for signal <ty>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counter_mod_M_load_1> synthesized.


Synthesizing Unit <Counter_mod_M_load_2>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Counter_mod_M_load.vhd".
    Found 1-bit register for signal <enable_out>.
    Found 5-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 31.
    Found 5-bit up counter for signal <ty>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counter_mod_M_load_2> synthesized.


Synthesizing Unit <display_seven_segments>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/display_seven_segments.vhd".
Unit <display_seven_segments> synthesized.


Synthesizing Unit <Digital_watch>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch.vhd".
Unit <Digital_watch> synthesized.


Synthesizing Unit <Digital_watch_on_board>.
    Related source file is "C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina/Esercizio8/Digital_watch_on_board.vhd".
Unit <Digital_watch_on_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 36
 4-bit adder                                           : 36
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 11
 1-bit register                                        : 8
 5-bit register                                        : 1
 6-bit register                                        : 2
# Comparators                                          : 39
 4-bit comparator greater                              : 36
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 36
 4-bit adder                                           : 36
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 39
 4-bit comparator greater                              : 36
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Digital_watch_on_board> ...

Optimizing unit <Debouncer> ...

Optimizing unit <bin2bcd_12bit> ...

Optimizing unit <Counter_mod_M_load_1> ...

Optimizing unit <Counter_mod_M_load_2> ...
WARNING:Xst:2677 - Node <watch/h_counter/enable_out> of sequential type is unconnected in block <Digital_watch_on_board>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Digital_watch_on_board, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Digital_watch_on_board.ngr
Top Level Output File Name         : Digital_watch_on_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 332
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 42
#      LUT2                        : 69
#      LUT2_L                      : 1
#      LUT3                        : 35
#      LUT3_L                      : 3
#      LUT4                        : 65
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 53
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 43
# FlipFlops/Latches                : 86
#      FDC                         : 49
#      FDCE                        : 17
#      FDCP                        : 17
#      FDE                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 10
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      123  out of   2448     5%  
 Number of Slice Flip Flops:             86  out of   4896     1%  
 Number of 4 input LUTs:                221  out of   4896     4%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    108    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clock                              | BUFGP                                    | 65    |
clk_filter/clockfx                 | NONE(sevent_segment/counter_instance/c_0)| 2     |
watch/clk_filter/clockfx           | NONE(watch/sec_counter/ty_0)             | 7     |
watch/sec_counter/enable_out       | NONE(watch/min_counter/ty_0)             | 7     |
watch/min_counter/enable_out       | NONE(watch/h_counter/ty_0)               | 5     |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                             | Buffer(FF name)                   | Load  |
---------------------------------------------------------------------------+-----------------------------------+-------+
reset                                                                      | IBUF                              | 64    |
watch/h_counter/ty_0__and0000(watch/h_counter/ty_0__and00001:O)            | NONE(watch/h_counter/ty_0)        | 1     |
watch/h_counter/ty_0__or0000(watch/h_counter/ty_0__or00001:O)              | NONE(watch/h_counter/ty_0)        | 1     |
watch/h_counter/ty_1__and0000(watch/h_counter/ty_1__and00001:O)            | NONE(watch/h_counter/ty_1)        | 1     |
watch/h_counter/ty_1__or0000(watch/h_counter/ty_1__or00001:O)              | NONE(watch/h_counter/ty_1)        | 1     |
watch/h_counter/ty_2__and0000(watch/h_counter/ty_2__and00001:O)            | NONE(watch/h_counter/ty_2)        | 1     |
watch/h_counter/ty_2__or0000(watch/h_counter/ty_2__or00001:O)              | NONE(watch/h_counter/ty_2)        | 1     |
watch/h_counter/ty_3__and0000(watch/h_counter/ty_Q_mux0000<3>31:O)         | NONE(watch/h_counter/ty_3)        | 1     |
watch/h_counter/ty_3__or0000(watch/h_counter/ty_3__or00001:O)              | NONE(watch/h_counter/ty_3)        | 1     |
watch/h_counter/ty_4__and0000(watch/h_counter/ty_Q_mux0000<4>21:O)         | NONE(watch/h_counter/ty_4)        | 1     |
watch/h_counter/ty_4__or0000(watch/h_counter/ty_4__or00001:O)              | NONE(watch/h_counter/ty_4)        | 1     |
watch/min_counter/enable_out_or0000(watch/min_counter/enable_out_or00001:O)| NONE(watch/min_counter/enable_out)| 1     |
watch/min_counter/ty_0__and0000(watch/min_counter/ty_0__and00001:O)        | NONE(watch/min_counter/ty_0)      | 1     |
watch/min_counter/ty_0__or0000(watch/min_counter/ty_0__or00001:O)          | NONE(watch/min_counter/ty_0)      | 1     |
watch/min_counter/ty_1__and0000(watch/min_counter/ty_1__and00001:O)        | NONE(watch/min_counter/ty_1)      | 1     |
watch/min_counter/ty_1__or0000(watch/min_counter/ty_1__or00001:O)          | NONE(watch/min_counter/ty_1)      | 1     |
watch/min_counter/ty_2__and0000(watch/min_counter/ty_2__and00001:O)        | NONE(watch/min_counter/ty_2)      | 1     |
watch/min_counter/ty_2__or0000(watch/min_counter/ty_2__or00001:O)          | NONE(watch/min_counter/ty_2)      | 1     |
watch/min_counter/ty_3__and0000(watch/min_counter/ty_3__and00001:O)        | NONE(watch/min_counter/ty_3)      | 1     |
watch/min_counter/ty_3__or0000(watch/min_counter/ty_3__or00001:O)          | NONE(watch/min_counter/ty_3)      | 1     |
watch/min_counter/ty_4__and0000(watch/min_counter/ty_4__and00001:O)        | NONE(watch/min_counter/ty_4)      | 1     |
watch/min_counter/ty_4__or0000(watch/min_counter/ty_4__or00001:O)          | NONE(watch/min_counter/ty_4)      | 1     |
watch/min_counter/ty_5__and0000(watch/min_counter/ty_5__and00001:O)        | NONE(watch/min_counter/ty_5)      | 1     |
watch/min_counter/ty_5__or0000(watch/min_counter/ty_5__or00001:O)          | NONE(watch/min_counter/ty_5)      | 1     |
watch/sec_counter/enable_out_or0000(watch/sec_counter/enable_out_or00001:O)| NONE(watch/sec_counter/enable_out)| 1     |
watch/sec_counter/ty_0__and0000(watch/sec_counter/ty_0__and00001:O)        | NONE(watch/sec_counter/ty_0)      | 1     |
watch/sec_counter/ty_0__or0000(watch/sec_counter/ty_0__or00001:O)          | NONE(watch/sec_counter/ty_0)      | 1     |
watch/sec_counter/ty_1__and0000(watch/sec_counter/ty_1__and00001:O)        | NONE(watch/sec_counter/ty_1)      | 1     |
watch/sec_counter/ty_1__or0000(watch/sec_counter/ty_1__or00001:O)          | NONE(watch/sec_counter/ty_1)      | 1     |
watch/sec_counter/ty_2__and0000(watch/sec_counter/ty_2__and00001:O)        | NONE(watch/sec_counter/ty_2)      | 1     |
watch/sec_counter/ty_2__or0000(watch/sec_counter/ty_2__or00001:O)          | NONE(watch/sec_counter/ty_2)      | 1     |
watch/sec_counter/ty_3__and0000(watch/sec_counter/ty_3__and00001:O)        | NONE(watch/sec_counter/ty_3)      | 1     |
watch/sec_counter/ty_3__or0000(watch/sec_counter/ty_3__or00001:O)          | NONE(watch/sec_counter/ty_3)      | 1     |
watch/sec_counter/ty_4__and0000(watch/sec_counter/ty_4__and00001:O)        | NONE(watch/sec_counter/ty_4)      | 1     |
watch/sec_counter/ty_4__or0000(watch/sec_counter/ty_4__or00001:O)          | NONE(watch/sec_counter/ty_4)      | 1     |
watch/sec_counter/ty_5__and0000(watch/sec_counter/ty_5__and00001:O)        | NONE(watch/sec_counter/ty_5)      | 1     |
watch/sec_counter/ty_5__or0000(watch/sec_counter/ty_5__or00001:O)          | NONE(watch/sec_counter/ty_5)      | 1     |
---------------------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.053ns (Maximum Frequency: 165.207MHz)
   Minimum input arrival time before clock: 4.351ns
   Maximum output required time after clock: 12.819ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.053ns (frequency: 165.207MHz)
  Total number of paths / destination ports: 1512 / 45
-------------------------------------------------------------------------
Delay:               6.053ns (Levels of Logic = 27)
  Source:            watch/clk_filter/counter_1 (FF)
  Destination:       watch/clk_filter/counter_25 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: watch/clk_filter/counter_1 to watch/clk_filter/counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  watch/clk_filter/counter_1 (watch/clk_filter/counter_1)
     LUT1:I0->O            1   0.704   0.000  watch/clk_filter/Mcount_counter_cy<1>_rt (watch/clk_filter/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  watch/clk_filter/Mcount_counter_cy<1> (watch/clk_filter/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<2> (watch/clk_filter/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<3> (watch/clk_filter/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<4> (watch/clk_filter/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<5> (watch/clk_filter/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<6> (watch/clk_filter/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<7> (watch/clk_filter/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<8> (watch/clk_filter/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<9> (watch/clk_filter/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<10> (watch/clk_filter/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<11> (watch/clk_filter/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<12> (watch/clk_filter/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<13> (watch/clk_filter/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<14> (watch/clk_filter/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<15> (watch/clk_filter/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<16> (watch/clk_filter/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<17> (watch/clk_filter/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<18> (watch/clk_filter/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<19> (watch/clk_filter/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<20> (watch/clk_filter/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<21> (watch/clk_filter/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<22> (watch/clk_filter/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  watch/clk_filter/Mcount_counter_cy<23> (watch/clk_filter/Mcount_counter_cy<23>)
     MUXCY:CI->O           0   0.059   0.000  watch/clk_filter/Mcount_counter_cy<24> (watch/clk_filter/Mcount_counter_cy<24>)
     XORCY:CI->O           1   0.804   0.499  watch/clk_filter/Mcount_counter_xor<25> (Result<25>)
     LUT2:I1->O            1   0.704   0.000  watch/clk_filter/Mcount_counter_eqn_251 (watch/clk_filter/Mcount_counter_eqn_25)
     FDC:D                     0.308          watch/clk_filter/counter_25
    ----------------------------------------
    Total                      6.053ns (4.932ns logic, 1.121ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_filter/clockfx'
  Clock period: 3.006ns (frequency: 332.668MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.006ns (Levels of Logic = 1)
  Source:            sevent_segment/counter_instance/c_0 (FF)
  Destination:       sevent_segment/counter_instance/c_0 (FF)
  Source Clock:      clk_filter/clockfx rising
  Destination Clock: clk_filter/clockfx rising

  Data Path: sevent_segment/counter_instance/c_0 to sevent_segment/counter_instance/c_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   0.983  sevent_segment/counter_instance/c_0 (sevent_segment/counter_instance/c_0)
     INV:I->O              1   0.704   0.420  sevent_segment/counter_instance/Mcount_c_xor<0>11_INV_0 (Result<0>2)
     FDC:D                     0.308          sevent_segment/counter_instance/c_0
    ----------------------------------------
    Total                      3.006ns (1.603ns logic, 1.403ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'watch/clk_filter/clockfx'
  Clock period: 4.922ns (frequency: 203.169MHz)
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Delay:               4.922ns (Levels of Logic = 4)
  Source:            watch/sec_counter/ty_0 (FF)
  Destination:       watch/sec_counter/ty_1 (FF)
  Source Clock:      watch/clk_filter/clockfx rising
  Destination Clock: watch/clk_filter/clockfx rising

  Data Path: watch/sec_counter/ty_0 to watch/sec_counter/ty_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             7   0.591   0.743  watch/sec_counter/ty_0 (watch/sec_counter/ty_0)
     LUT3_L:I2->LO         1   0.704   0.104  watch/sec_counter/ty_cmp_eq0000_SW0 (N35)
     LUT4:I3->O            7   0.704   0.743  watch/sec_counter/ty_cmp_eq0000 (watch/sec_counter/ty_cmp_eq0000)
     LUT4:I2->O            1   0.704   0.000  watch/sec_counter/ty_Q_mux0000<2>41_F (N75)
     MUXF5:I0->O           1   0.321   0.000  watch/sec_counter/ty_Q_mux0000<2>41 (watch/sec_counter/ty_Q_mux0000<2>)
     FDCP:D                    0.308          watch/sec_counter/ty_2
    ----------------------------------------
    Total                      4.922ns (3.332ns logic, 1.590ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'watch/sec_counter/enable_out'
  Clock period: 5.147ns (frequency: 194.288MHz)
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Delay:               5.147ns (Levels of Logic = 4)
  Source:            watch/min_counter/ty_2 (FF)
  Destination:       watch/min_counter/ty_1 (FF)
  Source Clock:      watch/sec_counter/enable_out rising
  Destination Clock: watch/sec_counter/enable_out rising

  Data Path: watch/min_counter/ty_2 to watch/min_counter/ty_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q            11   0.591   0.968  watch/min_counter/ty_2 (watch/min_counter/ty_2)
     LUT3_L:I2->LO         1   0.704   0.104  watch/min_counter/ty_cmp_eq0000_SW0 (N37)
     LUT4:I3->O            7   0.704   0.743  watch/min_counter/ty_cmp_eq0000 (watch/min_counter/ty_cmp_eq0000)
     LUT4:I2->O            1   0.704   0.000  watch/min_counter/ty_Q_mux0000<2>41_F (N77)
     MUXF5:I0->O           1   0.321   0.000  watch/min_counter/ty_Q_mux0000<2>41 (watch/min_counter/ty_Q_mux0000<2>)
     FDCP:D                    0.308          watch/min_counter/ty_2
    ----------------------------------------
    Total                      5.147ns (3.332ns logic, 1.815ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'watch/min_counter/enable_out'
  Clock period: 4.170ns (frequency: 239.808MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               4.170ns (Levels of Logic = 3)
  Source:            watch/h_counter/ty_1 (FF)
  Destination:       watch/h_counter/ty_3 (FF)
  Source Clock:      watch/min_counter/enable_out rising
  Destination Clock: watch/min_counter/enable_out rising

  Data Path: watch/h_counter/ty_1 to watch/h_counter/ty_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             8   0.591   0.836  watch/h_counter/ty_1 (watch/h_counter/ty_1)
     LUT3:I1->O            3   0.704   0.706  watch/h_counter/ty_Q_mux0000<3>11 (watch/h_counter/N01)
     LUT4:I0->O            1   0.704   0.000  watch/h_counter/ty_Q_mux0000<4>2 (watch/h_counter/ty_Q_mux0000<4>2)
     MUXF5:I0->O           1   0.321   0.000  watch/h_counter/ty_Q_mux0000<4>_f5 (watch/h_counter/ty_Q_mux0000<4>)
     FDCP:D                    0.308          watch/h_counter/ty_4
    ----------------------------------------
    Total                      4.170ns (2.628ns logic, 1.542ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 64 / 40
-------------------------------------------------------------------------
Offset:              4.351ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_Debouncer/load_sec_out (FF)
  Destination Clock: clock rising

  Data Path: reset to Inst_Debouncer/load_sec_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            86   1.218   1.454  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.704   0.420  Inst_Debouncer/load_sec_out_and00001 (Inst_Debouncer/load_sec_out_and0000)
     FDE:CE                    0.555          Inst_Debouncer/load_sec_out
    ----------------------------------------
    Total                      4.351ns (2.477ns logic, 1.874ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_filter/clockfx'
  Total number of paths / destination ports: 87 / 12
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            sevent_segment/counter_instance/c_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clk_filter/clockfx rising

  Data Path: sevent_segment/counter_instance/c_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  sevent_segment/counter_instance/c_0 (sevent_segment/counter_instance/c_0)
     LUT4:I0->O            1   0.704   0.000  sevent_segment/cathodes_instance/Mmux_nibble_41 (sevent_segment/cathodes_instance/Mmux_nibble_41)
     MUXF5:I0->O           7   0.321   0.883  sevent_segment/cathodes_instance/Mmux_nibble_2_f5_0 (sevent_segment/cathodes_instance/nibble<1>)
     LUT4:I0->O            1   0.704   0.420  sevent_segment/cathodes_instance/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.272          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'watch/sec_counter/enable_out'
  Total number of paths / destination ports: 735 / 7
-------------------------------------------------------------------------
Offset:              12.819ns (Levels of Logic = 8)
  Source:            watch/min_counter/ty_5 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      watch/sec_counter/enable_out rising

  Data Path: watch/min_counter/ty_5 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q            10   0.591   1.057  watch/min_counter/ty_5 (watch/min_counter/ty_5)
     LUT3:I0->O            2   0.704   0.526  converter_0/bcd_2_mux00061 (converter_0/Madd_bcd_3_0_add0007_lut<3>)
     LUT4:I1->O            3   0.704   0.535  converter_0/Madd_bcd_3_0_add0008_cy<1>1 (converter_0/Madd_bcd_3_0_add0008_cy<1>)
     LUT4:I3->O            3   0.704   0.566  converter_0/bcd_3_mux000811 (converter_0/N28)
     LUT3:I2->O            1   0.704   0.424  sevent_segment/cathodes_instance/Mmux_nibble_41_SW0 (N55)
     LUT4:I3->O            1   0.704   0.000  sevent_segment/cathodes_instance/Mmux_nibble_41 (sevent_segment/cathodes_instance/Mmux_nibble_41)
     MUXF5:I0->O           7   0.321   0.883  sevent_segment/cathodes_instance/Mmux_nibble_2_f5_0 (sevent_segment/cathodes_instance/nibble<1>)
     LUT4:I0->O            1   0.704   0.420  sevent_segment/cathodes_instance/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.272          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                     12.819ns (8.408ns logic, 4.411ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'watch/min_counter/enable_out'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              9.126ns (Levels of Logic = 5)
  Source:            watch/h_counter/ty_4 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      watch/min_counter/enable_out rising

  Data Path: watch/h_counter/ty_4 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             8   0.591   0.932  watch/h_counter/ty_4 (watch/h_counter/ty_4)
     LUT4:I0->O            1   0.704   0.595  sevent_segment/cathodes_instance/Mmux_nibble_31_SW1 (N69)
     LUT4:I0->O            1   0.704   0.000  sevent_segment/cathodes_instance/Mmux_nibble_31 (sevent_segment/cathodes_instance/Mmux_nibble_31)
     MUXF5:I1->O           7   0.321   0.883  sevent_segment/cathodes_instance/Mmux_nibble_2_f5_0 (sevent_segment/cathodes_instance/nibble<1>)
     LUT4:I0->O            1   0.704   0.420  sevent_segment/cathodes_instance/Mrom_cathodes_for_digit21 (cathodes_2_OBUF)
     OBUF:I->O                 3.272          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      9.126ns (6.296ns logic, 2.830ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'watch/clk_filter/clockfx'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 1)
  Source:            watch/sec_counter/ty_0 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      watch/clk_filter/clockfx rising

  Data Path: watch/sec_counter/ty_0 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             7   0.591   0.708  watch/sec_counter/ty_0 (watch/sec_counter/ty_0)
     OBUF:I->O                 3.272          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.27 secs
 
--> 

Total memory usage is 4518896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    4 (   0 filtered)

