{
    "DESIGN_NAME": "inverter_top",
    "VERILOG_FILES": ["dir::src/inverter_top.v"],

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",

    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
    "FP_PDN_CHECK_NODES": false,
    "ERROR_ON_ILLEGAL_OVERLAPS": false,

    "MAGIC_DRC_USE_GDS": false,
    "ERROR_ON_MAGIC_DRC": false,

    "MACROS": {
        "my_inverter": {
            "gds": ["dir::my_inverter/my_inv_buffer.gds"],
            "lef": ["dir::my_inverter/my_inv_buffer.lef"],
            "vh": ["dir::src/my_inverter.v"]
        }
    }
}
