{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543749952044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543749952044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 11:25:51 2018 " "Processing started: Sun Dec 02 11:25:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543749952044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1543749952044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analyze_file=\"E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analyze_file=\"E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1543749952044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1543749952483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1543749952483 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand ex8_top.v(18) " "Verilog HDL Declaration warning at ex8_top.v(18): \"rand\" is SystemVerilog-2005 keyword" {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1543749959967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex8_top.v(37) " "Verilog HDL information at ex8_top.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1543749959967 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 ex8_top.v(89) " "Verilog HDL Expression warning at ex8_top.v(89): truncated literal to match 7 bits" {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1543749959967 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" ex8_top.v(125) " "Verilog HDL syntax error at ex8_top.v(125) near text: \"<\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1543749959967 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" ex8_top.v(125) " "Verilog HDL syntax error at ex8_top.v(125) near text: \";\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1543749959967 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ex8_top ex8_top.v(1) " "Ignored design unit \"ex8_top\" at ex8_top.v(1) due to previous errors" {  } { { "ex8_top.v" "" { Text "E:/OneDrive - Imperial College London/uni/year2/EELab/VERI/part_2/ex8/ex8_top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1543749959967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 3 s 3 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543749959969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 02 11:25:59 2018 " "Processing ended: Sun Dec 02 11:25:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543749959969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543749959969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543749959969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1543749959969 ""}
