#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe706c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe70850 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe632d0 .functor NOT 1, L_0xebdfe0, C4<0>, C4<0>, C4<0>;
L_0xebddc0 .functor XOR 2, L_0xebdc60, L_0xebdd20, C4<00>, C4<00>;
L_0xebded0 .functor XOR 2, L_0xebddc0, L_0xebde30, C4<00>, C4<00>;
v0xeb9980_0 .net *"_ivl_10", 1 0, L_0xebde30;  1 drivers
v0xeb9a80_0 .net *"_ivl_12", 1 0, L_0xebded0;  1 drivers
v0xeb9b60_0 .net *"_ivl_2", 1 0, L_0xebcd40;  1 drivers
v0xeb9c20_0 .net *"_ivl_4", 1 0, L_0xebdc60;  1 drivers
v0xeb9d00_0 .net *"_ivl_6", 1 0, L_0xebdd20;  1 drivers
v0xeb9e30_0 .net *"_ivl_8", 1 0, L_0xebddc0;  1 drivers
v0xeb9f10_0 .net "a", 0 0, v0xeb6b90_0;  1 drivers
v0xeb9fb0_0 .net "b", 0 0, v0xeb6c30_0;  1 drivers
v0xeba050_0 .net "c", 0 0, v0xeb6cd0_0;  1 drivers
v0xeba0f0_0 .var "clk", 0 0;
v0xeba190_0 .net "d", 0 0, v0xeb6e10_0;  1 drivers
v0xeba230_0 .net "out_pos_dut", 0 0, L_0xebd9e0;  1 drivers
v0xeba2d0_0 .net "out_pos_ref", 0 0, L_0xebb800;  1 drivers
v0xeba370_0 .net "out_sop_dut", 0 0, L_0xebc760;  1 drivers
v0xeba410_0 .net "out_sop_ref", 0 0, L_0xe91340;  1 drivers
v0xeba4b0_0 .var/2u "stats1", 223 0;
v0xeba550_0 .var/2u "strobe", 0 0;
v0xeba5f0_0 .net "tb_match", 0 0, L_0xebdfe0;  1 drivers
v0xeba6c0_0 .net "tb_mismatch", 0 0, L_0xe632d0;  1 drivers
v0xeba760_0 .net "wavedrom_enable", 0 0, v0xeb70e0_0;  1 drivers
v0xeba830_0 .net "wavedrom_title", 511 0, v0xeb7180_0;  1 drivers
L_0xebcd40 .concat [ 1 1 0 0], L_0xebb800, L_0xe91340;
L_0xebdc60 .concat [ 1 1 0 0], L_0xebb800, L_0xe91340;
L_0xebdd20 .concat [ 1 1 0 0], L_0xebd9e0, L_0xebc760;
L_0xebde30 .concat [ 1 1 0 0], L_0xebb800, L_0xe91340;
L_0xebdfe0 .cmp/eeq 2, L_0xebcd40, L_0xebded0;
S_0xe709e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe70850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe636b0 .functor AND 1, v0xeb6cd0_0, v0xeb6e10_0, C4<1>, C4<1>;
L_0xe63a90 .functor NOT 1, v0xeb6b90_0, C4<0>, C4<0>, C4<0>;
L_0xe63e70 .functor NOT 1, v0xeb6c30_0, C4<0>, C4<0>, C4<0>;
L_0xe640f0 .functor AND 1, L_0xe63a90, L_0xe63e70, C4<1>, C4<1>;
L_0xe7b2d0 .functor AND 1, L_0xe640f0, v0xeb6cd0_0, C4<1>, C4<1>;
L_0xe91340 .functor OR 1, L_0xe636b0, L_0xe7b2d0, C4<0>, C4<0>;
L_0xebac80 .functor NOT 1, v0xeb6c30_0, C4<0>, C4<0>, C4<0>;
L_0xebacf0 .functor OR 1, L_0xebac80, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebae00 .functor AND 1, v0xeb6cd0_0, L_0xebacf0, C4<1>, C4<1>;
L_0xebaec0 .functor NOT 1, v0xeb6b90_0, C4<0>, C4<0>, C4<0>;
L_0xebaf90 .functor OR 1, L_0xebaec0, v0xeb6c30_0, C4<0>, C4<0>;
L_0xebb000 .functor AND 1, L_0xebae00, L_0xebaf90, C4<1>, C4<1>;
L_0xebb180 .functor NOT 1, v0xeb6c30_0, C4<0>, C4<0>, C4<0>;
L_0xebb1f0 .functor OR 1, L_0xebb180, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebb110 .functor AND 1, v0xeb6cd0_0, L_0xebb1f0, C4<1>, C4<1>;
L_0xebb380 .functor NOT 1, v0xeb6b90_0, C4<0>, C4<0>, C4<0>;
L_0xebb480 .functor OR 1, L_0xebb380, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebb540 .functor AND 1, L_0xebb110, L_0xebb480, C4<1>, C4<1>;
L_0xebb6f0 .functor XNOR 1, L_0xebb000, L_0xebb540, C4<0>, C4<0>;
v0xe62c00_0 .net *"_ivl_0", 0 0, L_0xe636b0;  1 drivers
v0xe63000_0 .net *"_ivl_12", 0 0, L_0xebac80;  1 drivers
v0xe633e0_0 .net *"_ivl_14", 0 0, L_0xebacf0;  1 drivers
v0xe637c0_0 .net *"_ivl_16", 0 0, L_0xebae00;  1 drivers
v0xe63ba0_0 .net *"_ivl_18", 0 0, L_0xebaec0;  1 drivers
v0xe63f80_0 .net *"_ivl_2", 0 0, L_0xe63a90;  1 drivers
v0xe64200_0 .net *"_ivl_20", 0 0, L_0xebaf90;  1 drivers
v0xeb5100_0 .net *"_ivl_24", 0 0, L_0xebb180;  1 drivers
v0xeb51e0_0 .net *"_ivl_26", 0 0, L_0xebb1f0;  1 drivers
v0xeb52c0_0 .net *"_ivl_28", 0 0, L_0xebb110;  1 drivers
v0xeb53a0_0 .net *"_ivl_30", 0 0, L_0xebb380;  1 drivers
v0xeb5480_0 .net *"_ivl_32", 0 0, L_0xebb480;  1 drivers
v0xeb5560_0 .net *"_ivl_36", 0 0, L_0xebb6f0;  1 drivers
L_0x7fdefeef9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xeb5620_0 .net *"_ivl_38", 0 0, L_0x7fdefeef9018;  1 drivers
v0xeb5700_0 .net *"_ivl_4", 0 0, L_0xe63e70;  1 drivers
v0xeb57e0_0 .net *"_ivl_6", 0 0, L_0xe640f0;  1 drivers
v0xeb58c0_0 .net *"_ivl_8", 0 0, L_0xe7b2d0;  1 drivers
v0xeb59a0_0 .net "a", 0 0, v0xeb6b90_0;  alias, 1 drivers
v0xeb5a60_0 .net "b", 0 0, v0xeb6c30_0;  alias, 1 drivers
v0xeb5b20_0 .net "c", 0 0, v0xeb6cd0_0;  alias, 1 drivers
v0xeb5be0_0 .net "d", 0 0, v0xeb6e10_0;  alias, 1 drivers
v0xeb5ca0_0 .net "out_pos", 0 0, L_0xebb800;  alias, 1 drivers
v0xeb5d60_0 .net "out_sop", 0 0, L_0xe91340;  alias, 1 drivers
v0xeb5e20_0 .net "pos0", 0 0, L_0xebb000;  1 drivers
v0xeb5ee0_0 .net "pos1", 0 0, L_0xebb540;  1 drivers
L_0xebb800 .functor MUXZ 1, L_0x7fdefeef9018, L_0xebb000, L_0xebb6f0, C4<>;
S_0xeb6060 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe70850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xeb6b90_0 .var "a", 0 0;
v0xeb6c30_0 .var "b", 0 0;
v0xeb6cd0_0 .var "c", 0 0;
v0xeb6d70_0 .net "clk", 0 0, v0xeba0f0_0;  1 drivers
v0xeb6e10_0 .var "d", 0 0;
v0xeb6f00_0 .var/2u "fail", 0 0;
v0xeb6fa0_0 .var/2u "fail1", 0 0;
v0xeb7040_0 .net "tb_match", 0 0, L_0xebdfe0;  alias, 1 drivers
v0xeb70e0_0 .var "wavedrom_enable", 0 0;
v0xeb7180_0 .var "wavedrom_title", 511 0;
E_0xe6f030/0 .event negedge, v0xeb6d70_0;
E_0xe6f030/1 .event posedge, v0xeb6d70_0;
E_0xe6f030 .event/or E_0xe6f030/0, E_0xe6f030/1;
S_0xeb6390 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xeb6060;
 .timescale -12 -12;
v0xeb65d0_0 .var/2s "i", 31 0;
E_0xe6eed0 .event posedge, v0xeb6d70_0;
S_0xeb66d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xeb6060;
 .timescale -12 -12;
v0xeb68d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeb69b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xeb6060;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeb7360 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe70850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xebb9b0 .functor NOT 1, v0xeb6b90_0, C4<0>, C4<0>, C4<0>;
L_0xebba40 .functor NOT 1, v0xeb6c30_0, C4<0>, C4<0>, C4<0>;
L_0xebbbe0 .functor AND 1, L_0xebb9b0, L_0xebba40, C4<1>, C4<1>;
L_0xebbcf0 .functor NOT 1, v0xeb6cd0_0, C4<0>, C4<0>, C4<0>;
L_0xebbea0 .functor AND 1, L_0xebbbe0, L_0xebbcf0, C4<1>, C4<1>;
L_0xebbfb0 .functor AND 1, L_0xebbea0, v0xeb6e10_0, C4<1>, C4<1>;
L_0xebc1c0 .functor AND 1, v0xeb6b90_0, v0xeb6c30_0, C4<1>, C4<1>;
L_0xebc340 .functor AND 1, L_0xebc1c0, v0xeb6cd0_0, C4<1>, C4<1>;
L_0xebc450 .functor NOT 1, v0xeb6e10_0, C4<0>, C4<0>, C4<0>;
L_0xebc4c0 .functor AND 1, L_0xebc340, L_0xebc450, C4<1>, C4<1>;
L_0xebc630 .functor OR 1, L_0xebbfb0, L_0xebc4c0, C4<0>, C4<0>;
L_0xebc6f0 .functor AND 1, v0xeb6b90_0, v0xeb6c30_0, C4<1>, C4<1>;
L_0xebc7d0 .functor AND 1, L_0xebc6f0, v0xeb6cd0_0, C4<1>, C4<1>;
L_0xebc890 .functor AND 1, L_0xebc7d0, v0xeb6e10_0, C4<1>, C4<1>;
L_0xebc760 .functor OR 1, L_0xebc630, L_0xebc890, C4<0>, C4<0>;
L_0xebcac0 .functor NOT 1, v0xeb6b90_0, C4<0>, C4<0>, C4<0>;
L_0xebcbc0 .functor NOT 1, v0xeb6c30_0, C4<0>, C4<0>, C4<0>;
L_0xebcc30 .functor OR 1, L_0xebcac0, L_0xebcbc0, C4<0>, C4<0>;
L_0xebcde0 .functor NOT 1, v0xeb6cd0_0, C4<0>, C4<0>, C4<0>;
L_0xebce50 .functor OR 1, L_0xebcc30, L_0xebcde0, C4<0>, C4<0>;
L_0xebd010 .functor OR 1, L_0xebce50, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebd0d0 .functor OR 1, v0xeb6b90_0, v0xeb6c30_0, C4<0>, C4<0>;
L_0xebd200 .functor NOT 1, v0xeb6cd0_0, C4<0>, C4<0>, C4<0>;
L_0xebd270 .functor OR 1, L_0xebd0d0, L_0xebd200, C4<0>, C4<0>;
L_0xebd450 .functor OR 1, L_0xebd270, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebd510 .functor AND 1, L_0xebd010, L_0xebd450, C4<1>, C4<1>;
L_0xebd700 .functor OR 1, v0xeb6b90_0, v0xeb6c30_0, C4<0>, C4<0>;
L_0xebd770 .functor OR 1, L_0xebd700, v0xeb6cd0_0, C4<0>, C4<0>;
L_0xebd920 .functor OR 1, L_0xebd770, v0xeb6e10_0, C4<0>, C4<0>;
L_0xebd9e0 .functor AND 1, L_0xebd510, L_0xebd920, C4<1>, C4<1>;
v0xeb7520_0 .net *"_ivl_0", 0 0, L_0xebb9b0;  1 drivers
v0xeb7600_0 .net *"_ivl_10", 0 0, L_0xebbfb0;  1 drivers
v0xeb76e0_0 .net *"_ivl_12", 0 0, L_0xebc1c0;  1 drivers
v0xeb77d0_0 .net *"_ivl_14", 0 0, L_0xebc340;  1 drivers
v0xeb78b0_0 .net *"_ivl_16", 0 0, L_0xebc450;  1 drivers
v0xeb79e0_0 .net *"_ivl_18", 0 0, L_0xebc4c0;  1 drivers
v0xeb7ac0_0 .net *"_ivl_2", 0 0, L_0xebba40;  1 drivers
v0xeb7ba0_0 .net *"_ivl_20", 0 0, L_0xebc630;  1 drivers
v0xeb7c80_0 .net *"_ivl_22", 0 0, L_0xebc6f0;  1 drivers
v0xeb7df0_0 .net *"_ivl_24", 0 0, L_0xebc7d0;  1 drivers
v0xeb7ed0_0 .net *"_ivl_26", 0 0, L_0xebc890;  1 drivers
v0xeb7fb0_0 .net *"_ivl_30", 0 0, L_0xebcac0;  1 drivers
v0xeb8090_0 .net *"_ivl_32", 0 0, L_0xebcbc0;  1 drivers
v0xeb8170_0 .net *"_ivl_34", 0 0, L_0xebcc30;  1 drivers
v0xeb8250_0 .net *"_ivl_36", 0 0, L_0xebcde0;  1 drivers
v0xeb8330_0 .net *"_ivl_38", 0 0, L_0xebce50;  1 drivers
v0xeb8410_0 .net *"_ivl_4", 0 0, L_0xebbbe0;  1 drivers
v0xeb8600_0 .net *"_ivl_40", 0 0, L_0xebd010;  1 drivers
v0xeb86e0_0 .net *"_ivl_42", 0 0, L_0xebd0d0;  1 drivers
v0xeb87c0_0 .net *"_ivl_44", 0 0, L_0xebd200;  1 drivers
v0xeb88a0_0 .net *"_ivl_46", 0 0, L_0xebd270;  1 drivers
v0xeb8980_0 .net *"_ivl_48", 0 0, L_0xebd450;  1 drivers
v0xeb8a60_0 .net *"_ivl_50", 0 0, L_0xebd510;  1 drivers
v0xeb8b40_0 .net *"_ivl_52", 0 0, L_0xebd700;  1 drivers
v0xeb8c20_0 .net *"_ivl_54", 0 0, L_0xebd770;  1 drivers
v0xeb8d00_0 .net *"_ivl_56", 0 0, L_0xebd920;  1 drivers
v0xeb8de0_0 .net *"_ivl_6", 0 0, L_0xebbcf0;  1 drivers
v0xeb8ec0_0 .net *"_ivl_8", 0 0, L_0xebbea0;  1 drivers
v0xeb8fa0_0 .net "a", 0 0, v0xeb6b90_0;  alias, 1 drivers
v0xeb9040_0 .net "b", 0 0, v0xeb6c30_0;  alias, 1 drivers
v0xeb9130_0 .net "c", 0 0, v0xeb6cd0_0;  alias, 1 drivers
v0xeb9220_0 .net "d", 0 0, v0xeb6e10_0;  alias, 1 drivers
v0xeb9310_0 .net "out_pos", 0 0, L_0xebd9e0;  alias, 1 drivers
v0xeb95e0_0 .net "out_sop", 0 0, L_0xebc760;  alias, 1 drivers
S_0xeb9760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe70850;
 .timescale -12 -12;
E_0xe589f0 .event anyedge, v0xeba550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xeba550_0;
    %nor/r;
    %assign/vec4 v0xeba550_0, 0;
    %wait E_0xe589f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeb6060;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeb6f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeb6fa0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xeb6060;
T_4 ;
    %wait E_0xe6f030;
    %load/vec4 v0xeb7040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeb6f00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xeb6060;
T_5 ;
    %wait E_0xe6eed0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %wait E_0xe6eed0;
    %load/vec4 v0xeb6f00_0;
    %store/vec4 v0xeb6fa0_0, 0, 1;
    %fork t_1, S_0xeb6390;
    %jmp t_0;
    .scope S_0xeb6390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeb65d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xeb65d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe6eed0;
    %load/vec4 v0xeb65d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeb65d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeb65d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xeb6060;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe6f030;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeb6e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeb6c30_0, 0;
    %assign/vec4 v0xeb6b90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xeb6f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xeb6fa0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe70850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeba0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeba550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe70850;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xeba0f0_0;
    %inv;
    %store/vec4 v0xeba0f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe70850;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeb6d70_0, v0xeba6c0_0, v0xeb9f10_0, v0xeb9fb0_0, v0xeba050_0, v0xeba190_0, v0xeba410_0, v0xeba370_0, v0xeba2d0_0, v0xeba230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe70850;
T_9 ;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe70850;
T_10 ;
    %wait E_0xe6f030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeba4b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
    %load/vec4 v0xeba5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeba4b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xeba410_0;
    %load/vec4 v0xeba410_0;
    %load/vec4 v0xeba370_0;
    %xor;
    %load/vec4 v0xeba410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xeba2d0_0;
    %load/vec4 v0xeba2d0_0;
    %load/vec4 v0xeba230_0;
    %xor;
    %load/vec4 v0xeba2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xeba4b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xeba4b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter5/response1/top_module.sv";
