17:51:21 INFO  : Registering command handlers for SDK TCF services
17:51:23 INFO  : Launching XSCT server: xsct.bat -interactive F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
17:51:28 INFO  : XSCT server has started successfully.
17:51:36 INFO  : Successfully done setting XSCT server connection channel  
17:51:36 INFO  : Successfully done setting SDK workspace  
17:51:36 INFO  : Processing command line option -hwspec F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper.hdf.
18:04:34 INFO  : Inferring section assignments and sizes from elf file: F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\register_reads_writes\Debug\register_reads_writes.elf
18:04:42 INFO  : Inferring section assignments and sizes from elf file: F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\register_reads_writes\Debug\register_reads_writes.elf
19:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:09:36 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:10:44 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:18:30 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:19:00 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:20:28 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:20:38 INFO  : 'fpga -state' command is executed.
19:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:39 INFO  : Jtag cable 'Digilent Zybo 210279787440A' is selected.
19:20:39 INFO  : 'jtag frequency' command is executed.
19:20:39 INFO  : Sourcing of 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:39 INFO  : Context for 'APU' is selected.
19:20:39 INFO  : Hardware design information is loaded from 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:39 INFO  : Context for 'APU' is selected.
19:20:39 INFO  : 'stop' command is executed.
19:20:39 INFO  : 'ps7_init' command is executed.
19:20:39 INFO  : 'ps7_post_config' command is executed.
19:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:39 INFO  : The application 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
loadhw -hw F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
dow F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:40 INFO  : Memory regions updated for context APU
19:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:40 INFO  : 'con' command is executed.
19:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
con
----------------End of Script----------------

19:20:40 INFO  : Launch script is exported to file 'F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rw_reg_test.elf_on_local.tcl'
19:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:35:52 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:00 INFO  : Disconnected from the channel tcfchan#1.
19:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:36:01 INFO  : 'fpga -state' command is executed.
19:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:01 INFO  : Jtag cable 'Digilent Zybo 210279787440A' is selected.
19:36:01 INFO  : 'jtag frequency' command is executed.
19:36:01 INFO  : Sourcing of 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:01 INFO  : Context for 'APU' is selected.
19:36:04 INFO  : Hardware design information is loaded from 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:04 INFO  : Context for 'APU' is selected.
19:36:04 INFO  : 'stop' command is executed.
19:36:04 INFO  : 'ps7_init' command is executed.
19:36:04 INFO  : 'ps7_post_config' command is executed.
19:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:05 INFO  : The application 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
loadhw -hw F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
dow F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:05 INFO  : Memory regions updated for context APU
19:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:05 INFO  : 'con' command is executed.
19:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
con
----------------End of Script----------------

19:36:05 INFO  : Launch script is exported to file 'F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rw_reg_test.elf_on_local.tcl'
19:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:36:42 INFO  : FPGA configured successfully with bitstream "F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:51 INFO  : Disconnected from the channel tcfchan#2.
19:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787440A" && level==0} -index 1' command is executed.
19:36:52 INFO  : 'fpga -state' command is executed.
19:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:53 INFO  : Jtag cable 'Digilent Zybo 210279787440A' is selected.
19:36:53 INFO  : 'jtag frequency' command is executed.
19:36:53 INFO  : Sourcing of 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:53 INFO  : Context for 'APU' is selected.
19:36:53 INFO  : Hardware design information is loaded from 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:53 INFO  : Context for 'APU' is selected.
19:36:53 INFO  : 'stop' command is executed.
19:36:53 INFO  : 'ps7_init' command is executed.
19:36:53 INFO  : 'ps7_post_config' command is executed.
19:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:53 INFO  : The application 'F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
loadhw -hw F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
dow F:/school/2018-2019/fall/hscd/lab2/lab2.sdk/rw_reg_test/Debug/rw_reg_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:53 INFO  : Memory regions updated for context APU
19:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:54 INFO  : 'con' command is executed.
19:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279787440A"} -index 0
con
----------------End of Script----------------

19:36:54 INFO  : Launch script is exported to file 'F:\school\2018-2019\fall\hscd\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_rw_reg_test.elf_on_local.tcl'
19:39:16 INFO  : Disconnected from the channel tcfchan#3.
