# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 22
attribute \top 1
attribute \src "dut.sv:2.1-54.10"
module \nested_struct_nopack
  attribute \src "dut.sv:5.18-5.21"
  wire input 3 \clk
  attribute \src "dut.sv:3.25-3.32"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:23.21-23.30"
  attribute \unused_bits "0 2 4"
  wire width 62 \in_struct
  wire \in_struct.base.valid
  attribute \src "dut.sv:4.25-4.33"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:24.21-24.31"
  wire width 62 \out_struct
  attribute \src "dut.sv:25.21-25.35"
  wire width 62 \processed_data
  attribute \src "dut.sv:6.18-6.21"
  wire input 4 \rst
  cell $add $auto$expression.cpp:308:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_data [20:5]
    connect \B 16'0000000001100100
    connect \Y \processed_data [20:5]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:31.5-37.8"
  cell $dffe $auto$ff.cc:266:slice$21
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 60
    connect \CLK \clk
    connect \D { \in_data [61:21] \processed_data [20:5] \in_data [3] \in_data [1] \processed_data [0] }
    connect \EN \rst
    connect \Q { \out_struct [61:5] \out_struct [3] \out_struct [1:0] }
  end
  connect \in_struct \in_data
  connect \in_struct.base.valid \processed_data [0]
  connect \out_data { \out_struct [61:5] 1'1 \out_struct [3] 1'1 \out_struct [1:0] }
  connect { \out_struct [4] \out_struct [2] } 2'11
  connect { \processed_data [61:21] \processed_data [4:1] } { \in_data [61:21] 1'1 \in_data [3] 1'1 \in_data [1] }
end
