;redcode
;assert 1
	SPL 0, 690
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB -207, <180
	CMP 101, <-201
	CMP 101, <-201
	SUB #0, 9
	SUB #0, 9
	ADD <-207, <-120
	SUB @121, 104
	JMZ -1, @-20
	SPL 0, 690
	SUB 12, @10
	SUB 12, @11
	CMP 101, <-201
	SLT 20, @12
	CMP 20, @18
	JMZ -1, @-20
	SLT 721, -0
	SLT 721, -0
	SUB @121, 104
	SUB <-207, <-120
	SUB @121, 104
	SUB #0, 9
	SUB 101, <-201
	SPL 0, 90
	SUB 12, @10
	ADD #270, <300
	SUB -267, 100
	SUB #0, 9
	JMN @270, @1
	SLT @3, 106
	SUB #0, 9
	SUB #12, @200
	SUB 0, @2
	SUB -267, 100
	SPL 0, 690
	SUB @121, 104
	SUB #72, <804
	MOV -1, <-529
	SPL -207, @180
	CMP 101, <-201
	CMP 101, <-201
	SUB <-207, <-120
	CMP #0, 9
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, 90
	SUB -207, <180
