[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/disk_ii.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/disk_ii.v
%3Cclass%3E=100
%3Cbasename%3E=disk_ii
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, clk_2m, phase_zero, io_select, device_select, reset, a, d_in, d_out, track, track_addr, d1_active, d2_active, ram_write_addr, ram_di, ram_we, disk_fd_write_disk, disk_fd_read_disk, disk_fd_track_addr, disk_fd_data_in, disk_fd_data_out
a\category=117
a\port=1
a\alias=A
a\type\Subtype\mark1=ieee::unsigned
a\type\Subtype\mark2=ieee::unsigned
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
clk_2m\category=117
clk_2m\port=1
clk_2m\alias=CLK_2M
clk_2m\type\Subtype\mark1=ieee::std_logic
clk_2m\type\Subtype\mark2=ieee::std_logic
clk_2m_d\category=117
clk_2m_d\port=0
clk_2m_d\alias=CLK_2M_D
clk_2m_d\type\Subtype\mark1=ieee::std_logic
clk_2m_d\type\Subtype\mark2=ieee::std_logic
d1_active\category=117
d1_active\port=2
d1_active\alias=D1_ACTIVE
d1_active\type\Subtype\mark1=ieee::std_logic
d1_active\type\Subtype\mark2=ieee::std_logic
d2_active\category=117
d2_active\port=2
d2_active\alias=D2_ACTIVE
d2_active\type\Subtype\mark1=ieee::std_logic
d2_active\type\Subtype\mark2=ieee::std_logic
d_in\category=117
d_in\port=1
d_in\alias=D_IN
d_in\type\Subtype\mark1=ieee::unsigned
d_in\type\Subtype\mark2=ieee::unsigned
d_in\type\Subtype\constraint\0\Range\dir=false
d_in\type\Subtype\constraint\0\Range\left\Constant\value=7
d_in\type\Subtype\constraint\0\Range\left\Constant\units=
d_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_in\type\Subtype\constraint\0\Range\right\Constant\value=0
d_in\type\Subtype\constraint\0\Range\right\Constant\units=
d_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_out\category=117
d_out\port=2
d_out\alias=D_OUT
d_out\type\Subtype\mark1=ieee::unsigned
d_out\type\Subtype\mark2=ieee::unsigned
d_out\type\Subtype\constraint\0\Range\dir=false
d_out\type\Subtype\constraint\0\Range\left\Constant\value=7
d_out\type\Subtype\constraint\0\Range\left\Constant\units=
d_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_out\type\Subtype\constraint\0\Range\right\Constant\value=0
d_out\type\Subtype\constraint\0\Range\right\Constant\units=
d_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
device_select\category=117
device_select\port=1
device_select\alias=DEVICE_SELECT
device_select\type\Subtype\mark1=ieee::std_logic
device_select\type\Subtype\mark2=ieee::std_logic
disk_fd_data_in\category=117
disk_fd_data_in\port=1
disk_fd_data_in\alias=DISK_FD_DATA_IN
disk_fd_data_in\type\Subtype\mark1=ieee::unsigned
disk_fd_data_in\type\Subtype\mark2=ieee::unsigned
disk_fd_data_in\type\Subtype\constraint\0\Range\dir=false
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_data_out\category=117
disk_fd_data_out\port=2
disk_fd_data_out\alias=DISK_FD_DATA_OUT
disk_fd_data_out\type\Subtype\mark1=ieee::unsigned
disk_fd_data_out\type\Subtype\mark2=ieee::unsigned
disk_fd_data_out\type\Subtype\constraint\0\Range\dir=false
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\value=7
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_read_disk\category=117
disk_fd_read_disk\port=2
disk_fd_read_disk\alias=DISK_FD_READ_DISK
disk_fd_read_disk\type\Subtype\mark1=ieee::std_logic
disk_fd_read_disk\type\Subtype\mark2=ieee::std_logic
disk_fd_track_addr\category=117
disk_fd_track_addr\port=2
disk_fd_track_addr\alias=DISK_FD_TRACK_ADDR
disk_fd_track_addr\type\Subtype\mark1=ieee::unsigned
disk_fd_track_addr\type\Subtype\mark2=ieee::unsigned
disk_fd_track_addr\type\Subtype\constraint\0\Range\dir=false
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\value=13
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\units=
disk_fd_track_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\units=
disk_fd_track_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
disk_fd_write_disk\category=117
disk_fd_write_disk\port=2
disk_fd_write_disk\alias=DISK_FD_WRITE_DISK
disk_fd_write_disk\type\Subtype\mark1=ieee::std_logic
disk_fd_write_disk\type\Subtype\mark2=ieee::std_logic
disk_ii\category=100
disk_ii\port=0
disk_ii\alias=disk_ii
drive2_select\category=117
drive2_select\port=0
drive2_select\alias=drive2_select
drive2_select\type\Subtype\mark1=ieee::std_logic
drive2_select\type\Subtype\mark2=ieee::std_logic
drive_on\category=117
drive_on\port=0
drive_on\alias=drive_on
drive_on\type\Subtype\mark1=ieee::std_logic
drive_on\type\Subtype\mark2=ieee::std_logic
interpret_io\category=113
interpret_io\port=0
interpret_io\alias=interpret_io
io_select\category=117
io_select\port=1
io_select\alias=IO_SELECT
io_select\type\Subtype\mark1=ieee::std_logic
io_select\type\Subtype\mark2=ieee::std_logic
motor_phase\category=117
motor_phase\port=0
motor_phase\alias=motor_phase
motor_phase\type\Subtype\mark1=ieee::std_logic_vector
motor_phase\type\Subtype\mark2=ieee::std_logic_vector
motor_phase\type\Subtype\constraint\0\Range\dir=false
motor_phase\type\Subtype\constraint\0\Range\left\Constant\value=3
motor_phase\type\Subtype\constraint\0\Range\left\Constant\units=
motor_phase\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
motor_phase\type\Subtype\constraint\0\Range\right\Constant\value=0
motor_phase\type\Subtype\constraint\0\Range\right\Constant\units=
motor_phase\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
phase\category=117
phase\port=0
phase\alias=phase
phase\type\Subtype\mark1=ieee::unsigned
phase\type\Subtype\mark2=ieee::unsigned
phase\type\Subtype\constraint\0\Range\dir=false
phase\type\Subtype\constraint\0\Range\left\Constant\value=7
phase\type\Subtype\constraint\0\Range\left\Constant\units=
phase\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
phase\type\Subtype\constraint\0\Range\right\Constant\value=0
phase\type\Subtype\constraint\0\Range\right\Constant\units=
phase\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
phase_zero\category=117
phase_zero\port=1
phase_zero\alias=PHASE_ZERO
phase_zero\type\Subtype\mark1=ieee::std_logic
phase_zero\type\Subtype\mark2=ieee::std_logic
q6\category=117
q6\port=0
q6\alias=q6
q6\type\Subtype\mark1=ieee::std_logic
q6\type\Subtype\mark2=ieee::std_logic
q7\category=117
q7\port=0
q7\alias=q7
q7\type\Subtype\mark1=ieee::std_logic
q7\type\Subtype\mark2=ieee::std_logic
ram_di\category=117
ram_di\port=1
ram_di\alias=ram_di
ram_di\type\Subtype\mark1=ieee::unsigned
ram_di\type\Subtype\mark2=ieee::unsigned
ram_di\type\Subtype\constraint\0\Range\dir=false
ram_di\type\Subtype\constraint\0\Range\left\Constant\value=7
ram_di\type\Subtype\constraint\0\Range\left\Constant\units=
ram_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_di\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_di\type\Subtype\constraint\0\Range\right\Constant\units=
ram_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_do\category=117
ram_do\port=0
ram_do\alias=ram_do
ram_do\type\Subtype\mark1=ieee::unsigned
ram_do\type\Subtype\mark2=ieee::unsigned
ram_do\type\Subtype\constraint\0\Range\dir=false
ram_do\type\Subtype\constraint\0\Range\left\Constant\value=7
ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_we\category=117
ram_we\port=1
ram_we\alias=ram_we
ram_we\type\Subtype\mark1=ieee::std_logic
ram_we\type\Subtype\mark2=ieee::std_logic
ram_write_addr\category=117
ram_write_addr\port=1
ram_write_addr\alias=ram_write_addr
ram_write_addr\type\Subtype\mark1=ieee::unsigned
ram_write_addr\type\Subtype\mark2=ieee::unsigned
ram_write_addr\type\Subtype\constraint\0\Range\dir=false
ram_write_addr\type\Subtype\constraint\0\Range\left\Constant\value=12
ram_write_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ram_write_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_write_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_write_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ram_write_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
read_disk\category=117
read_disk\port=0
read_disk\alias=read_disk
read_disk\type\Subtype\mark1=ieee::std_logic
read_disk\type\Subtype\mark2=ieee::std_logic
read_head\category=113
read_head\port=0
read_head\alias=read_head
reset\category=117
reset\port=1
reset\alias=RESET
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
rom\category=105
rom\port=0
rom\alias=rom
rom_dout\category=117
rom_dout\port=0
rom_dout\alias=rom_dout
rom_dout\type\Subtype\mark1=ieee::unsigned
rom_dout\type\Subtype\mark2=ieee::unsigned
rom_dout\type\Subtype\constraint\0\Range\dir=false
rom_dout\type\Subtype\constraint\0\Range\left\Constant\value=7
rom_dout\type\Subtype\constraint\0\Range\left\Constant\units=
rom_dout\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rom_dout\type\Subtype\constraint\0\Range\right\Constant\value=0
rom_dout\type\Subtype\constraint\0\Range\right\Constant\units=
rom_dout\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rtl\category=101
rtl\port=0
rtl\alias=rtl
track\category=117
track\port=2
track\alias=TRACK
track\type\Subtype\mark1=ieee::unsigned
track\type\Subtype\mark2=ieee::unsigned
track\type\Subtype\constraint\0\Range\dir=false
track\type\Subtype\constraint\0\Range\left\Constant\value=5
track\type\Subtype\constraint\0\Range\left\Constant\units=
track\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
track\type\Subtype\constraint\0\Range\right\Constant\value=0
track\type\Subtype\constraint\0\Range\right\Constant\units=
track\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
track_addr\category=117
track_addr\port=2
track_addr\alias=track_addr
track_addr\type\Subtype\mark1=ieee::unsigned
track_addr\type\Subtype\mark2=ieee::unsigned
track_addr\type\Subtype\constraint\0\Range\dir=false
track_addr\type\Subtype\constraint\0\Range\left\Constant\value=13
track_addr\type\Subtype\constraint\0\Range\left\Constant\units=
track_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
track_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
track_addr\type\Subtype\constraint\0\Range\right\Constant\units=
track_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
track_byte_addr\category=117
track_byte_addr\port=0
track_byte_addr\alias=track_byte_addr
track_byte_addr\type\Subtype\mark1=ieee::unsigned
track_byte_addr\type\Subtype\mark2=ieee::unsigned
track_byte_addr\type\Subtype\constraint\0\Range\dir=false
track_byte_addr\type\Subtype\constraint\0\Range\left\Constant\value=14
track_byte_addr\type\Subtype\constraint\0\Range\left\Constant\units=
track_byte_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
track_byte_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
track_byte_addr\type\Subtype\constraint\0\Range\right\Constant\units=
track_byte_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
track_memory\category=117
track_memory\port=0
track_memory\alias=track_memory
track_memory\type\Subtype\mark1=disk_ii::track_ram
track_memory\type\Subtype\mark2=disk_ii::track_ram
track_ram\category=119
track_ram\port=0
track_ram\alias=track_ram
track_ram\type\Type\entry=disk_ii::track_ram
track_ram\type\Type\tclass=301
track_ram\type\Type\name=
track_ram\type\Type\subtype\Subtype\mark1=ieee::unsigned
track_ram\type\Type\subtype\Subtype\mark2=ieee::unsigned
track_ram\type\Type\subtype\Subtype\constraint\0\Range\dir=false
track_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
track_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
track_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
track_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
track_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
track_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
track_ram\type\Type\constraint\0\Range\dir=true
track_ram\type\Type\constraint\0\Range\left\Constant\value=0
track_ram\type\Type\constraint\0\Range\left\Constant\units=
track_ram\type\Type\constraint\0\Range\left\Constant\typeClass=304
track_ram\type\Type\constraint\0\Range\right\Constant\value=6655
track_ram\type\Type\constraint\0\Range\right\Constant\units=
track_ram\type\Type\constraint\0\Range\right\Constant\typeClass=304
update_phase\category=113
update_phase\port=0
update_phase\alias=update_phase
%3ChasCode%3E=true
