TimeQuest Timing Analyzer report for storm
Sun Nov 01 20:08:10 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 13. Slow 1200mV 85C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 16. Slow 1200mV 85C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 19. Slow 1200mV 85C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 20. Slow 1200mV 85C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'
 21. Slow 1200mV 85C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'MINI_UART:GP_UART_0|LoadA'
 23. Slow 1200mV 85C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 24. Slow 1200mV 85C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 25. Slow 1200mV 85C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_I'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 48. Slow 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 51. Slow 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 54. Slow 1200mV 0C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 55. Slow 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'
 56. Slow 1200mV 0C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|LoadA'
 58. Slow 1200mV 0C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 59. Slow 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 60. Slow 1200mV 0C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_I'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 82. Fast 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 85. Fast 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 87. Fast 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 88. Fast 1200mV 0C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 89. Fast 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'
 90. Fast 1200mV 0C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|LoadA'
 92. Fast 1200mV 0C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 93. Fast 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 94. Fast 1200mV 0C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_I'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Output Enable Times
106. Minimum Output Enable Times
107. Output Disable Times
108. Minimum Output Disable Times
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; storm                                                             ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.56        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  18.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------------+
; Clock Name                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                   ; Targets                                          ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------------+
; CLK_I                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                          ; { CLK_I }                                        ;
; MINI_UART:GP_UART_0|LoadA                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                          ; { MINI_UART:GP_UART_0|LoadA }                    ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                          ; { MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL } ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                          ; { PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] }         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_I  ; SYSCON_CLK|altpll_component|pll|inclk[0] ; { SYSCON_CLK|altpll_component|pll|clk[0] }       ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK_I  ; SYSCON_CLK|altpll_component|pll|inclk[0] ; { SYSCON_CLK|altpll_component|pll|clk[1] }       ;
+----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                           ;
+------------+-----------------+----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note ;
+------------+-----------------+----------------------------------------+------+
; 69.05 MHz  ; 69.05 MHz       ; SYSCON_CLK|altpll_component|pll|clk[0] ;      ;
; 118.91 MHz ; 118.91 MHz      ; SYSCON_CLK|altpll_component|pll|clk[1] ;      ;
; 394.01 MHz ; 394.01 MHz      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;      ;
+------------+-----------------+----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -1.538 ; -49.550       ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.820 ; -2.040        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 1.590  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -1.028 ; -41.403       ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.202 ; -0.262        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.270  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -1.412 ; -1.412        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -0.403 ; -28.416       ;
; MINI_UART:GP_UART_0|LoadA                    ; -0.046 ; -0.046        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 16.889 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; MINI_UART:GP_UART_0|LoadA                    ; 0.190 ; 0.000         ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 0.392 ; 0.000         ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.518 ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 1.005 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -1.000 ; -72.000       ;
; MINI_UART:GP_UART_0|LoadA                    ; -1.000 ; -1.000        ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -1.000 ; -1.000        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; 4.746  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 9.660  ; 0.000         ;
; CLK_I                                        ; 9.835  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.538 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.473      ;
; -1.510 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.444      ;
; -1.481 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.414      ;
; -1.467 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.402      ;
; -1.466 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.401      ;
; -1.451 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.383      ;
; -1.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.332      ;
; -1.398 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.332      ;
; -1.398 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.331      ;
; -1.398 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.330      ;
; -1.396 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.329      ;
; -1.396 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.329      ;
; -1.385 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.318      ;
; -1.367 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.300      ;
; -1.356 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.288      ;
; -1.352 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.287      ;
; -1.347 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.282      ;
; -1.340 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.274      ;
; -1.338 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.270      ;
; -1.320 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.253      ;
; -1.306 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.239      ;
; -1.304 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.238      ;
; -1.282 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.215      ;
; -1.282 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.215      ;
; -1.281 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.214      ;
; -1.281 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.214      ;
; -1.279 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.214      ;
; -1.261 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.196      ;
; -1.258 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.192      ;
; -1.253 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.186      ;
; -1.241 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.176      ;
; -1.236 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.171      ;
; -1.233 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.168      ;
; -1.225 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.159      ;
; -1.218 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.150      ;
; -1.217 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.150      ;
; -1.207 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.140      ;
; -1.192 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.127      ;
; -1.192 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.127      ;
; -1.190 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 2.124      ;
; -1.177 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.110      ;
; -1.175 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.108      ;
; -1.172 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.105      ;
; -1.170 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.103      ;
; -1.167 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.100      ;
; -1.162 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.095      ;
; -1.144 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.079      ;
; -1.123 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.060     ; 2.058      ;
; -1.085 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 2.017      ;
; -1.082 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 2.015      ;
; -1.062 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.995      ;
; -1.061 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.994      ;
; -1.024 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.957      ;
; -1.021 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.954      ;
; -0.971 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.063     ; 1.903      ;
; -0.968 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.901      ;
; -0.916 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.849      ;
; -0.819 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.753      ;
; -0.818 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.751      ;
; -0.817 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.751      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.750      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.749      ;
; -0.816 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.750      ;
; -0.814 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.748      ;
; -0.814 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.748      ;
; -0.813 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.747      ;
; -0.813 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.747      ;
; -0.813 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.747      ;
; -0.813 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.746      ;
; -0.813 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.747      ;
; -0.812 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.746      ;
; -0.812 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.745      ;
; -0.811 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.745      ;
; -0.810 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.743      ;
; -0.810 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.743      ;
; -0.810 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.744      ;
; -0.807 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.741      ;
; -0.807 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.741      ;
; -0.737 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.670      ;
; -0.736 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.670      ;
; -0.736 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.670      ;
; -0.735 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.668      ;
; -0.735 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.668      ;
; -0.733 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.667      ;
; -0.733 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.667      ;
; -0.732 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.666      ;
; -0.720 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.653      ;
; -0.704 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.637      ;
; -0.704 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.637      ;
; -0.703 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.637      ;
; -0.703 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.637      ;
; -0.702 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.635      ;
; -0.701 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.635      ;
; -0.700 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.061     ; 1.634      ;
; -0.700 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.633      ;
; -0.700 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.633      ;
; -0.700 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.062     ; 1.633      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                     ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.820 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SYNC_A[3]                                                   ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.625     ; 1.150      ;
; -0.550 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A                                                                   ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S                            ; MINI_UART:GP_UART_0|LoadA                    ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.817     ; 0.688      ;
; -0.367 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; MINI_UART:GP_UART_0|WB_DATA_O[1]                                                            ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.625     ; 0.697      ;
; -0.250 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                        ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; -0.057     ; 0.837      ;
; -0.053 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; -0.070     ; 0.637      ;
; 0.300  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                        ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.057     ; 0.787      ;
; 0.462  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.070     ; 0.622      ;
; 5.517  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 13.775     ;
; 5.518  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.512     ; 13.773     ;
; 5.604  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 14.026     ;
; 5.663  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.510     ; 13.630     ;
; 5.664  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 13.628     ;
; 5.767  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.061     ; 14.167     ;
; 5.873  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.757     ;
; 5.897  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.732     ;
; 5.958  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.672     ;
; 5.965  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[0]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.086     ; 13.944     ;
; 5.969  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.653     ;
; 6.032  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.598     ;
; 6.044  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.061     ; 13.890     ;
; 6.073  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.557     ;
; 6.084  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.546     ;
; 6.093  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 13.199     ;
; 6.094  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.535     ;
; 6.100  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.529     ;
; 6.109  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.517     ;
; 6.119  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 13.506     ;
; 6.120  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.509     ;
; 6.134  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[24]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.086     ; 13.775     ;
; 6.145  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 13.480     ;
; 6.156  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.473     ;
; 6.159  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.512     ; 13.132     ;
; 6.168  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 13.758     ;
; 6.174  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.455     ;
; 6.181  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 13.444     ;
; 6.186  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.436     ;
; 6.196  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.425     ;
; 6.201  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.429     ;
; 6.211  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.418     ;
; 6.212  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.418     ;
; 6.213  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.416     ;
; 6.222  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.399     ;
; 6.224  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.510     ; 13.069     ;
; 6.225  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 13.067     ;
; 6.227  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.403     ;
; 6.237  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.392     ;
; 6.245  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.398     ; 13.352     ;
; 6.249  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.381     ;
; 6.261  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.369     ;
; 6.272  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.349     ;
; 6.274  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.352     ;
; 6.286  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[3]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.062     ; 13.647     ;
; 6.289  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.341     ;
; 6.292  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[4]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.085     ; 13.618     ;
; 6.294  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.336     ;
; 6.295  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[2]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 13.617     ;
; 6.296  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.333     ;
; 6.298  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.332     ;
; 6.300  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.330     ;
; 6.301  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.329     ;
; 6.305  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 12.987     ;
; 6.314  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.312     ;
; 6.315  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.314     ;
; 6.319  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.311     ;
; 6.323  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.299     ;
; 6.325  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.301     ;
; 6.334  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.296     ;
; 6.342  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.288     ;
; 6.344  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.285     ;
; 6.344  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.282     ;
; 6.355  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[0]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[2]                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.061     ; 13.579     ;
; 6.361  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.260     ;
; 6.368  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 13.562     ;
; 6.369  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.260     ;
; 6.369  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 13.256     ;
; 6.375  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.255     ;
; 6.386  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.244     ;
; 6.389  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.240     ;
; 6.389  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[16]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.081     ; 13.525     ;
; 6.391  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.231     ;
; 6.397  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.225     ;
; 6.400  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.226     ;
; 6.406  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.224     ;
; 6.411  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.174     ; 13.218     ;
; 6.413  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 12.879     ;
; 6.414  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.178     ; 13.211     ;
; 6.419  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.211     ;
; 6.421  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.201     ;
; 6.423  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.207     ;
; 6.426  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[22]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 12.866     ;
; 6.431  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 12.861     ;
; 6.433  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[6]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.176     ; 13.194     ;
; 6.435  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.195     ;
; 6.441  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.173     ; 13.189     ;
; 6.444  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.177     ; 13.182     ;
; 6.446  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.175     ;
; 6.447  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[5]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.182     ; 13.174     ;
; 6.449  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.511     ; 12.843     ;
; 6.452  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HL_rtl_0|altsyncram_j5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.512     ; 12.839     ;
; 6.454  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.181     ; 13.168     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                   ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.590 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 8.345      ;
; 1.590 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 8.345      ;
; 1.590 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 8.345      ;
; 1.800 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.131      ;
; 1.800 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.131      ;
; 1.800 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.131      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.870 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 8.061      ;
; 1.941 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.991      ;
; 1.941 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.991      ;
; 1.941 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.991      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.007 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.925      ;
; 2.051 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.881      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.080 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.847      ;
; 2.099 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.832      ;
; 2.099 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.832      ;
; 2.099 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.832      ;
; 2.151 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.777      ;
; 2.151 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.777      ;
; 2.151 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.777      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.217 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.711      ;
; 2.258 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.673      ;
; 2.258 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.673      ;
; 2.258 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 7.673      ;
; 2.261 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.667      ;
; 2.271 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.065     ; 7.659      ;
; 2.271 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.065     ; 7.659      ;
; 2.271 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.065     ; 7.659      ;
; 2.309 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.623      ;
; 2.311 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.621      ;
; 2.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.615      ;
; 2.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.615      ;
; 2.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.615      ;
; 2.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[5]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.601      ;
; 2.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[9]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.601      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.548      ;
; 2.450 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.478      ;
; 2.450 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.478      ;
; 2.450 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.478      ;
; 2.451 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.063     ; 7.481      ;
; 2.481 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 7.445      ;
; 2.481 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 7.445      ;
; 2.481 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.069     ; 7.445      ;
; 2.507 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.065     ; 7.423      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.516 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.412      ;
; 2.519 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.409      ;
; 2.521 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.067     ; 7.407      ;
; 2.538 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.389      ;
; 2.538 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.389      ;
; 2.538 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 7.389      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                                   ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.028 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.421      ;
; -0.997 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.445      ;
; -0.997 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.445      ;
; -0.959 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.490      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.942 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 1.499      ;
; -0.912 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.537      ;
; -0.903 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.234      ; 1.558      ;
; -0.872 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.582      ;
; -0.858 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.584      ;
; -0.857 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 1.587      ;
; -0.857 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.585      ;
; -0.851 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.234      ; 1.610      ;
; -0.849 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 1.595      ;
; -0.835 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.619      ;
; -0.817 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.632      ;
; -0.809 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 1.635      ;
; -0.808 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.634      ;
; -0.764 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 1.680      ;
; -0.642 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.812      ;
; -0.599 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.855      ;
; -0.580 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.869      ;
; -0.578 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.222      ; 1.871      ;
; -0.576 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.234      ; 1.885      ;
; -0.554 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.234      ; 1.907      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.551 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.227      ; 1.903      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.923      ;
; -0.524 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.234      ; 1.937      ;
; -0.513 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.929      ;
; -0.512 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 1.930      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.952      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.958      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.494 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.956      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.491 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.959      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.489 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.223      ; 1.961      ;
; -0.479 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 1.965      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.473 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 1.972      ;
; -0.472 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.233      ; 1.988      ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.202 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                          ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                                                                                                             ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.333      ; 0.577      ;
; -0.060 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                                                                                                                     ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 0.742      ;
; 0.299  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                          ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                                                                                                             ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.500       ; 0.333      ; 0.578      ;
; 0.300  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[4]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.869      ;
; 0.301  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[2]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.870      ;
; 0.301  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.870      ;
; 0.311  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[25]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.880      ;
; 0.313  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[20]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.887      ;
; 0.317  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[7]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.321  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[0]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.390      ; 0.898      ;
; 0.323  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[26]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.897      ;
; 0.325  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[21]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.899      ;
; 0.327  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[16]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.404      ; 0.918      ;
; 0.330  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[12]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.404      ; 0.921      ;
; 0.332  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[19]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 0.903      ;
; 0.333  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[15]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.907      ;
; 0.333  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[27]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.404      ; 0.924      ;
; 0.334  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[23]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.908      ;
; 0.334  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[3]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.903      ;
; 0.334  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[22]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.390      ; 0.911      ;
; 0.338  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[6]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.907      ;
; 0.338  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[28]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.404      ; 0.929      ;
; 0.339  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[13]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.913      ;
; 0.343  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[30]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.912      ;
; 0.346  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                                  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.348  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[11]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.917      ;
; 0.350  ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]                                                           ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.378      ; 0.915      ;
; 0.351  ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]                                                           ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.380      ; 0.918      ;
; 0.353  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[1]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 0.922      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                            ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                               ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                               ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[13]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[13]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_stop                          ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_stop                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|dcnt[1]                                                ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|dcnt[1]                                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_a              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_a                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_b              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_b                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_c              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_c                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_a           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_a                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_a            ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_a                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_b            ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_b                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_c            ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_c                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_d            ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_d                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[1]                                            ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[1]                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:cmd_stop ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:cmd_stop                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                            ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]                                                                            ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[27]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[27]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[8]                                                                         ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[8]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[15]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[15]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[15]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[15]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                                                                          ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[2]                                                              ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[2]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]                                                              ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[1]                                                              ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[1]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[16]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[16]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[16]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[16]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[23]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[23]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[23]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[23]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[19]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[19]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[19]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[19]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[31]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[31]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[88]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[88]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[80]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[80]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.270 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 0.590      ;
; 0.353 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.863      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                            ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                             ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                           ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.870      ;
; 0.361 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.363 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.873      ;
; 0.364 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.874      ;
; 0.367 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.877      ;
; 0.373 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.375 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.322      ; 0.885      ;
; 0.376 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.322      ; 0.886      ;
; 0.377 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.322      ; 0.888      ;
; 0.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.606      ;
; 0.390 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.900      ;
; 0.390 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.900      ;
; 0.391 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.901      ;
; 0.392 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.322      ; 0.901      ;
; 0.396 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.906      ;
; 0.403 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.913      ;
; 0.403 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.323      ; 0.913      ;
; 0.404 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.623      ;
; 0.405 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.625      ;
; 0.426 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[14]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.153      ; 0.756      ;
; 0.431 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.322      ; 0.940      ;
; 0.508 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.727      ;
; 0.519 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.738      ;
; 0.523 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.IDLE                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3]                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.745      ;
; 0.536 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~337            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.154      ; 0.867      ;
; 0.541 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~340            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.153      ; 0.871      ;
; 0.549 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~164            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.142      ; 0.868      ;
; 0.553 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[27]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.772      ;
; 0.562 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.568 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[19]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[19]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[29]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[29]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                               ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[21]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[21]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                           ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.412 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.521      ; 2.858      ;
; -0.391 ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.154      ; 1.470      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                       ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.711      ; 3.029      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.706      ; 3.022      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.708      ; 3.024      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.707      ; 3.023      ;
; -0.401 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.707      ; 3.023      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.701      ; 3.016      ;
; -0.400 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.702      ; 3.017      ;
; -0.394 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.702      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.703      ; 3.011      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.712      ; 3.020      ;
; -0.387 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.719      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.386 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.720      ; 3.021      ;
; -0.381 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.020      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
; -0.380 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.724      ; 3.019      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; -0.046 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 1.000        ; 0.368      ; 1.339      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                            ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                      ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.041      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[99]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.041      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[0]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[1]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[2]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[3]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[4]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[5]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[6]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[7]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[8]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[9]    ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[10]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[11]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[12]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[13]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[14]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.889 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|cnt[15]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.046      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[0]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[3]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[10]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[10]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.030      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[12]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[2]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[13]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[0]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[1]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[3]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[4]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[5]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[7]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[6]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[13]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[107] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.030      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[104] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.030      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[5]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[1]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[1]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[2]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[9]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[8]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[11]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[7]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[4]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[6]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[14]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[15]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[12]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|pos_edge  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 3.046      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|clk_out   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 3.046      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_clgen:clgen|neg_edge  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 3.045      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[105] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.030      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[9]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[8]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[11]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 3.038      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[0]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[4]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 3.040      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[7]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.066     ; 3.039      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[8]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 3.046      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|tip       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 3.046      ;
; 16.890 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|s_out     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 3.046      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[10]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.080     ; 3.024      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[20]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[109] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[27]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[125] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[90]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[82]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[86]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[95]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[68]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[66]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[110] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[108] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[100] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[23]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[30]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[26]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[22]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[124] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.076     ; 3.028      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[26]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.029      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[21]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[29]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.080     ; 3.024      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[25]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[18]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.029      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[22]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.029      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[30]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 3.029      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[23]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 3.030      ;
; 16.891 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[17]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.080     ; 3.024      ;
; 16.892 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.070     ; 3.033      ;
; 16.892 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.071     ; 3.032      ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; 0.190 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 0.000        ; 0.817      ; 1.224      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                       ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.392 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.231      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.393 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.230      ; 2.850      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.399 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.226      ; 2.852      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.403 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.209      ; 2.839      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.219      ; 2.850      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.208      ; 2.839      ;
; 0.404 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.849      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.215      ; 2.851      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.213      ; 2.849      ;
; 0.409 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.214      ; 2.850      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.410 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.212      ; 2.849      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.218      ; 2.856      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.207      ; 2.845      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.217      ; 2.855      ;
; 0.411 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 2.208      ; 2.846      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                           ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.518 ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.625      ; 1.360      ;
; 1.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.978      ; 2.623      ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.005 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.224      ;
; 2.239 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.461      ; 2.857      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.855      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 2.854      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[88]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 2.850      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[59]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[80]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 2.850      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[81]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.855      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[85]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.855      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[94]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 2.850      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[64]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 2.850      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[65]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.855      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[76]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 2.853      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[102]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.849      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[12]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 2.854      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[1]                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.855      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[46]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[47]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[34]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[32]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[35]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[33]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[41]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[43]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[62]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.848      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[57]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[53]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[51]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[37]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.847      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[5]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[5]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[1]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[1]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 2.853      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[0]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[4]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[4]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[2]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[2]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[6]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 2.850      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[3]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[3]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[7]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[7]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.842      ;
; 2.606 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_ack_o                                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.837      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.839      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.839      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.839      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.839      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[52]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.847      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[45]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.849      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[24]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.850      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[98]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 2.855      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[39]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.846      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[38]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.846      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[36]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.847      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[50]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.848      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[54]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.846      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[48]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.848      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[49]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.848      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[61]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.849      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[55]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.845      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[63]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.845      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[28]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.850      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[16]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.850      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.850      ;
; 2.607 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TxD                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.839      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[1]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.857      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[2]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.857      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[3]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.857      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[4]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.857      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.092      ; 2.857      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[5]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[2]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 2.859      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[0]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[1]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 2.859      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[1]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[2]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[11]                                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 2.859      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[3]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 2.859      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[3]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[4]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[5]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
; 2.608 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[6]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.860      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                      ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.284  ; 0.468        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[48] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[10]                                                     ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3]                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[0]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[10]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[11]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[12]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[13]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[14]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[15]                                                 ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[1]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[2]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[3]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[4]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[5]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[6]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[7]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[8]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dat_o[9]                                                  ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.IDLE                                                ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[0]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[10]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[12]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[14]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[2]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[4]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[7]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[8]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[9]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[18]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[19]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[10]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[12]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[14]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[2]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[4]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[6]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[8]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[9]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[10] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21] ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ;
; 9.660 ; 9.954        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]               ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[20]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[22]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[24]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[26]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[28]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[30]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ;
; 9.662 ; 9.956        ; 0.294          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[20]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[22]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[24]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[26]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[28]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[30]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ;
; 9.732 ; 10.026       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ;
; 9.735 ; 10.029       ; 0.294          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]               ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_I'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_I ; Rise       ; CLK_I                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; 2.224 ; 2.345 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; 2.224 ; 2.345 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; 1.582 ; 1.729 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; 2.169 ; 2.237 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; 2.058 ; 2.156 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; 4.313 ; 4.860 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; 4.193 ; 4.679 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; 4.192 ; 4.673 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; 3.745 ; 4.200 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; 4.313 ; 4.860 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; 4.292 ; 4.844 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; 3.755 ; 4.197 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; 4.176 ; 4.663 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; 3.726 ; 4.160 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; 3.861 ; 4.295 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; 3.970 ; 4.415 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; 7.038 ; 7.587 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; 7.982 ; 8.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; 7.337 ; 7.635 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; 8.038 ; 8.701 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; 2.237 ; 2.374 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; 6.400 ; 6.949 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; 4.519 ; 5.071 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; 4.139 ; 4.585 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; 4.051 ; 4.489 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; 4.101 ; 4.595 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; 4.167 ; 4.618 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; 3.787 ; 4.221 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; 3.813 ; 4.235 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; 3.703 ; 4.101 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; 4.073 ; 4.548 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; 4.005 ; 4.471 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; 4.203 ; 4.736 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; 4.457 ; 4.984 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; 4.403 ; 4.920 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; 3.836 ; 4.324 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; 4.519 ; 5.071 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; 4.407 ; 4.980 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; 3.764 ; 4.192 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; -0.985 ; -1.122 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; -1.600 ; -1.714 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; -0.985 ; -1.122 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; -1.548 ; -1.610 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; -1.442 ; -1.532 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; -3.036 ; -3.449 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; -3.483 ; -3.948 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; -3.482 ; -3.942 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; -3.054 ; -3.488 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; -3.548 ; -4.066 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; -3.578 ; -4.106 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; -3.063 ; -3.485 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; -3.467 ; -3.932 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; -3.036 ; -3.449 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; -3.166 ; -3.579 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; -3.271 ; -3.695 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; -4.502 ; -4.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; -4.811 ; -4.899 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; -4.143 ; -4.310 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; -4.857 ; -5.410 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; -1.615 ; -1.743 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; -4.073 ; -4.624 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; -3.017 ; -3.394 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; -3.435 ; -3.858 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; -3.351 ; -3.766 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; -3.395 ; -3.868 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; -3.462 ; -3.890 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; -3.098 ; -3.509 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; -3.121 ; -3.522 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; -3.017 ; -3.394 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; -3.368 ; -3.822 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; -3.303 ; -3.748 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; -3.493 ; -4.002 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; -3.737 ; -4.241 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; -3.685 ; -4.179 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; -3.141 ; -3.607 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; -3.796 ; -4.324 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; -3.663 ; -4.191 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; -3.075 ; -3.481 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.281 ; 7.418 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.264 ; 6.276 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.536 ; 5.544 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.270 ; 7.341 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.759 ; 5.781 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.705 ; 5.718 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.492 ; 5.494 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.281 ; 7.418 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.238 ; 6.272 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 4.653 ; 4.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 4.282 ; 4.323 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 4.620 ; 4.682 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 4.254 ; 4.296 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 3.987 ; 4.017 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 4.282 ; 4.352 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 4.653 ; 4.732 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 4.642 ; 4.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 4.026 ; 4.061 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 5.167 ; 5.169 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 4.680 ; 4.690 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 7.195 ; 7.382 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 4.964 ; 5.043 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 5.794 ; 5.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 5.468 ; 5.523 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 4.541 ; 4.590 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 5.986 ; 6.034 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 7.195 ; 7.382 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 6.349 ; 6.524 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 6.350 ; 6.436 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 5.014 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 5.429 ; 5.395 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 5.429 ; 5.395 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 5.398 ; 5.311 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 5.315 ; 5.241 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 4.319 ; 4.371 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 5.014 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 5.308 ; 5.227 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 5.092 ; 5.014 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 5.308 ; 5.227 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 5.155 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 4.548 ; 4.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 5.029 ; 5.078 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 5.269 ; 5.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 5.147 ; 5.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 5.269 ; 5.190 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 4.548 ; 4.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 5.405 ; 5.282 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 5.683 ; 5.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 4.969 ; 5.014 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 4.893 ; 4.924 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 4.783 ; 4.828 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 4.209 ; 4.215 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 3.856 ; 3.853 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 4.216 ; 4.251 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 4.154 ; 4.164 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 4.423 ; 4.428 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 3.987 ; 4.053 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 4.411 ; 4.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 5.683 ; 5.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 4.989 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 4.518 ; 4.596 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 4.381 ; 4.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 4.381 ; 4.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 4.218 ; 4.255 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 5.687 ; 5.725 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 2.692 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 4.448 ; 4.462 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 4.448 ; 4.462 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 4.394 ; 4.417 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 5.332 ; 5.329 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 5.332 ; 5.329 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 5.182 ; 5.304 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 3.713 ; 3.724 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 4.306 ; 4.333 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 4.912 ; 4.977 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 5.183 ; 5.267 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 5.273 ; 5.308 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 4.042 ; 4.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 4.195 ; 4.220 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 4.154 ; 4.174 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 4.532 ; 4.525 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 4.374 ; 4.372 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 3.944 ; 3.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 4.509 ; 4.506 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 4.561 ; 4.559 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 5.013 ; 5.031 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 4.936 ; 5.033 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 6.227 ; 6.347 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 2.652 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.293 ; 5.294 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.034 ; 6.045 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.336 ; 5.342 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.001 ; 7.068 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.549 ; 5.569 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.499 ; 5.509 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.293 ; 5.294 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.011 ; 7.142 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.010 ; 6.041 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 3.477 ; 3.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 3.760 ; 3.797 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 4.087 ; 4.145 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 3.733 ; 3.772 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 3.477 ; 3.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 3.760 ; 3.827 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 4.116 ; 4.191 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 4.106 ; 4.192 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 3.514 ; 3.547 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 4.612 ; 4.613 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 4.144 ; 4.152 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 4.009 ; 4.055 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 4.415 ; 4.489 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 5.211 ; 5.337 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 4.899 ; 4.951 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 4.009 ; 4.055 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 5.398 ; 5.442 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 6.607 ; 6.789 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 5.742 ; 5.909 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 5.794 ; 5.880 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 4.464 ; 4.509 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 3.955 ; 3.969 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 4.130 ; 4.144 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 3.981 ; 4.009 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 3.955 ; 3.969 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 3.796 ; 3.845 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 4.464 ; 4.509 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 3.684 ; 3.720 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 3.684 ; 3.720 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 3.890 ; 3.924 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 3.744 ; 3.770 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 4.016 ; 4.065 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 4.478 ; 4.523 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 4.176 ; 4.162 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 4.176 ; 4.162 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 4.279 ; 4.285 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 4.016 ; 4.065 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 4.839 ; 4.722 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 3.351 ; 3.348 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 4.421 ; 4.464 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 4.347 ; 4.376 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 4.241 ; 4.283 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 3.691 ; 3.695 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 3.351 ; 3.348 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 3.697 ; 3.730 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 3.638 ; 3.646 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 3.895 ; 3.899 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 3.475 ; 3.537 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 3.886 ; 3.975 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 4.380 ; 4.478 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 4.440 ; 4.511 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 3.985 ; 4.059 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 3.699 ; 3.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 3.855 ; 3.872 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 3.699 ; 3.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 5.111 ; 5.146 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 2.243 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 3.868 ; 3.888 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 3.919 ; 3.931 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 3.868 ; 3.888 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 3.214 ; 3.223 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 4.769 ; 4.766 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 4.625 ; 4.742 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 3.214 ; 3.223 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 3.782 ; 3.807 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 4.367 ; 4.428 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 4.627 ; 4.706 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 4.713 ; 4.746 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 3.530 ; 3.531 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 3.677 ; 3.699 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 3.638 ; 3.656 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 4.000 ; 3.992 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 3.848 ; 3.845 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 3.436 ; 3.461 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 3.978 ; 3.974 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 4.028 ; 4.025 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 4.464 ; 4.480 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 4.389 ; 4.481 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 5.629 ; 5.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 2.204 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 4.546 ; 4.467 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 6.434 ; 6.361 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 6.434 ; 6.361 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.569 ; 4.490 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 6.909 ; 6.845 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.697 ; 6.624 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 6.422 ; 6.349 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 6.422 ; 6.349 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 4.546 ; 4.467 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 6.088 ; 6.009 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 6.070 ; 5.991 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 6.123 ; 6.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 6.123 ; 6.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 5.415 ; 5.336 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 6.123 ; 6.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 6.123 ; 6.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.697 ; 6.624 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 3.989 ; 3.910 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 5.829 ; 5.756 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 5.829 ; 5.756 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.011 ; 3.932 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 6.281 ; 6.217 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.081 ; 6.008 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 5.817 ; 5.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 5.817 ; 5.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 3.989 ; 3.910 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 5.469 ; 5.390 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 5.452 ; 5.373 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.503 ; 5.424 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.503 ; 5.424 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.823 ; 4.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.503 ; 5.424 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.503 ; 5.424 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.081 ; 6.008 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 4.562     ; 4.641     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 6.641     ; 6.714     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 6.641     ; 6.714     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.565     ; 4.644     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 7.164     ; 7.228     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.918     ; 6.991     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 6.622     ; 6.695     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 6.622     ; 6.695     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 4.562     ; 4.641     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 6.156     ; 6.235     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 6.140     ; 6.219     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 6.201     ; 6.280     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 6.201     ; 6.280     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 5.503     ; 5.582     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 6.201     ; 6.280     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 6.201     ; 6.280     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.918     ; 6.991     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 4.001     ; 4.080     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 6.024     ; 6.097     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 6.024     ; 6.097     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.004     ; 4.083     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 6.523     ; 6.587     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.289     ; 6.362     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 6.006     ; 6.079     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 6.006     ; 6.079     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 4.001     ; 4.080     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 5.531     ; 5.610     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 5.516     ; 5.595     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.574     ; 5.653     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.574     ; 5.653     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.904     ; 4.983     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.574     ; 5.653     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.574     ; 5.653     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.289     ; 6.362     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                           ;
+-----------+-----------------+----------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                             ; Note ;
+-----------+-----------------+----------------------------------------+------+
; 76.51 MHz ; 76.51 MHz       ; SYSCON_CLK|altpll_component|pll|clk[0] ;      ;
; 133.1 MHz ; 133.1 MHz       ; SYSCON_CLK|altpll_component|pll|clk[1] ;      ;
; 441.5 MHz ; 441.5 MHz       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;      ;
+-----------+-----------------+----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -1.265 ; -36.369       ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.586 ; -1.193        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 2.487  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -0.852 ; -31.395       ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.258 ; -0.380        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.238  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -1.214 ; -1.214        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -0.325 ; -22.886       ;
; MINI_UART:GP_UART_0|LoadA                    ; 0.004  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 17.228 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; MINI_UART:GP_UART_0|LoadA                    ; 0.229 ; 0.000         ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 0.420 ; 0.000         ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.504 ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 0.907 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -1.000 ; -72.000       ;
; MINI_UART:GP_UART_0|LoadA                    ; -1.000 ; -1.000        ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -1.000 ; -1.000        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; 4.743  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 9.686  ; 0.000         ;
; CLK_I                                        ; 9.818  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.265 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 2.206      ;
; -1.230 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.170      ;
; -1.195 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.135      ;
; -1.192 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.132      ;
; -1.189 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 2.130      ;
; -1.182 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.121      ;
; -1.134 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.074      ;
; -1.128 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.068      ;
; -1.127 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.066      ;
; -1.123 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.062      ;
; -1.122 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.062      ;
; -1.121 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.061      ;
; -1.121 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.060      ;
; -1.102 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.041      ;
; -1.098 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.038      ;
; -1.092 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 2.033      ;
; -1.089 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.029      ;
; -1.084 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.024      ;
; -1.084 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 2.023      ;
; -1.068 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.008      ;
; -1.065 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 2.005      ;
; -1.052 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.992      ;
; -1.031 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.971      ;
; -1.025 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.965      ;
; -1.024 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.963      ;
; -1.023 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.963      ;
; -1.023 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.963      ;
; -1.021 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.961      ;
; -1.015 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.955      ;
; -1.012 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.952      ;
; -1.004 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.944      ;
; -1.001 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.942      ;
; -0.993 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.934      ;
; -0.985 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.925      ;
; -0.981 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.921      ;
; -0.979 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.918      ;
; -0.971 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.911      ;
; -0.956 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.896      ;
; -0.954 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.894      ;
; -0.954 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.895      ;
; -0.936 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.876      ;
; -0.935 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.875      ;
; -0.934 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.874      ;
; -0.931 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.870      ;
; -0.926 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.866      ;
; -0.923 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.863      ;
; -0.913 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.854      ;
; -0.893 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.833      ;
; -0.855 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.794      ;
; -0.852 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.791      ;
; -0.836 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.776      ;
; -0.835 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.775      ;
; -0.801 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.741      ;
; -0.799 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.738      ;
; -0.757 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.696      ;
; -0.754 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.693      ;
; -0.711 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.651      ;
; -0.610 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.549      ;
; -0.609 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.549      ;
; -0.609 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.549      ;
; -0.609 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.549      ;
; -0.609 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.550      ;
; -0.609 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.550      ;
; -0.608 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.548      ;
; -0.608 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.548      ;
; -0.607 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.547      ;
; -0.607 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.547      ;
; -0.607 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.547      ;
; -0.607 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.547      ;
; -0.606 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.545      ;
; -0.605 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.545      ;
; -0.604 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.544      ;
; -0.604 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.544      ;
; -0.592 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.531      ;
; -0.591 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.532      ;
; -0.591 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.531      ;
; -0.589 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.529      ;
; -0.589 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.529      ;
; -0.586 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.526      ;
; -0.586 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.526      ;
; -0.543 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.482      ;
; -0.542 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.482      ;
; -0.539 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.480      ;
; -0.539 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.479      ;
; -0.539 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.479      ;
; -0.538 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.478      ;
; -0.538 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.478      ;
; -0.537 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.477      ;
; -0.536 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.475      ;
; -0.510 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.056     ; 1.449      ;
; -0.510 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.451      ;
; -0.510 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.450      ;
; -0.510 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.450      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.449      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.449      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.449      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.450      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.054     ; 1.450      ;
; -0.509 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.055     ; 1.449      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                     ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.586 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SYNC_A[3]                                                   ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.511     ; 1.030      ;
; -0.328 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A                                                                   ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S                            ; MINI_UART:GP_UART_0|LoadA                    ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.673     ; 0.610      ;
; -0.174 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; MINI_UART:GP_UART_0|WB_DATA_O[1]                                                            ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.511     ; 0.618      ;
; -0.105 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                        ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; 0.020      ; 0.750      ;
; 0.079  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; 0.006      ; 0.562      ;
; 0.424  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                        ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; 0.020      ; 0.721      ;
; 0.583  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; 0.006      ; 0.558      ;
; 6.929  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.729     ;
; 7.039  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 12.312     ;
; 7.047  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 12.304     ;
; 7.083  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.054     ; 12.858     ;
; 7.162  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.496     ;
; 7.163  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 12.188     ;
; 7.171  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 12.180     ;
; 7.223  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.433     ;
; 7.311  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.347     ;
; 7.316  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.054     ; 12.625     ;
; 7.324  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.332     ;
; 7.331  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.327     ;
; 7.344  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.312     ;
; 7.385  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 12.265     ;
; 7.401  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[0]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 12.519     ;
; 7.440  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.216     ;
; 7.447  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.204     ;
; 7.448  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.208     ;
; 7.454  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.202     ;
; 7.456  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.200     ;
; 7.479  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE         ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.127     ; 2.389      ;
; 7.481  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL       ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.127     ; 2.387      ;
; 7.482  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ         ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.127     ; 2.386      ;
; 7.483  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 11.868     ;
; 7.490  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.166     ;
; 7.494  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.157     ;
; 7.501  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.155     ;
; 7.521  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.130     ;
; 7.528  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.128     ;
; 7.529  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.129     ;
; 7.529  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.129     ;
; 7.532  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 12.116     ;
; 7.533  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.062     ; 12.400     ;
; 7.536  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.122     ;
; 7.537  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.119     ;
; 7.544  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.114     ;
; 7.557  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.099     ;
; 7.560  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.098     ;
; 7.564  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.094     ;
; 7.564  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.092     ;
; 7.570  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.086     ;
; 7.577  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.079     ;
; 7.579  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 12.069     ;
; 7.583  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 11.768     ;
; 7.595  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.056     ;
; 7.602  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.054     ;
; 7.606  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 12.042     ;
; 7.607  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.044     ;
; 7.611  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.356     ; 12.028     ;
; 7.614  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.042     ;
; 7.619  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.465     ; 11.735     ;
; 7.624  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[24]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.075     ; 12.296     ;
; 7.627  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.465     ; 11.727     ;
; 7.627  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 12.024     ;
; 7.632  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.166     ; 12.021     ;
; 7.634  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.022     ;
; 7.639  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 12.019     ;
; 7.641  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.015     ;
; 7.649  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 12.007     ;
; 7.654  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[0]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[2]                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.053     ; 12.288     ;
; 7.655  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 12.281     ;
; 7.658  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.998     ;
; 7.673  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.983     ;
; 7.678  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.978     ;
; 7.679  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 11.969     ;
; 7.681  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.975     ;
; 7.692  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 11.956     ;
; 7.693  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.963     ;
; 7.695  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[2]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.073     ; 12.227     ;
; 7.697  ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.468     ; 11.654     ;
; 7.700  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[4]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.074     ; 12.221     ;
; 7.704  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.952     ;
; 7.704  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 11.947     ;
; 7.711  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.166     ; 11.942     ;
; 7.711  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.945     ;
; 7.712  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.171     ; 11.936     ;
; 7.717  ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[3]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.053     ; 12.225     ;
; 7.717  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.166     ; 11.936     ;
; 7.718  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.940     ;
; 7.724  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.934     ;
; 7.747  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.909     ;
; 7.747  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.909     ;
; 7.754  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.904     ;
; 7.755  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 11.895     ;
; 7.760  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.169     ; 11.890     ;
; 7.762  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.896     ;
; 7.762  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.896     ;
; 7.762  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.168     ; 11.889     ;
; 7.768  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE        ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.127     ; 2.100      ;
; 7.769  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.161     ; 11.889     ;
; 7.769  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.887     ;
; 7.773  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.172     ; 11.874     ;
; 7.774  ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.163     ; 11.882     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                   ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 2.487 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.053     ; 7.455      ;
; 2.487 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.053     ; 7.455      ;
; 2.487 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.053     ; 7.455      ;
; 2.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.269      ;
; 2.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.269      ;
; 2.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.269      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.722 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.217      ;
; 2.808 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.131      ;
; 2.808 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.131      ;
; 2.808 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.131      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.871 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 7.068      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.904 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 7.031      ;
; 2.915 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.055     ; 7.025      ;
; 2.935 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.003      ;
; 2.935 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.003      ;
; 2.935 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 7.003      ;
; 2.990 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.945      ;
; 2.990 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.945      ;
; 2.990 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.945      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.053 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.882      ;
; 3.073 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.865      ;
; 3.073 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.865      ;
; 3.073 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.865      ;
; 3.082 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.856      ;
; 3.082 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.856      ;
; 3.082 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.057     ; 6.856      ;
; 3.097 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.059     ; 6.839      ;
; 3.120 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.054     ; 6.821      ;
; 3.122 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 6.817      ;
; 3.122 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 6.817      ;
; 3.122 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 6.817      ;
; 3.123 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.054     ; 6.818      ;
; 3.149 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[5]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.055     ; 6.791      ;
; 3.149 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[9]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.055     ; 6.791      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.170 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.765      ;
; 3.255 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.061     ; 6.679      ;
; 3.255 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.061     ; 6.679      ;
; 3.255 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.061     ; 6.679      ;
; 3.256 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.679      ;
; 3.256 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.679      ;
; 3.256 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.679      ;
; 3.273 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.055     ; 6.667      ;
; 3.298 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.056     ; 6.641      ;
; 3.302 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.058     ; 6.635      ;
; 3.305 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.058     ; 6.632      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.317 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.618      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
; 3.319 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.060     ; 6.616      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                                    ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.852 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.275      ;
; -0.846 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.274      ;
; -0.838 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.282      ;
; -0.789 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.338      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.770 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.349      ;
; -0.750 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.385      ;
; -0.738 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.389      ;
; -0.722 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.398      ;
; -0.712 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.409      ;
; -0.712 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.408      ;
; -0.707 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.422      ;
; -0.703 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.418      ;
; -0.681 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.454      ;
; -0.678 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.442      ;
; -0.665 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.462      ;
; -0.664 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.465      ;
; -0.649 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.470      ;
; -0.632 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.905      ; 1.487      ;
; -0.492 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.637      ;
; -0.468 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.661      ;
; -0.444 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.691      ;
; -0.441 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.694      ;
; -0.423 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.704      ;
; -0.422 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.705      ;
; -0.410 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.725      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.399 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.915      ; 1.730      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.379 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.748      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.377 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.758      ;
; -0.375 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.745      ;
; -0.375 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.745      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.921      ; 1.761      ;
; -0.368 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.906      ; 1.752      ;
; -0.356 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.765      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.353 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.774      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.350 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 1.771      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.346 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.781      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
; -0.345 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.913      ; 1.782      ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.258 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                          ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                                                                                                             ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.362      ; 0.518      ;
; -0.122 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                                                                                                                     ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.377      ; 0.679      ;
; 0.235  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                          ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                                                                                                             ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.500       ; 0.362      ; 0.511      ;
; 0.299  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[2]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.810      ;
; 0.299  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[4]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.810      ;
; 0.299  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.810      ;
; 0.303  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[20]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.348      ; 0.820      ;
; 0.303  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[25]                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.814      ;
; 0.306  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                                  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.519      ;
; 0.310  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[7]                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 0.821      ;
; 0.311  ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                            ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                               ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                               ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                              ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_ack                           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_ack                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e           ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d              ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:cmd_stop ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:cmd_stop                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                            ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[101]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[101]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]                                                              ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]                                                              ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]                                                              ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:SampleCnt[1]                                                           ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:SampleCnt[1]                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[29]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[29]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[31]                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[31]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[123]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[123]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[127]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[127]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[119]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[119]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[113]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[113]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[121]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[121]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[117]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[117]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[81]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[81]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[85]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[85]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[90]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[90]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[82]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[82]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[86]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[86]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[95]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[95]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[83]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[83]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[87]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[87]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[72]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[72]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[73]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[73]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[75]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[75]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[68]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[68]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[70]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[70]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[71]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[71]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[65]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[65]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[67]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[67]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[66]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[66]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[78]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[78]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[76]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[76]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[79]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[79]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[107]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[107]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[104]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[104]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[97]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[97]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[98]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[98]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[96]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[96]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[99]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[99]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[111]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[111]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[103]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[103]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[102]                                                                          ; spi_top:SPI_CTRL_0|spi_shift:shift|data[102]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[31]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[31]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[19]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[19]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[21]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[21]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[29]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[29]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[25]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[25]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[17]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[17]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[28]                                                                           ; spi_top:SPI_CTRL_0|spi_shift:shift|data[28]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.238 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.127      ; 0.529      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                            ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                             ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                           ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.542      ;
; 0.348 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.802      ;
; 0.350 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.804      ;
; 0.351 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.805      ;
; 0.354 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.808      ;
; 0.360 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.814      ;
; 0.360 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.817      ;
; 0.365 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.819      ;
; 0.367 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.821      ;
; 0.376 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.830      ;
; 0.376 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.830      ;
; 0.376 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.830      ;
; 0.379 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.833      ;
; 0.382 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[14]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.137      ; 0.683      ;
; 0.382 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.836      ;
; 0.387 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.841      ;
; 0.388 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.842      ;
; 0.415 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.285      ; 0.869      ;
; 0.452 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.651      ;
; 0.468 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.667      ;
; 0.471 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.IDLE                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3]                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.670      ;
; 0.474 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~337            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.137      ; 0.775      ;
; 0.478 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~340            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.137      ; 0.779      ;
; 0.482 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.681      ;
; 0.485 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~164            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.126      ; 0.775      ;
; 0.496 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[27]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.695      ;
; 0.506 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                               ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[5]                                               ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[5]                                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[11]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[11]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                            ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.419      ; 2.558      ;
; -0.297 ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.093      ; 1.315      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                        ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.455      ; 2.695      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.453      ; 2.693      ;
; -0.325 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.454      ; 2.694      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.458      ; 2.696      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.457      ; 2.695      ;
; -0.323 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.448      ; 2.686      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.449      ; 2.680      ;
; -0.316 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.459      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.310 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.465      ; 2.690      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.305 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.469      ; 2.689      ;
; -0.304 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.470      ; 2.689      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; 0.004 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 1.000        ; 0.275      ; 1.196      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                      ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[10]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[10]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[12]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[2]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[13]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[0]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[1]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[3]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[4]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[5]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[7]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[6]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[13]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[99]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.710      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[5]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[2]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[7]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[6]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[14]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[15]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[12]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.228 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[7]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[0]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[3]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[101] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[123] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[127] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[119] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[113] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[121] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[117] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.702      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[1]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[1]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[9]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[8]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[11]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[4]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[9]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[8]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[11]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.058     ; 2.708      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[0]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.229 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[4]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.057     ; 2.709      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.701      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.068     ; 2.697      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[10]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.073     ; 2.692      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[20]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 2.698      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[109] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[13]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[56]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 2.701      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[27]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 2.698      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[125] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[90]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[82]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[86]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[95]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[83]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[87]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[72]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[73]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[75]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[68]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[70]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[71]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[67]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[66]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[78]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[79]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[107] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.068     ; 2.697      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[104] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.068     ; 2.697      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[97]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[96]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[110] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[108] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[111] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[103] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[100] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.069     ; 2.696      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[31]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[19]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[23]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 2.698      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[21]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[29]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[25]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[17]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[28]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 2.700      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[16]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.063     ; 2.702      ;
; 17.230 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[30]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 2.698      ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; 0.229 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 0.000        ; 0.673      ; 1.106      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.420 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.919      ; 2.553      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.426 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.914      ; 2.554      ;
; 0.427 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.549      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.908      ; 2.550      ;
; 0.428 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.898      ; 2.540      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.434 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.907      ; 2.555      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.904      ; 2.553      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.896      ; 2.545      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.902      ; 2.551      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.903      ; 2.552      ;
; 0.435 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.897      ; 2.546      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                            ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.504 ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.511      ; 1.219      ;
; 1.360 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.824      ; 2.388      ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.907 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.106      ;
; 2.000 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.415      ; 2.559      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.555      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[81]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[85]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[65]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[102]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.549      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[12]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.555      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[1]                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.331 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[1]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.559      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[2]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.559      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[3]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.559      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[4]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.559      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.559      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[5]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[2]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.560      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[0]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[1]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.560      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[1]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[2]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[11]                                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.560      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[3]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.560      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[3]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[4]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[5]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[6]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[45]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.549      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[88]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[24]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[80]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[94]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[64]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[76]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[98]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.556      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[46]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.548      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[47]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.548      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[62]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.548      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[61]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.549      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[55]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.545      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[63]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.545      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[4]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[7]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.561      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[9]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.560      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[28]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[16]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.555      ;
; 2.332 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.550      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.541      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.541      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.541      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.541      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.545      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.545      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.545      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.545      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.545      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[52]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.548      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[59]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[36]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.548      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[34]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.550      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[32]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.550      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[35]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.550      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[33]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 2.550      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[43]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[50]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[48]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[49]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[51]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.549      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[5]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[5]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[1]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[1]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[0]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[4]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[4]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[2]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[2]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[6]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[3]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[3]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[7]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[7]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 2.544      ;
; 2.333 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TxD                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 2.541      ;
; 2.334 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[39]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.548      ;
; 2.334 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[38]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.548      ;
; 2.334 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[41]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
; 2.334 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[54]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.548      ;
; 2.334 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[57]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 2.549      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[20] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[22] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[24] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8]  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[10]                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|ack_o                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                  ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3]                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_oe_o                                                   ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.IDLE                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.WRITE                                               ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[16]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[18]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[21]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[22]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[24]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[25]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[26]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[27]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[28]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[30]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[31]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[18]                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[19]                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                         ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[10]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[12]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[14]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[2]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[4]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[6]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[8]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[9]                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[10] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[25] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[27] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[34] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[48] ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[49] ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[20]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[22]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[24]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[26]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[28]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[30]                                                           ;
; 9.686 ; 9.957        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[0]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[10]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[11]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[13]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[15]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[16]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]                                                           ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1                                              ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[3]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[4]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[5]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[6]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[7]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1                                               ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]                                                            ;
; 9.688 ; 9.959        ; 0.271          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1                                               ;
; 9.739 ; 9.955        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; VIC:VECTOR_INTERRUPT_CONTROLLER|SISR_ADR[8][23]                                                                                          ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~portb_address_reg0                     ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~portb_address_reg0                    ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~portb_address_reg0                    ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~portb_address_reg0                    ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a28~portb_address_reg0                    ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.742 ; 9.972        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a12~porta_address_reg0                      ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a20~porta_address_reg0                      ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a27~porta_address_reg0                      ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~porta_we_reg                           ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_we_reg                          ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a12~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a13~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~porta_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~porta_we_reg                          ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a15~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a18~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a19~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a20~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a25~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~porta_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~porta_we_reg                          ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a28~porta_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a28~porta_we_reg                          ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a29~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a31~portb_address_reg0                    ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a3~portb_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a4~portb_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a6~portb_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a7~portb_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a8~portb_address_reg0                     ;
; 9.743 ; 9.973        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a9~portb_address_reg0                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][0]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][1]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][2]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][3]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][4]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][5]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][6]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7]                                                                                                 ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; RST_PROTECT:SYSCON_RST|CPU_RST_O                                                                                                         ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; RST_PROTECT:SYSCON_RST|CPU_RST_STATE                                                                                                     ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; RST_PROTECT:SYSCON_RST|SYS_RST_CNT[0]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; RST_PROTECT:SYSCON_RST|SYS_RST_CNT[1]                                                                                                    ;
; 9.743 ; 9.959        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; RST_PROTECT:SYSCON_RST|SYS_RST_CNT[2]                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_I'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_I ; Rise       ; CLK_I                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; 1.963 ; 2.105 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; 1.963 ; 2.105 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; 1.382 ; 1.525 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; 1.917 ; 1.998 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; 1.804 ; 1.923 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; 3.756 ; 4.175 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; 3.645 ; 4.030 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; 3.638 ; 4.007 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; 3.231 ; 3.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; 3.756 ; 4.168 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; 3.739 ; 4.175 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; 3.244 ; 3.578 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; 3.631 ; 4.000 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; 3.211 ; 3.546 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; 3.341 ; 3.671 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; 3.438 ; 3.779 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; 6.200 ; 6.613 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; 7.190 ; 7.353 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; 6.633 ; 6.853 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; 7.149 ; 7.608 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; 1.963 ; 2.119 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; 5.643 ; 6.054 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; 3.946 ; 4.361 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; 3.597 ; 3.936 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; 3.511 ; 3.836 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; 3.561 ; 3.941 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; 3.628 ; 3.968 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; 3.272 ; 3.595 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; 3.296 ; 3.614 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; 3.195 ; 3.495 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; 3.534 ; 3.900 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; 3.473 ; 3.829 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; 3.654 ; 4.056 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; 3.897 ; 4.291 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; 3.841 ; 4.221 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; 3.319 ; 3.688 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; 3.946 ; 4.361 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; 3.842 ; 4.291 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; 3.253 ; 3.568 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; -0.848 ; -0.986 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; -1.405 ; -1.542 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; -0.848 ; -0.986 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; -1.362 ; -1.440 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; -1.253 ; -1.367 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; -2.600 ; -2.922 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; -3.017 ; -3.386 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; -3.010 ; -3.363 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; -2.620 ; -2.956 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; -3.081 ; -3.467 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; -3.108 ; -3.526 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; -2.632 ; -2.952 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; -3.004 ; -3.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; -2.600 ; -2.922 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; -2.726 ; -3.041 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; -2.819 ; -3.144 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; -3.930 ; -4.310 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; -4.296 ; -4.426 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; -3.715 ; -3.871 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; -4.255 ; -4.667 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; -1.407 ; -1.558 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; -3.551 ; -3.961 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; -2.587 ; -2.873 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; -2.972 ; -3.296 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; -2.890 ; -3.200 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; -2.935 ; -3.299 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; -3.003 ; -3.325 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; -2.661 ; -2.969 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; -2.683 ; -2.986 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; -2.587 ; -2.873 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; -2.909 ; -3.260 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; -2.851 ; -3.193 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; -3.025 ; -3.410 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; -3.258 ; -3.635 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; -3.204 ; -3.567 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; -2.703 ; -3.058 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; -3.305 ; -3.702 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; -3.179 ; -3.594 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; -2.642 ; -2.943 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.551 ; 6.598 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.591 ; 5.574 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.921 ; 4.936 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.519 ; 6.535 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.124 ; 5.135 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.080 ; 5.072 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.881 ; 4.878 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.551 ; 6.598 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.571 ; 5.550 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 4.237 ; 4.259 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 3.885 ; 3.896 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 4.219 ; 4.240 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 3.874 ; 3.885 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 3.621 ; 3.639 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 3.887 ; 3.911 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 4.237 ; 4.258 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 4.220 ; 4.259 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 3.654 ; 3.682 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 4.749 ; 4.677 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 4.294 ; 4.243 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 6.574 ; 6.547 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 4.517 ; 4.536 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 5.294 ; 5.354 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 4.987 ; 4.978 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 4.134 ; 4.138 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 5.513 ; 5.441 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 6.574 ; 6.547 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 5.803 ; 5.866 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 5.781 ; 5.731 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 4.568 ; 4.568 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 4.904 ; 4.911 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 4.904 ; 4.911 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 4.880 ; 4.823 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 4.799 ; 4.754 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 3.934 ; 3.946 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 4.568 ; 4.568 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 4.784 ; 4.741 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 4.586 ; 4.557 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 4.784 ; 4.741 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 4.665 ; 4.589 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 4.138 ; 4.146 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 4.583 ; 4.581 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 4.757 ; 4.784 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 4.670 ; 4.784 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 4.757 ; 4.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 4.138 ; 4.146 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 4.861 ; 4.835 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 5.190 ; 5.124 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 4.562 ; 4.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 4.468 ; 4.443 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 4.357 ; 4.351 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 3.831 ; 3.811 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 3.503 ; 3.487 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 3.837 ; 3.836 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 3.779 ; 3.763 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 4.032 ; 4.016 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 3.623 ; 3.655 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 4.030 ; 4.049 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 5.190 ; 5.124 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 4.576 ; 4.546 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 4.113 ; 4.159 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 4.001 ; 3.965 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 4.001 ; 3.965 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 3.833 ; 3.830 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 5.226 ; 5.168 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 2.434 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 4.051 ; 4.030 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 4.051 ; 4.030 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 4.009 ; 3.991 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 4.904 ; 4.792 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 4.904 ; 4.792 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 4.742 ; 4.780 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 3.360 ; 3.382 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 3.924 ; 3.919 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 4.502 ; 4.472 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 4.745 ; 4.718 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 4.829 ; 4.783 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 3.676 ; 3.655 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 3.808 ; 3.798 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 3.780 ; 3.764 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 4.136 ; 4.110 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 3.978 ; 3.969 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 3.582 ; 3.578 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 4.115 ; 4.086 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 4.158 ; 4.128 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 4.593 ; 4.539 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 4.510 ; 4.529 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 5.722 ; 5.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 2.397 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.692 ; 4.689 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.372 ; 5.356 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.730 ; 4.744 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.264 ; 6.279 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.925 ; 4.935 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.882 ; 4.874 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.692 ; 4.689 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.295 ; 6.340 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.354 ; 5.333 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 3.155 ; 3.172 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 3.410 ; 3.420 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 3.732 ; 3.751 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 3.398 ; 3.409 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 3.155 ; 3.172 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 3.411 ; 3.433 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 3.747 ; 3.766 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 3.730 ; 3.767 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 3.187 ; 3.213 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 4.241 ; 4.171 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 3.804 ; 3.754 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 3.649 ; 3.652 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 4.016 ; 4.034 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 4.762 ; 4.819 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 4.467 ; 4.458 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 3.649 ; 3.652 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 4.975 ; 4.904 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 6.035 ; 6.010 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 5.248 ; 5.308 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 5.272 ; 5.226 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 4.065 ; 4.064 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 3.571 ; 3.595 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 3.734 ; 3.777 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 3.599 ; 3.640 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 3.571 ; 3.595 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 3.456 ; 3.467 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 4.065 ; 4.064 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 3.313 ; 3.381 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 3.313 ; 3.381 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 3.504 ; 3.557 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 3.389 ; 3.415 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 3.652 ; 3.659 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 4.079 ; 4.076 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 3.776 ; 3.777 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 3.776 ; 3.777 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 3.857 ; 3.908 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 3.652 ; 3.659 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 4.347 ; 4.323 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 3.042 ; 3.026 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 4.062 ; 4.016 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 3.969 ; 3.944 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 3.863 ; 3.857 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 3.357 ; 3.337 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 3.042 ; 3.026 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 3.362 ; 3.361 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 3.307 ; 3.291 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 3.550 ; 3.534 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 3.155 ; 3.186 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 3.550 ; 3.567 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 4.010 ; 4.020 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 4.075 ; 4.045 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 3.626 ; 3.670 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 3.359 ; 3.356 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 3.520 ; 3.485 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 3.359 ; 3.356 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 4.699 ; 4.642 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 2.024 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 3.528 ; 3.511 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 3.568 ; 3.548 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 3.528 ; 3.511 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 2.906 ; 2.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 4.390 ; 4.282 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 4.235 ; 4.270 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 2.906 ; 2.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 3.444 ; 3.440 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 4.004 ; 3.975 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 4.237 ; 4.211 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 4.318 ; 4.273 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 3.208 ; 3.187 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 3.335 ; 3.326 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 3.308 ; 3.292 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 3.651 ; 3.625 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 3.499 ; 3.490 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 3.119 ; 3.114 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 3.631 ; 3.602 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 3.672 ; 3.642 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 4.092 ; 4.039 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 4.012 ; 4.029 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 5.175 ; 5.167 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 1.988 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 4.119 ; 4.068 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 5.896 ; 5.821 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 5.896 ; 5.821 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.144 ; 4.093 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 6.309 ; 6.269 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.131 ; 6.056 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 5.881 ; 5.806 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 5.881 ; 5.806 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 4.119 ; 4.068 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 5.553 ; 5.502 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 5.534 ; 5.483 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.579 ; 5.528 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.579 ; 5.528 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.934 ; 4.883 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.579 ; 5.528 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.579 ; 5.528 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.131 ; 6.056 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 3.616 ; 3.565 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 5.355 ; 5.280 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 5.355 ; 5.280 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 3.640 ; 3.589 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 5.747 ; 5.707 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 5.580 ; 5.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 5.340 ; 5.265 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 5.340 ; 5.265 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 3.616 ; 3.565 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 4.993 ; 4.942 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 4.974 ; 4.923 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.017 ; 4.966 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.017 ; 4.966 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.399 ; 4.348 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.017 ; 4.966 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.017 ; 4.966 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 5.580 ; 5.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 4.079     ; 4.130     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 5.941     ; 6.016     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 5.941     ; 6.016     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 4.103     ; 4.154     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 6.403     ; 6.443     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 6.185     ; 6.260     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 5.925     ; 6.000     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 5.925     ; 6.000     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 4.079     ; 4.130     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 5.526     ; 5.577     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 5.513     ; 5.564     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.568     ; 5.619     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.568     ; 5.619     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.933     ; 4.984     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.568     ; 5.619     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.568     ; 5.619     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 6.185     ; 6.260     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 3.575     ; 3.626     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 5.395     ; 5.470     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 5.395     ; 5.470     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 3.599     ; 3.650     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 5.836     ; 5.876     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 5.629     ; 5.704     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 5.379     ; 5.454     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 5.379     ; 5.454     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 3.575     ; 3.626     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 4.965     ; 5.016     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 4.952     ; 5.003     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 5.005     ; 5.056     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 5.005     ; 5.056     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 4.396     ; 4.447     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 5.005     ; 5.056     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 5.005     ; 5.056     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 5.629     ; 5.704     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -0.403 ; -3.246        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.082 ; -0.098        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 5.167  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; -0.777 ; -38.662       ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; -0.107 ; -0.152        ;
; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.129  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -0.419 ; -0.419        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 0.206  ; 0.000         ;
; MINI_UART:GP_UART_0|LoadA                    ; 0.424  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 18.179 ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; MINI_UART:GP_UART_0|LoadA                    ; -0.004 ; -0.004        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 0.100  ; 0.000         ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.188  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 0.549  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -1.000 ; -72.000       ;
; MINI_UART:GP_UART_0|LoadA                    ; -1.000 ; -1.000        ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; -1.000 ; -1.000        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; 4.756  ; 0.000         ;
; CLK_I                                        ; 9.587  ; 0.000         ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; 9.748  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.403 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.356      ;
; -0.391 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.343      ;
; -0.378 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.330      ;
; -0.374 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.327      ;
; -0.372 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.325      ;
; -0.371 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.323      ;
; -0.337 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.288      ;
; -0.337 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.287      ;
; -0.335 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.286      ;
; -0.332 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.284      ;
; -0.328 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.280      ;
; -0.327 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.279      ;
; -0.315 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.267      ;
; -0.314 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.266      ;
; -0.307 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.260      ;
; -0.306 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.258      ;
; -0.303 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.256      ;
; -0.293 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.245      ;
; -0.280 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.232      ;
; -0.275 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.227      ;
; -0.272 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.224      ;
; -0.269 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.220      ;
; -0.267 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.218      ;
; -0.267 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.219      ;
; -0.263 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.215      ;
; -0.258 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.211      ;
; -0.254 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.205      ;
; -0.250 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.203      ;
; -0.247 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.199      ;
; -0.238 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.191      ;
; -0.236 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.189      ;
; -0.235 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.187      ;
; -0.230 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.183      ;
; -0.228 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.180      ;
; -0.225 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.177      ;
; -0.216 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.168      ;
; -0.207 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.158      ;
; -0.206 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.157      ;
; -0.205 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.157      ;
; -0.205 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.158      ;
; -0.205 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.158      ;
; -0.205 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.157      ;
; -0.202 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.153      ;
; -0.202 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.154      ;
; -0.201 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.152      ;
; -0.181 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.134      ;
; -0.171 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 1.124      ;
; -0.153 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.105      ;
; -0.152 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.103      ;
; -0.140 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.092      ;
; -0.139 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.090      ;
; -0.117 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.069      ;
; -0.115 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.066      ;
; -0.086 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.038      ;
; -0.085 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 1.036      ;
; -0.074 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 1.026      ;
; -0.025 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.976      ;
; -0.024 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.976      ;
; -0.024 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.976      ;
; -0.023 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.976      ;
; -0.021 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.972      ;
; -0.021 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.973      ;
; -0.021 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.973      ;
; -0.020 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.972      ;
; -0.020 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.972      ;
; -0.019 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.972      ;
; -0.017 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.969      ;
; -0.017 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.969      ;
; -0.016 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.968      ;
; -0.016 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.968      ;
; -0.011 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.962      ;
; -0.010 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.962      ;
; -0.010 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.962      ;
; -0.009 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.961      ;
; -0.009 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.962      ;
; 0.027  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.924      ;
; 0.028  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.924      ;
; 0.028  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.924      ;
; 0.029  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.924      ;
; 0.032  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.919      ;
; 0.043  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.908      ;
; 0.043  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.909      ;
; 0.043  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.909      ;
; 0.044  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.908      ;
; 0.044  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.908      ;
; 0.045  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.908      ;
; 0.045  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.034     ; 0.908      ;
; 0.047  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.904      ;
; 0.047  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.036     ; 0.904      ;
; 0.047  ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; -0.035     ; 0.905      ;
+--------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                         ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.082 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; VIC:VECTOR_INTERRUPT_CONTROLLER|SYNC_A[3]                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.415     ; 0.614      ;
; -0.016 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                            ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; -0.097     ; 0.461      ;
; 0.044  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A                                                                   ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S                                                ; MINI_UART:GP_UART_0|LoadA                    ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.530     ; 0.373      ;
; 0.093  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                    ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.500        ; -0.109     ; 0.350      ;
; 0.153  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv                                                                                        ; MINI_UART:GP_UART_0|WB_DATA_O[1]                                                                                ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.415     ; 0.379      ;
; 0.526  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                            ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.097     ; 0.419      ;
; 0.611  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                    ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1.000        ; -0.109     ; 0.332      ;
; 8.376  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.525      ;
; 8.377  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.524      ;
; 8.378  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 1.523      ;
; 8.568  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 1.334      ;
; 9.062  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 0.839      ;
; 9.070  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.825      ;
; 9.177  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 0.719      ;
; 9.180  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 0.716      ;
; 9.186  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 0.711      ;
; 9.211  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 0.688      ;
; 9.242  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.653      ;
; 9.245  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 0.651      ;
; 9.249  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 0.646      ;
; 9.262  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 0.635      ;
; 9.381  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 0.521      ;
; 9.426  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 0.475      ;
; 9.447  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 10.000       ; -0.085     ; 0.455      ;
; 11.530 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.035     ; 8.422      ;
; 11.559 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 8.226      ;
; 11.685 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.035     ; 8.267      ;
; 11.691 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 8.092      ;
; 11.700 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 8.247      ;
; 11.709 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 8.075      ;
; 11.712 ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.292     ; 7.868      ;
; 11.714 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 8.071      ;
; 11.716 ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LH_rtl_0|altsyncram_i5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.291     ; 7.865      ;
; 11.717 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[0]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 8.218      ;
; 11.729 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 8.051      ;
; 11.733 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 8.050      ;
; 11.771 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 8.014      ;
; 11.788 ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.291     ; 7.793      ;
; 11.792 ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_LL_rtl_0|altsyncram_h5d1:auto_generated|ram_block1a0~porta_we_reg ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.290     ; 7.790      ;
; 11.817 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.968      ;
; 11.817 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.963      ;
; 11.836 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.947      ;
; 11.837 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.943      ;
; 11.846 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.937      ;
; 11.856 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.927      ;
; 11.861 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.917      ;
; 11.864 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.920      ;
; 11.868 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[24]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 8.068      ;
; 11.876 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[3]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.036     ; 8.075      ;
; 11.876 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.909      ;
; 11.879 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.093     ; 7.900      ;
; 11.888 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.895      ;
; 11.888 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.890      ;
; 11.901 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 7.880      ;
; 11.903 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.875      ;
; 11.904 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[2]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.049     ; 8.034      ;
; 11.909 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[4]                                                                                      ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 8.028      ;
; 11.911 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.096     ; 7.865      ;
; 11.918 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.865      ;
; 11.919 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.864      ;
; 11.920 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.864      ;
; 11.922 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[9]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.861      ;
; 11.922 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[8]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.862      ;
; 11.926 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.859      ;
; 11.930 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.090     ; 7.852      ;
; 11.931 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.849      ;
; 11.940 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.090     ; 7.842      ;
; 11.941 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.839      ;
; 11.949 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.836      ;
; 11.950 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[25]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.835      ;
; 11.950 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.833      ;
; 11.952 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.093     ; 7.827      ;
; 11.953 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[29]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.832      ;
; 11.957 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[21]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.828      ;
; 11.959 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.826      ;
; 11.963 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[5]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.096     ; 7.813      ;
; 11.972 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.813      ;
; 11.975 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 7.806      ;
; 11.982 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[12]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.796      ;
; 11.983 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.800      ;
; 11.987 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[4]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.793      ;
; 11.992 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.792      ;
; 11.994 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.790      ;
; 11.996 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[7]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.782      ;
; 11.997 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|SHIFT_V_TEMP[4]                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.038     ; 7.952      ;
; 11.998 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.090     ; 7.784      ;
; 11.999 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.781      ;
; 12.010 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[6]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[2]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.770      ;
; 12.013 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[16]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 7.927      ;
; 12.017 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[18]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.768      ;
; 12.018 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[1]~_Duplicate_1                      ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.765      ;
; 12.024 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 7.757      ;
; 12.024 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.754      ;
; 12.025 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.089     ; 7.758      ;
; 12.031 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[2]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[23]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.087     ; 7.754      ;
; 12.034 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control|OP_ADR_O[4]                                          ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[27]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.094     ; 7.744      ;
; 12.035 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[0]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]~_Duplicate_1                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.092     ; 7.745      ;
; 12.041 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[3]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[17]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.743      ;
; 12.041 ; VIC:VECTOR_INTERRUPT_CONTROLLER|IRQ_STATUS[17]                                                                                     ; VIC:VECTOR_INTERRUPT_CONTROLLER|ISR_ADR[10]                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 7.894      ;
; 12.043 ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System|MCR_CMSR[1]                                             ; STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|OP_B_REG[14]                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.088     ; 7.741      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                   ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 5.167 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 4.786      ;
; 5.167 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 4.786      ;
; 5.167 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.034     ; 4.786      ;
; 5.294 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.656      ;
; 5.294 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.656      ;
; 5.294 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.656      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.331 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 4.620      ;
; 5.338 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.611      ;
; 5.338 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.611      ;
; 5.338 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.611      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.385 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.564      ;
; 5.450 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.502      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.458 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.490      ;
; 5.465 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.481      ;
; 5.465 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.481      ;
; 5.465 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.481      ;
; 5.498 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.452      ;
; 5.498 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.452      ;
; 5.498 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.452      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.512 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.434      ;
; 5.577 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[4]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.372      ;
; 5.580 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.370      ;
; 5.580 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.370      ;
; 5.580 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.370      ;
; 5.593 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[6]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.357      ;
; 5.593 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[7]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.357      ;
; 5.593 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[8]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.357      ;
; 5.603 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.347      ;
; 5.603 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.347      ;
; 5.603 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.347      ;
; 5.613 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.339      ;
; 5.616 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.336      ;
; 5.626 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[5]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.326      ;
; 5.626 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[9]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.326      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[3]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[11]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[12]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[0]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.662 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[1]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.286      ;
; 5.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.277      ;
; 5.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.277      ;
; 5.669 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.277      ;
; 5.681 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 4.271      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[10] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[11] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[12] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[13] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[14] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.716 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[15] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 4.230      ;
; 5.718 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.232      ;
; 5.720 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[10]    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 4.230      ;
; 5.720 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[2]   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.031     ; 4.236      ;
; 5.730 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 4.217      ;
; 5.730 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 4.217      ;
; 5.730 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[3] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 4.217      ;
; 5.740 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.209      ;
; 5.743 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.038     ; 4.206      ;
; 5.744 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[57] ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[2]     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 4.204      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                                    ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.777 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.747      ;
; -0.755 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.763      ;
; -0.754 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.764      ;
; -0.746 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 0.779      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.721 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][3] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 0.796      ;
; -0.704 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 0.828      ;
; -0.686 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 0.839      ;
; -0.685 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.833      ;
; -0.683 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 0.849      ;
; -0.678 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[4][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.840      ;
; -0.677 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.847      ;
; -0.674 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.844      ;
; -0.673 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.851      ;
; -0.671 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.847      ;
; -0.659 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.859      ;
; -0.652 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.866      ;
; -0.651 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.873      ;
; -0.611 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[2][4] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 0.907      ;
; -0.568 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.956      ;
; -0.539 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 0.993      ;
; -0.538 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 0.987      ;
; -0.537 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 0.988      ;
; -0.533 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 0.999      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.527 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 0.997      ;
; -0.516 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[1][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.370      ; 1.008      ;
; -0.515 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.017      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.514 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.011      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.508 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.024      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.502 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.030      ;
; -0.501 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][0] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.017      ;
; -0.499 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[7][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.019      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.498 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[0][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.027      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.496 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][7] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.029      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.495 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[6][1] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.030      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.484 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[5][2] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.378      ; 1.048      ;
; -0.483 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.036      ;
; -0.483 ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CONF[3][6] ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.036      ;
+--------+------------------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.107 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                 ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                                                                                                                                                                             ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.135      ; 0.307      ;
; -0.045 ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                         ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                                                                                                                                                                                     ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.147      ; 0.391      ;
; 0.140  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[4]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.465      ;
; 0.143  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[2]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.150  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[25]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.154  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[7]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[19]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.159  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[20]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.160  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[0]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[26]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.161  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.163  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[21]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.165  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.166  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[11]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.167  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[15]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.497      ;
; 0.168  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[22]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.168  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[30]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[13]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.170  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[23]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.170  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[16]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.508      ;
; 0.171  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[12]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.509      ;
; 0.172  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[28]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.510      ;
; 0.174  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[27]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.512      ;
; 0.175  ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[4]                                                  ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.178  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.225      ; 0.507      ;
; 0.178  ; STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|WB_ADR_O[2]                                                  ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.503      ;
; 0.179  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.099      ; 0.382      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_b                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_c                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_d                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_e                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_a                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_b                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_c                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.rd_d                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                         ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                                                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                   ; VIC:VECTOR_INTERRUPT_CONTROLLER|VIC_PROTEC                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[1]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[1]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[1]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[1]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[15]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                      ; i2c_master_top:I2C_CONTROLLER_0|prer[8]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                      ; i2c_master_top:I2C_CONTROLLER_0|prer[9]                                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[10]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[11]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[12]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[13]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[13]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                     ; i2c_master_top:I2C_CONTROLLER_0|prer[14]                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_stop                 ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_stop                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|dcnt[1]                                       ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|dcnt[1]                                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_ack                  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state.st_ack                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_a     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_a                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_b     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_b                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_c     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_c                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d     ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_a  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.start_a                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_a   ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_a                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_b   ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_b                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_c   ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_c                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_d   ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.stop_d                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[1]                                   ; i2c_master_top:I2C_CONTROLLER_0|i2c_master_byte_ctrl:byte_ctrl|core_cmd[1]                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|cr[3]                                                                        ; i2c_master_top:I2C_CONTROLLER_0|cr[3]                                                                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|al                                                                           ; i2c_master_top:I2C_CONTROLLER_0|al                                                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                   ; spi_top:SPI_CTRL_0|ctrl[0]                                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[101]                                                                 ; spi_top:SPI_CTRL_0|spi_shift:shift|data[101]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]                                                                   ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]                                                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                 ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[27]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[27]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[27]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[27]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[8]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[8]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[8]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[8]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                 ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106]                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                  ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[10]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[10]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[10]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[10]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[9]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[9]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[11]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[11]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[11]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[11]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[15]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[15]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[15]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[15]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[13]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[13]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[13]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[13]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[14]                                                               ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[14]                                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[6]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[6]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[6]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[6]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_top:SPI_CTRL_0|wb_int_o                                                                                  ; spi_top:SPI_CTRL_0|wb_int_o                                                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[4]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[4]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[4]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[4]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master_top:I2C_CONTROLLER_0|irq_flag                                                                     ; i2c_master_top:I2C_CONTROLLER_0|irq_flag                                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[5]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[5]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[5]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[5]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[7]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|INT_ENABLE[7]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[7]                                                                ; VIC:VECTOR_INTERRUPT_CONTROLLER|SWI_ENABLE[7]                                                                                                                                                                            ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]                                                     ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]                                                     ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]                                                     ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                                                                 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                                                                                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.129 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.319      ;
; 0.183 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.471      ;
; 0.183 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.471      ;
; 0.184 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.472      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                           ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.474      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                            ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                             ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]    ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                      ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                          ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.476      ;
; 0.193 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1] ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[23]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[11]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.485      ;
; 0.198 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.486      ;
; 0.198 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.486      ;
; 0.198 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.486      ;
; 0.198 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.486      ;
; 0.199 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.487      ;
; 0.201 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.489      ;
; 0.202 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[14]                                ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.092      ; 0.399      ;
; 0.203 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.491      ;
; 0.203 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.491      ;
; 0.204 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.493      ;
; 0.213 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.334      ;
; 0.225 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.184      ; 0.513      ;
; 0.262 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~337            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[42]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.092      ; 0.458      ;
; 0.265 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~340            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[45]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.093      ; 0.462      ;
; 0.267 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4]       ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~164            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]                                                                                                               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 0.459      ;
; 0.270 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                                  ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]         ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.282 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state.IDLE                                                     ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3]                                                                                                                                                                  ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.295 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[13]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[9]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[27]      ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                 ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.300 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[2]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[15]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[5]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[13]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[15]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[31]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[31]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[31]                             ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[31]                                                                                                                                      ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[7]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[7]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[11]                                                                                                                                                         ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                               ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[3]                                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[5]                                               ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[5]                                                                                                                                                        ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[13]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[17]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[17]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[19]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[21]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[21]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[27]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[27]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                              ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|refresh_count[29]                                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                            ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                                                                                                                                     ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                           ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                                                                                                                                    ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[6]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[6]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                 ; wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cycle_count[1]                                                                                                                                                          ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                              ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                                                                                                                                       ; SYSCON_CLK|altpll_component|pll|clk[1] ; SYSCON_CLK|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                            ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.419 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.329      ; 1.665      ;
; 0.228  ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 1.000        ; 0.134      ; 0.823      ;
+--------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                       ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.054      ; 1.755      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.757      ;
; 0.206 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.055      ; 1.756      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.059      ; 1.759      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.056      ; 1.756      ;
; 0.207 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.058      ; 1.758      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.208 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.749      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.213 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.060      ; 1.754      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.051      ; 1.744      ;
; 0.214 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.050      ; 1.743      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.215 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.066      ; 1.758      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.222 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.070      ; 1.755      ;
; 0.223 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 1.000        ; 1.071      ; 1.755      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; 0.424 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 1.000        ; 0.259      ; 0.752      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                      ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[10]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[10]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[12]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[2]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[13]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[0]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[1]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[3]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[4]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[5]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[7]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ss[6]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.768      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[13]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[5]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[2]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[7]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[6]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[14]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[15]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[12]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.179 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[7]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[0]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[3]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|ctrl[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[115] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.039     ; 1.768      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[10]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[42]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.762      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[20]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[24]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.762      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[56]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 1.761      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[27]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[99]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.039     ; 1.768      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[31]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[29]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[28]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[16]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.762      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[18]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[11]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[8]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[3]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[2]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.760      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[44]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 1.761      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[40]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 1.761      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[58]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.762      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[60]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 1.761      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[1]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[1]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[9]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[8]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[11]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|divider[4]                ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[9]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[8]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[11]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.041     ; 1.766      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[0]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.180 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[4]               ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.040     ; 1.767      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[5]   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 1.760      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[106] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.049     ; 1.757      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[74]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[10]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.054     ; 1.752      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_int_o                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 1.747      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[84]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[109] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 1.755      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[77]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|wb_dat_o[13]              ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.047     ; 1.759      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[91]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[125] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 1.755      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[92]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[93]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[89]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[90]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[82]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[86]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[95]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[83]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[87]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[72]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[73]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[75]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[68]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[70]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[71]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[67]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[66]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.050     ; 1.756      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[78]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[79]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.045     ; 1.761      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[107] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.049     ; 1.757      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[104] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.049     ; 1.757      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[110] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 1.755      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[108] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 1.755      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[100] ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.051     ; 1.755      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[19]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.044     ; 1.762      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[23]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 1.758      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[21]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.044     ; 1.762      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[25]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.044     ; 1.762      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[17]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.044     ; 1.762      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[30]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 1.758      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[26]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 1.758      ;
; 18.181 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; spi_top:SPI_CTRL_0|spi_shift:shift|data[22]  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 1.758      ;
+--------+----------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|LoadA'                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+
; -0.004 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA ; 0.000        ; 0.530      ; 0.670      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                                                                                        ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.100 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.376      ; 1.630      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.356      ; 1.617      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.355      ; 1.616      ;
; 0.107 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.365      ; 1.626      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.108 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.371      ; 1.633      ;
; 0.113 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.360      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.359      ; 1.627      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.361      ; 1.629      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.364      ; 1.632      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.354      ; 1.622      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.360      ; 1.628      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.363      ; 1.631      ;
; 0.114 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 0.000        ; 1.355      ; 1.623      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                                                                                            ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock                           ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.188 ; MINI_UART:GP_UART_0|ReadA        ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.415      ; 0.747      ;
; 0.695 ; RST_PROTECT:SYSCON_RST|SYS_RST_O ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 0.000        ; 0.603      ; 1.442      ;
+-------+----------------------------------+---------------------------------------------+----------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.549 ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1S ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 1.296 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[0]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.254      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[1]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[2]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[3]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[4]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]                             ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.634      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[55]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[63]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.494 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[31]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 1.627      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[5]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[0]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[1]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[2]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[3]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[4]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.635      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[5]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.636      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[6]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.636      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[69]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.631      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.620      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.620      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.620      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|\TxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.620      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[52]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[116]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[13]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.630      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[45]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[120]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[24]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[59]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[126]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[118]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[114]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[122]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[112]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[81]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.631      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[85]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.631      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[65]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.631      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[76]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.629      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[102]                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[12]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.630      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[46]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[47]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[39]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[38]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[36]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[34]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[32]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[35]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[33]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[41]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[43]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[50]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[54]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[62]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.624      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[48]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[49]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[57]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[53]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[61]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[51]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[37]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.625      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[5]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[1]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[4]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.636      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|cnt[7]                        ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.636      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[28]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[16]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[12]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.629      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_dat_o[19]                                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.626      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[4]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[4]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[2]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[6]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[6]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[3]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[3]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.623      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|wb_ack_o                                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 1.619      ;
; 1.495 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TxD                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.620      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[2]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[1]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[11]                                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[3]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|TBufL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[0]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[2]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[3]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|\RxProc:BitPos[1]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL                     ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[88]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.627      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[80]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.627      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[94]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.627      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[64]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.627      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[98]                      ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.631      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|spi_shift:shift|data[1]                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.632      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[5]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[1]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; spi_top:SPI_CTRL_0|ctrl[9]                                       ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RReg[0]                   ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
; 1.496 ; RST_PROTECT:SYSCON_RST|SYS_RST_O                               ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|DataO[0]                  ; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.624      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]'                                                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[4][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[5][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[6][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[7][7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_O[7]      ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][0] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][1] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][2] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][3] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][4] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][5] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][6] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[0][7] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][0] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][1] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][2] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][3] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][4] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][5] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][6] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[1][7] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][0] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][1] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][2] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][3] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][4] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][5] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][6] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[2][7] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][0] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][1] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][2] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|PWM_CNT[3][3] ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|LoadA'                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|C1A ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|LoadA|q                                                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|LoadA ; Rise       ; GP_UART_0|Uart_TxUnit|SyncLoad|C1A|clk                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RxAv ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RRegL|q               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; Rise       ; GP_UART_0|Uart_RxUnit|RxAv|clk              ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[0]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[10]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[11]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[12]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[13]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[14]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[15]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[16]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[17]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[18]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[19]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[20]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[21]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[22]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[23]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[24]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[25]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[26]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[27]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[28]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[29]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[2]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[30]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[31]                                                                                                                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[3]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[4]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[5]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[6]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[7]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[8]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[9]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[10]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[11]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[12]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[13]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[16]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[17]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[20]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[21]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[22]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[2]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[3]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[5]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[6]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[7]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[8]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[9]                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[16]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[17]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[18]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[20]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[21]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[22]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[23]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[24]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[25]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[26]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[27]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[28]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[30]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[17]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[1] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_I'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_I ; Rise       ; CLK_I~input|i                                    ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; CLK_I~input|o                                    ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLK_I ; Rise       ; SYSCON_CLK|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_I ; Rise       ; CLK_I                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SYSCON_CLK|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                  ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                     ;
; 9.748 ; 9.978        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a19~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a10~porta_address_reg0                                                                                                       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a12~porta_address_reg0                                                                                                       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a20~porta_address_reg0                                                                                                       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a27~porta_address_reg0                                                                                                       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a2~porta_address_reg0                                                                                                        ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a4~porta_address_reg0                                                                                                        ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a12~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a13~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a18~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a19~portb_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a1~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a21~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a22~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a23~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a24~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a25~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a27~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a29~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a2~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a30~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                     ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a31~porta_we_reg                                                                                                           ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a4~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a5~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a6~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a7~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a8~porta_we_reg                                                                                                            ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                  ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; STORM_TOP:STORM_TOP_INST|CACHE:D_CACHE_INST|altsyncram:CACHE_MEM_HH_rtl_0|altsyncram_k5d1:auto_generated|ram_block1a0~porta_we_reg                                                                                        ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ppi2:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a19~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; BOOT_ROM_FILE:BOOT_MEMORY|altsyncram:BOOT_ROM_rtl_0|altsyncram_es81:auto_generated|ram_block1a9~porta_address_reg0                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a10~porta_we_reg                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a11~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a14~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a15~porta_we_reg                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a18~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a20~porta_we_reg                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a21~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a23~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a25~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a26~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a27~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a28~porta_we_reg                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a29~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a30~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a31~portb_address_reg0                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a3~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; SYSCON_CLK|altpll_component|pll|clk[0] ; Rise       ; MEMORY:INTERNAL_SRAM_MEMORY|altsyncram:MEM_FILE_rtl_0|altsyncram_q4m1:auto_generated|ram_block1a9~porta_we_reg                                                                                                            ;
+-------+--------------+----------------+-----------------+----------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; 1.340 ; 1.625 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; 1.334 ; 1.625 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; 0.952 ; 1.281 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; 1.340 ; 1.593 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; 1.241 ; 1.527 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; 2.529 ; 3.232 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; 2.431 ; 3.083 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; 2.427 ; 3.070 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; 2.187 ; 2.791 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; 2.498 ; 3.180 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; 2.529 ; 3.232 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; 2.193 ; 2.796 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; 2.446 ; 3.101 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; 2.156 ; 2.760 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; 2.237 ; 2.828 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; 2.299 ; 2.905 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; 4.085 ; 4.815 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; 4.572 ; 5.039 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; 4.157 ; 4.708 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; 4.516 ; 5.422 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; 1.342 ; 1.633 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; 3.668 ; 4.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; 2.636 ; 3.320 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; 2.394 ; 3.028 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; 2.334 ; 2.948 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; 2.376 ; 3.009 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; 2.420 ; 3.042 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; 2.205 ; 2.794 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; 2.193 ; 2.780 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; 2.136 ; 2.713 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; 2.362 ; 3.008 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; 2.333 ; 2.969 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; 2.452 ; 3.120 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; 2.579 ; 3.253 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; 2.552 ; 3.211 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; 2.245 ; 2.864 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; 2.636 ; 3.320 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; 2.579 ; 3.269 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; 2.188 ; 2.775 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; -0.602 ; -0.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; -0.969 ; -1.256 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; -0.602 ; -0.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; -0.974 ; -1.226 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; -0.881 ; -1.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; -1.754 ; -2.343 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; -2.019 ; -2.652 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; -2.015 ; -2.640 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; -1.785 ; -2.373 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; -2.055 ; -2.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; -2.113 ; -2.796 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; -1.790 ; -2.377 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; -2.033 ; -2.670 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; -1.754 ; -2.343 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; -1.832 ; -2.408 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; -1.892 ; -2.482 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; -2.604 ; -3.256 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; -2.812 ; -3.108 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; -2.386 ; -2.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; -2.756 ; -3.470 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; -0.976 ; -1.264 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; -2.370 ; -3.058 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; -1.734 ; -2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; -1.982 ; -2.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; -1.924 ; -2.524 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; -1.967 ; -2.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; -2.007 ; -2.614 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; -1.800 ; -2.376 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; -1.790 ; -2.362 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; -1.734 ; -2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; -1.953 ; -2.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; -1.925 ; -2.544 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; -2.039 ; -2.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; -2.162 ; -2.817 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; -2.136 ; -2.776 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; -1.841 ; -2.444 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; -2.216 ; -2.881 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; -2.149 ; -2.807 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; -1.784 ; -2.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.281 ; 4.495 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.666 ; 3.779 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.281 ; 3.336 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.281 ; 4.495 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.407 ; 3.478 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.373 ; 3.434 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.250 ; 3.298 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.276 ; 4.486 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.683 ; 3.774 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 2.690 ; 2.834 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 2.485 ; 2.579 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 2.674 ; 2.826 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 2.461 ; 2.557 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 2.308 ; 2.390 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 2.500 ; 2.598 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 2.681 ; 2.809 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 2.690 ; 2.834 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 2.332 ; 2.417 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 2.969 ; 3.145 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 2.699 ; 2.827 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 4.341 ; 4.613 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 2.850 ; 3.010 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 3.370 ; 3.608 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 3.163 ; 3.336 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 2.623 ; 2.737 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 3.451 ; 3.685 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 4.341 ; 4.613 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 3.654 ; 3.958 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 3.811 ; 4.016 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 2.900 ; 3.045 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 3.251 ; 3.081 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 3.251 ; 3.081 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 3.232 ; 3.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 3.180 ; 3.006 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 2.501 ; 2.605 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 2.900 ; 3.045 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 3.170 ; 3.018 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 3.018 ; 2.880 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 3.170 ; 3.018 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 3.077 ; 2.927 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 2.636 ; 2.760 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 2.907 ; 3.054 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 3.142 ; 3.042 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 3.028 ; 3.042 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 3.142 ; 2.980 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 2.636 ; 2.760 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 3.289 ; 3.081 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 3.310 ; 3.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 2.851 ; 3.019 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 2.815 ; 2.955 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 2.760 ; 2.903 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 2.431 ; 2.521 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 2.219 ; 2.277 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 2.429 ; 2.524 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 2.403 ; 2.481 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 2.544 ; 2.654 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 2.307 ; 2.408 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 2.570 ; 2.726 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 3.310 ; 3.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 2.875 ; 3.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 2.629 ; 2.776 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 2.514 ; 2.608 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 2.514 ; 2.608 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 2.431 ; 2.526 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 3.272 ; 3.496 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 1.578 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 2.570 ; 2.676 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 2.570 ; 2.676 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 2.538 ; 2.636 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 3.026 ; 3.216 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 3.026 ; 3.208 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 3.007 ; 3.216 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 2.154 ; 2.214 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 2.471 ; 2.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 2.830 ; 2.998 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 2.983 ; 3.170 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 3.012 ; 3.210 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 2.334 ; 2.406 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 2.421 ; 2.513 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 2.382 ; 2.469 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 2.601 ; 2.708 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 2.514 ; 2.613 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 2.286 ; 2.360 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 2.596 ; 2.699 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 2.614 ; 2.724 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 2.863 ; 3.037 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 2.866 ; 3.053 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 3.624 ; 3.880 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 1.607 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.133 ; 3.179 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.531 ; 3.640 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.162 ; 3.215 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.122 ; 4.327 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.284 ; 3.353 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.250 ; 3.309 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.133 ; 3.179 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.117 ; 4.319 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.548 ; 3.635 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 2.001 ; 2.080 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 2.170 ; 2.260 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 2.355 ; 2.502 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 2.146 ; 2.239 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 2.001 ; 2.080 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 2.184 ; 2.278 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 2.359 ; 2.482 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 2.367 ; 2.504 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 2.024 ; 2.106 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 2.638 ; 2.807 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 2.378 ; 2.502 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 2.302 ; 2.412 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 2.520 ; 2.674 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 3.019 ; 3.248 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 2.821 ; 2.987 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 2.302 ; 2.412 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 3.101 ; 3.326 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 3.990 ; 4.253 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 3.293 ; 3.585 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 3.481 ; 3.681 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 2.569 ; 2.709 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 2.344 ; 2.272 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 2.451 ; 2.356 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 2.370 ; 2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 2.344 ; 2.272 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 2.186 ; 2.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 2.569 ; 2.709 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 2.161 ; 2.115 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 2.161 ; 2.115 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 2.307 ; 2.247 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 2.218 ; 2.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 2.316 ; 2.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 2.576 ; 2.717 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 2.471 ; 2.360 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 2.471 ; 2.360 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 2.529 ; 2.415 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 2.316 ; 2.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 2.946 ; 2.745 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 1.915 ; 1.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 2.525 ; 2.687 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 2.486 ; 2.621 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 2.434 ; 2.572 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 2.118 ; 2.205 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 1.915 ; 1.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 2.116 ; 2.208 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 2.092 ; 2.167 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 2.228 ; 2.333 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 2.001 ; 2.098 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 2.255 ; 2.405 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 2.511 ; 2.694 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 2.547 ; 2.711 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 2.309 ; 2.450 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 2.118 ; 2.210 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 2.198 ; 2.288 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 2.118 ; 2.210 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 2.929 ; 3.145 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 1.305 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 2.221 ; 2.315 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 2.252 ; 2.354 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 2.221 ; 2.315 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 1.852 ; 1.909 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 2.692 ; 2.868 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 2.674 ; 2.875 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 1.852 ; 1.909 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 2.158 ; 2.265 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 2.504 ; 2.666 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 2.651 ; 2.831 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 2.678 ; 2.870 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 2.026 ; 2.094 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 2.108 ; 2.196 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 2.072 ; 2.155 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 2.281 ; 2.384 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 2.197 ; 2.293 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 1.978 ; 2.050 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 2.276 ; 2.375 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 2.293 ; 2.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 2.535 ; 2.704 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 2.539 ; 2.719 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 3.267 ; 3.513 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 1.334 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                 ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 2.606 ; 2.592 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 3.732 ; 3.731 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 3.732 ; 3.731 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 2.611 ; 2.597 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 4.009 ; 3.996 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 3.881 ; 3.880 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 3.716 ; 3.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 3.716 ; 3.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 2.606 ; 2.592 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 3.506 ; 3.492 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 3.499 ; 3.485 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 3.530 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 3.530 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 3.135 ; 3.121 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 3.530 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 3.530 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 3.881 ; 3.880 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                         ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-------+-------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 2.284 ; 2.270 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 3.374 ; 3.373 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 3.374 ; 3.373 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 2.288 ; 2.274 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 3.638 ; 3.625 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 3.517 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 3.359 ; 3.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 3.359 ; 3.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 2.284 ; 2.270 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 3.147 ; 3.133 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 3.141 ; 3.127 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 3.171 ; 3.157 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 3.171 ; 3.157 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 2.791 ; 2.777 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 3.171 ; 3.157 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 3.171 ; 3.157 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 3.517 ; 3.516 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 2.715     ; 2.729     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 4.033     ; 4.034     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 4.033     ; 4.034     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 2.720     ; 2.734     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 4.345     ; 4.358     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 4.205     ; 4.206     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 4.017     ; 4.018     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 4.017     ; 4.018     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 2.715     ; 2.729     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 3.722     ; 3.736     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 3.714     ; 3.728     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 3.756     ; 3.770     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 3.756     ; 3.770     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 3.318     ; 3.332     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 3.756     ; 3.770     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 3.756     ; 3.770     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 4.205     ; 4.206     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+
; SDRAM_DQ_IO[*]   ; CLK_I      ; 2.388     ; 2.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]  ; CLK_I      ; 3.663     ; 3.664     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]  ; CLK_I      ; 3.663     ; 3.664     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]  ; CLK_I      ; 2.392     ; 2.406     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]  ; CLK_I      ; 3.960     ; 3.973     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]  ; CLK_I      ; 3.828     ; 3.829     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]  ; CLK_I      ; 3.647     ; 3.648     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]  ; CLK_I      ; 3.647     ; 3.648     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]  ; CLK_I      ; 2.388     ; 2.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]  ; CLK_I      ; 3.354     ; 3.368     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]  ; CLK_I      ; 3.347     ; 3.361     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10] ; CLK_I      ; 3.388     ; 3.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11] ; CLK_I      ; 3.388     ; 3.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12] ; CLK_I      ; 2.966     ; 2.980     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13] ; CLK_I      ; 3.388     ; 3.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14] ; CLK_I      ; 3.388     ; 3.402     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15] ; CLK_I      ; 3.828     ; 3.829     ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+------------------+------------+-----------+-----------+------------+----------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-----------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                         ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                              ; -1.538  ; -1.028  ; -1.412   ; -0.004  ; -1.000              ;
;  CLK_I                                        ; N/A     ; N/A     ; N/A      ; N/A     ; 9.587               ;
;  MINI_UART:GP_UART_0|LoadA                    ; N/A     ; N/A     ; -0.046   ; -0.004  ; -1.000              ;
;  MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; N/A     ; N/A     ; -1.412   ; 0.188   ; -1.000              ;
;  PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -1.538  ; -1.028  ; -0.403   ; 0.100   ; -1.000              ;
;  SYSCON_CLK|altpll_component|pll|clk[0]       ; -0.820  ; -0.258  ; 16.889   ; 0.549   ; 9.660               ;
;  SYSCON_CLK|altpll_component|pll|clk[1]       ; 1.590   ; 0.129   ; N/A      ; N/A     ; 4.743               ;
; Design-wide TNS                               ; -51.59  ; -41.665 ; -29.874  ; -0.004  ; -74.0               ;
;  CLK_I                                        ; N/A     ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  MINI_UART:GP_UART_0|LoadA                    ; N/A     ; N/A     ; -0.046   ; -0.004  ; -1.000              ;
;  MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; N/A     ; N/A     ; -1.412   ; 0.000   ; -1.000              ;
;  PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; -49.550 ; -41.403 ; -28.416  ; 0.000   ; -72.000             ;
;  SYSCON_CLK|altpll_component|pll|clk[0]       ; -2.040  ; -0.380  ; 0.000    ; 0.000   ; 0.000               ;
;  SYSCON_CLK|altpll_component|pll|clk[1]       ; 0.000   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+-------+-------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; 2.224 ; 2.345 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; 2.224 ; 2.345 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; 1.582 ; 1.729 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; 2.169 ; 2.237 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; 2.058 ; 2.156 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; 4.313 ; 4.860 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; 4.193 ; 4.679 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; 4.192 ; 4.673 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; 3.745 ; 4.200 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; 4.313 ; 4.860 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; 4.292 ; 4.844 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; 3.755 ; 4.197 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; 4.176 ; 4.663 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; 3.726 ; 4.160 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; 3.861 ; 4.295 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; 3.970 ; 4.415 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; 7.038 ; 7.587 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; 7.982 ; 8.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; 7.337 ; 7.635 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; 8.038 ; 8.701 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; 2.237 ; 2.374 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; 6.400 ; 6.949 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; 4.519 ; 5.071 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; 4.139 ; 4.585 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; 4.051 ; 4.489 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; 4.101 ; 4.595 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; 4.167 ; 4.618 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; 3.787 ; 4.221 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; 3.813 ; 4.235 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; 3.703 ; 4.101 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; 4.073 ; 4.548 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; 4.005 ; 4.471 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; 4.203 ; 4.736 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; 4.457 ; 4.984 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; 4.403 ; 4.920 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; 3.836 ; 4.324 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; 4.519 ; 5.071 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; 4.407 ; 4.980 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; 3.764 ; 4.192 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+------------+--------+--------+------------+----------------------------------------+
; BOOT_CONFIG_I[*]  ; CLK_I      ; -0.602 ; -0.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[0] ; CLK_I      ; -0.969 ; -1.256 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[1] ; CLK_I      ; -0.602 ; -0.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[2] ; CLK_I      ; -0.974 ; -1.226 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  BOOT_CONFIG_I[3] ; CLK_I      ; -0.881 ; -1.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; GP_INPUT_I[*]     ; CLK_I      ; -1.754 ; -2.343 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[0]    ; CLK_I      ; -2.019 ; -2.652 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[1]    ; CLK_I      ; -2.015 ; -2.640 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[2]    ; CLK_I      ; -1.785 ; -2.373 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[3]    ; CLK_I      ; -2.055 ; -2.715 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[4]    ; CLK_I      ; -2.113 ; -2.796 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[5]    ; CLK_I      ; -1.790 ; -2.377 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[6]    ; CLK_I      ; -2.033 ; -2.670 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_INPUT_I[7]    ; CLK_I      ; -1.754 ; -2.343 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I      ; -1.832 ; -2.408 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I      ; -1.892 ; -2.482 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; RST_I             ; CLK_I      ; -2.604 ; -3.256 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MISO_I     ; CLK_I      ; -2.812 ; -3.108 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MISO_I     ; CLK_I      ; -2.386 ; -2.744 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MISO_I     ; CLK_I      ; -2.756 ; -3.470 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; START_I           ; CLK_I      ; -0.976 ; -1.264 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_RXD_I       ; CLK_I      ; -2.370 ; -3.058 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_DQ_IO[*]    ; CLK_I      ; -1.734 ; -2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I      ; -1.982 ; -2.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I      ; -1.924 ; -2.524 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I      ; -1.967 ; -2.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I      ; -2.007 ; -2.614 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I      ; -1.800 ; -2.376 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I      ; -1.790 ; -2.362 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I      ; -1.734 ; -2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I      ; -1.953 ; -2.582 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I      ; -1.925 ; -2.544 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I      ; -2.039 ; -2.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I      ; -2.162 ; -2.817 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I      ; -2.136 ; -2.776 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I      ; -1.841 ; -2.444 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I      ; -2.216 ; -2.881 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I      ; -2.149 ; -2.807 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I      ; -1.784 ; -2.358 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.281 ; 7.418 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.264 ; 6.276 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.536 ; 5.544 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.270 ; 7.341 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.759 ; 5.781 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.705 ; 5.718 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 5.492 ; 5.494 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 7.281 ; 7.418 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 6.238 ; 6.272 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 4.653 ; 4.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 4.282 ; 4.323 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 4.620 ; 4.682 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 4.254 ; 4.296 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 3.987 ; 4.017 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 4.282 ; 4.352 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 4.653 ; 4.732 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 4.642 ; 4.733 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 4.026 ; 4.061 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 5.167 ; 5.169 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 4.680 ; 4.690 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 7.195 ; 7.382 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 4.964 ; 5.043 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 5.794 ; 5.926 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 5.468 ; 5.523 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 4.541 ; 4.590 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 5.986 ; 6.034 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 7.195 ; 7.382 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 6.349 ; 6.524 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 6.350 ; 6.436 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 5.014 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 5.429 ; 5.395 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 5.429 ; 5.395 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 5.398 ; 5.311 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 5.315 ; 5.241 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 4.319 ; 4.371 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 5.014 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 5.308 ; 5.227 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 5.092 ; 5.014 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 5.308 ; 5.227 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 5.155 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 4.548 ; 4.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 5.029 ; 5.078 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 5.269 ; 5.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 5.147 ; 5.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 5.269 ; 5.190 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 4.548 ; 4.600 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 5.405 ; 5.282 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 5.683 ; 5.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 4.969 ; 5.014 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 4.893 ; 4.924 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 4.783 ; 4.828 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 4.209 ; 4.215 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 3.856 ; 3.853 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 4.216 ; 4.251 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 4.154 ; 4.164 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 4.423 ; 4.428 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 3.987 ; 4.053 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 4.411 ; 4.505 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 5.683 ; 5.689 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 4.989 ; 5.063 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 4.518 ; 4.596 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 4.381 ; 4.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 4.381 ; 4.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 4.218 ; 4.255 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 5.687 ; 5.725 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 2.692 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 4.448 ; 4.462 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 4.448 ; 4.462 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 4.394 ; 4.417 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 5.332 ; 5.329 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 5.332 ; 5.329 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 5.182 ; 5.304 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 3.713 ; 3.724 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 4.306 ; 4.333 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 4.912 ; 4.977 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 5.183 ; 5.267 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 5.273 ; 5.308 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 4.042 ; 4.044 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 4.195 ; 4.220 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 4.154 ; 4.174 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 4.532 ; 4.525 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 4.374 ; 4.372 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 3.944 ; 3.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 4.509 ; 4.506 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 4.561 ; 4.559 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 5.013 ; 5.031 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 4.936 ; 5.033 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 6.227 ; 6.347 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 2.652 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port         ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+
; PWM0_PORT_O[*]    ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.133 ; 3.179 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[0]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.531 ; 3.640 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[1]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.162 ; 3.215 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[2]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.122 ; 4.327 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[3]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.284 ; 3.353 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[4]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.250 ; 3.309 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[5]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.133 ; 3.179 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[6]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 4.117 ; 4.319 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
;  PWM0_PORT_O[7]   ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] ; 3.548 ; 3.635 ; Rise       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ;
; GP_OUTPUT_O[*]    ; CLK_I                                ; 2.001 ; 2.080 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[0]   ; CLK_I                                ; 2.170 ; 2.260 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[1]   ; CLK_I                                ; 2.355 ; 2.502 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[2]   ; CLK_I                                ; 2.146 ; 2.239 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[3]   ; CLK_I                                ; 2.001 ; 2.080 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[4]   ; CLK_I                                ; 2.184 ; 2.278 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[5]   ; CLK_I                                ; 2.359 ; 2.482 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[6]   ; CLK_I                                ; 2.367 ; 2.504 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  GP_OUTPUT_O[7]   ; CLK_I                                ; 2.024 ; 2.106 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SCL_IO        ; CLK_I                                ; 2.638 ; 2.807 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; I2C_SDA_IO        ; CLK_I                                ; 2.378 ; 2.502 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; LED_BAR_O[*]      ; CLK_I                                ; 2.302 ; 2.412 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[0]     ; CLK_I                                ; 2.520 ; 2.674 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[1]     ; CLK_I                                ; 3.019 ; 3.248 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[2]     ; CLK_I                                ; 2.821 ; 2.987 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[3]     ; CLK_I                                ; 2.302 ; 2.412 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[4]     ; CLK_I                                ; 3.101 ; 3.326 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[5]     ; CLK_I                                ; 3.990 ; 4.253 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[6]     ; CLK_I                                ; 3.293 ; 3.585 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  LED_BAR_O[7]     ; CLK_I                                ; 3.481 ; 3.681 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CLK_O      ; CLK_I                                ; 2.569 ; 2.709 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_CS_O[*]    ; CLK_I                                ; 2.344 ; 2.272 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[0]   ; CLK_I                                ; 2.451 ; 2.356 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[1]   ; CLK_I                                ; 2.370 ; 2.298 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P0_CS_O[2]   ; CLK_I                                ; 2.344 ; 2.272 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P0_MOSI_O     ; CLK_I                                ; 2.186 ; 2.286 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CLK_O      ; CLK_I                                ; 2.569 ; 2.709 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_CS_O[*]    ; CLK_I                                ; 2.161 ; 2.115 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[0]   ; CLK_I                                ; 2.161 ; 2.115 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[1]   ; CLK_I                                ; 2.307 ; 2.247 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P1_CS_O[2]   ; CLK_I                                ; 2.218 ; 2.163 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P1_MOSI_O     ; CLK_I                                ; 2.316 ; 2.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CLK_O      ; CLK_I                                ; 2.576 ; 2.717 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_CS_O[*]    ; CLK_I                                ; 2.471 ; 2.360 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[0]   ; CLK_I                                ; 2.471 ; 2.360 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
;  SPI_P2_CS_O[1]   ; CLK_I                                ; 2.529 ; 2.415 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SPI_P2_MOSI_O     ; CLK_I                                ; 2.316 ; 2.434 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; UART0_TXD_O       ; CLK_I                                ; 2.946 ; 2.745 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[0] ;
; SDRAM_ADDR_O[*]   ; CLK_I                                ; 1.915 ; 1.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[0]  ; CLK_I                                ; 2.525 ; 2.687 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[1]  ; CLK_I                                ; 2.486 ; 2.621 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[2]  ; CLK_I                                ; 2.434 ; 2.572 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[3]  ; CLK_I                                ; 2.118 ; 2.205 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[4]  ; CLK_I                                ; 1.915 ; 1.971 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[5]  ; CLK_I                                ; 2.116 ; 2.208 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[6]  ; CLK_I                                ; 2.092 ; 2.167 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[7]  ; CLK_I                                ; 2.228 ; 2.333 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[8]  ; CLK_I                                ; 2.001 ; 2.098 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[9]  ; CLK_I                                ; 2.255 ; 2.405 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[10] ; CLK_I                                ; 2.511 ; 2.694 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[11] ; CLK_I                                ; 2.547 ; 2.711 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_ADDR_O[12] ; CLK_I                                ; 2.309 ; 2.450 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_BA_O[*]     ; CLK_I                                ; 2.118 ; 2.210 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[0]    ; CLK_I                                ; 2.198 ; 2.288 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_BA_O[1]    ; CLK_I                                ; 2.118 ; 2.210 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CAS_O       ; CLK_I                                ; 2.929 ; 3.145 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ; 1.305 ;       ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQM_O[*]    ; CLK_I                                ; 2.221 ; 2.315 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[0]   ; CLK_I                                ; 2.252 ; 2.354 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQM_O[1]   ; CLK_I                                ; 2.221 ; 2.315 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_DQ_IO[*]    ; CLK_I                                ; 1.852 ; 1.909 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[0]   ; CLK_I                                ; 2.692 ; 2.868 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[1]   ; CLK_I                                ; 2.674 ; 2.875 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[2]   ; CLK_I                                ; 1.852 ; 1.909 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[3]   ; CLK_I                                ; 2.158 ; 2.265 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[4]   ; CLK_I                                ; 2.504 ; 2.666 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[5]   ; CLK_I                                ; 2.651 ; 2.831 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[6]   ; CLK_I                                ; 2.678 ; 2.870 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[7]   ; CLK_I                                ; 2.026 ; 2.094 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[8]   ; CLK_I                                ; 2.108 ; 2.196 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[9]   ; CLK_I                                ; 2.072 ; 2.155 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[10]  ; CLK_I                                ; 2.281 ; 2.384 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[11]  ; CLK_I                                ; 2.197 ; 2.293 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[12]  ; CLK_I                                ; 1.978 ; 2.050 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[13]  ; CLK_I                                ; 2.276 ; 2.375 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[14]  ; CLK_I                                ; 2.293 ; 2.399 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
;  SDRAM_DQ_IO[15]  ; CLK_I                                ; 2.535 ; 2.704 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_RAS_O       ; CLK_I                                ; 2.539 ; 2.719 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_WE_O        ; CLK_I                                ; 3.267 ; 3.513 ; Rise       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
; SDRAM_CLK_O       ; CLK_I                                ;       ; 1.334 ; Fall       ; SYSCON_CLK|altpll_component|pll|clk[1] ;
+-------------------+--------------------------------------+-------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART0_TXD_O      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_BAR_O[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_OUTPUT_O[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P0_CLK_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P0_MOSI_O    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P0_CS_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P0_CS_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P0_CS_O[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P1_CLK_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P1_MOSI_O    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P1_CS_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P1_CS_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P1_CS_O[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P2_CLK_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P2_MOSI_O    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P2_CS_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_P2_CS_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK_O      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE_O      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_O      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_O      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_O       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_O       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_O[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_O[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_O[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM0_PORT_O[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL_IO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDA_IO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ_IO[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I2C_SCL_IO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDA_IO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ_IO[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_P0_MISO_I           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_P1_MISO_I           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_P2_MISO_I           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BOOT_CONFIG_I[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BOOT_CONFIG_I[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BOOT_CONFIG_I[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BOOT_CONFIG_I[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; START_I                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GP_INPUT_I[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART0_RXD_I             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART0_TXD_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_BAR_O[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_BAR_O[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_BAR_O[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED_BAR_O[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED_BAR_O[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GP_OUTPUT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P0_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P0_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P1_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P1_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P2_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P2_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_CLK_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_CKE_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_RAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQM_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQM_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA_O[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA_O[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PWM0_PORT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2C_SCL_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART0_TXD_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED_BAR_O[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED_BAR_O[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_CAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_WE_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_CS_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA_O[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA_O[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; I2C_SDA_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART0_TXD_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_BAR_O[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_BAR_O[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_BAR_O[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_BAR_O[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; GP_OUTPUT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GP_OUTPUT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GP_OUTPUT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P0_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P1_CS_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CLK_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_MOSI_O    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_P2_CS_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CAS_O      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CS_O       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQM_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA_O[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA_O[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_O[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_O[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_O[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_O[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_O[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM0_PORT_O[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDA_IO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ_IO[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ_IO[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; 352      ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; 848      ; 0        ; 0        ; 0        ;
; MINI_UART:GP_UART_0|LoadA                    ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 2702685  ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[1] ; 924      ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[1] ; 91351    ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; 352      ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]   ; 848      ; 0        ; 0        ; 0        ;
; MINI_UART:GP_UART_0|LoadA                    ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; SYSCON_CLK|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; SYSCON_CLK|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 2702685  ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0]       ; SYSCON_CLK|altpll_component|pll|clk[1] ; 924      ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[1]       ; SYSCON_CLK|altpll_component|pll|clk[1] ; 91351    ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA                    ; 1        ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 2        ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 72       ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0]       ; 263      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|LoadA                    ; 1        ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL ; 2        ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]         ; 72       ; 0        ; 0        ; 0        ;
; SYSCON_CLK|altpll_component|pll|clk[0] ; SYSCON_CLK|altpll_component|pll|clk[0]       ; 263      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 463   ; 463  ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 01 20:07:51 2015
Info: Command: quartus_sta storm_sdram -c storm
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'storm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_I CLK_I
    Info (332110): create_generated_clock -source {SYSCON_CLK|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {SYSCON_CLK|altpll_component|pll|clk[0]} {SYSCON_CLK|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {SYSCON_CLK|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {SYSCON_CLK|altpll_component|pll|clk[1]} {SYSCON_CLK|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MINI_UART:GP_UART_0|LoadA MINI_UART:GP_UART_0|LoadA
    Info (332105): create_clock -period 1.000 -name MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL
    Info (332105): create_clock -period 1.000 -name PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.538
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.538       -49.550 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.820        -2.040 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     1.590         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.028       -41.403 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.202        -0.262 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     0.270         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is -1.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.412        -1.412 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):    -0.403       -28.416 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.046        -0.046 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    16.889         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.190         0.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):     0.392         0.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):     0.518         0.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     1.005         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     4.746         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
    Info (332119):     9.660         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     9.835         0.000 CLK_I 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.265       -36.369 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.586        -1.193 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     2.487         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.852
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.852       -31.395 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.258        -0.380 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     0.238         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is -1.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.214        -1.214 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):    -0.325       -22.886 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):     0.004         0.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    17.228         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.229         0.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):     0.420         0.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):     0.504         0.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     0.907         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     4.743         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
    Info (332119):     9.686         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     9.818         0.000 CLK_I 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.403        -3.246 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.082        -0.098 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     5.167         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.777       -38.662 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -0.107        -0.152 SYSCON_CLK|altpll_component|pll|clk[0] 
    Info (332119):     0.129         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is -0.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.419        -0.419 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     0.206         0.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):     0.424         0.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    18.179         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.004        -0.004 MINI_UART:GP_UART_0|LoadA 
    Info (332119):     0.100         0.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):     0.188         0.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     0.549         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -72.000 PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|LoadA 
    Info (332119):    -1.000        -1.000 MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL 
    Info (332119):     4.756         0.000 SYSCON_CLK|altpll_component|pll|clk[1] 
    Info (332119):     9.587         0.000 CLK_I 
    Info (332119):     9.748         0.000 SYSCON_CLK|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 693 megabytes
    Info: Processing ended: Sun Nov 01 20:08:10 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:23


