V 51
K 118209874400 fpga
Y 0
D 0 0 1700 1100
Z 1
i 2356
N 2356
J 520 840 2
J 605 840 1
S 1 2
L 510 840 14 0 3 0 1 0 SLINK_WAIT
N 2353
J 160 205 2
J 65 205 1
S 2 1
L 75 205 12 0 3 0 1 0 DDU_LOST_SYNC
N 2344
J 870 1035 1
J 780 1035 2
S 2 1
L 765 1035 14 0 3 0 1 1 SLINK_WT_EN
N 2343
J 635 1035 2
J 710 1035 2
S 1 2
L 635 1035 14 0 3 0 1 1 INSLNKWT_EN
N 2350
J 440 820 2
J 350 820 1
S 2 1
L 360 820 14 0 3 0 1 1 SLINK_WT_EN
N 2341
J 1400 740 2
J 1330 740 1
S 2 1
L 1335 740 14 0 3 0 1 1 DLL_LOCK2
N 2320
J 515 750 1
J 600 750 2
S 1 2
L 520 750 14 0 3 0 1 0 SLINK_READY
N 2321
J 600 770 2
J 515 770 1
S 2 1
L 520 770 14 0 3 0 1 0 DCC_LNK_RDY
N 2322
J 680 760 2
J 765 760 1
S 1 2
L 670 760 14 0 3 0 1 0 DAQ_READY
N 2269
J 240 925 2
J 270 925 2
S 1 2
L 230 925 10 0 3 0 1 1 LINK_READY
N 2280
J 270 945 2
J 240 945 2
S 2 1
L 230 945 10 0 3 0 1 1 STOP_DATA
N 1953
J 845 920 2
J 900 920 2
S 1 2
L 835 920 12 0 3 0 1 0 ETH_LIM_RST
N 1962
J 685 930 1
J 765 930 2
S 1 2
L 690 930 12 0 3 0 1 0 ETH_LIM_CLR
N 1961
J 735 910 1
J 765 910 2
S 1 2
L 740 910 14 0 3 0 1 0 RST
N 2318
J 570 375 2
J 495 375 1
S 2 1
L 500 375 14 0 3 0 1 0 DLL_LOCK3
N 2316
J 1420 90 2
J 1390 90 1
S 2 1
L 1395 90 10 0 3 0 1 0 TP6
I 2315 virtex:OBUF 1 1420 80 0 1 '
A 1460 85 5 0 3 3 IOSTANDARD=LVCMOS33
X 1 0
C 2316 1 2 0
N 2313
J 1175 115 2
J 1210 115 1
S 1 2
L 1170 115 18 0 3 0 1 0 TP6
N 2312
J 1175 225 2
J 1210 225 1
S 1 2
L 1170 225 18 0 3 0 1 0 TP2
N 2311
J 1410 185 1
J 1440 185 2
S 1 2
L 1415 185 10 0 3 0 1 0 TP2
N 1749
J 1540 165 2
J 1510 165 2
S 2 1
L 1515 165 10 0 3 0 1 0 TP_45
N 2206
J 335 480 2
J 320 480 2
S 2 1
N 2202
J 315 450 2
J 335 450 2
S 1 2
N 2200
J 335 430 2
J 325 430 2
S 2 1
N 2204
J 335 410 2
J 315 410 2
S 2 1
N 2198
J 335 340 2
J 305 340 1
S 2 1
L 310 340 14 0 3 0 1 0 RST
I 2303 virtex:OBUF 1 1450 445 0 1 '
A 1490 450 5 0 3 3 IOSTANDARD=LVCMOS33
C 1671 2 1 0
C 1669 2 2 0
I 2298 virtex:OBUF 1 1440 195 0 1 '
A 1480 200 5 0 3 3 IOSTANDARD=LVCMOS33
C 1742 2 1 0
C 1752 2 2 0
I 2299 virtex:OBUF 1 1440 215 0 1 '
A 1480 220 5 0 3 3 IOSTANDARD=LVCMOS33
C 2119 1 1 0
C 2121 1 2 0
I 2293 virtex:OBUF 1 1440 310 0 1 '
A 1480 315 5 0 3 3 IOSTANDARD=LVCMOS33
C 1616 2 1 0
C 1614 2 2 0
I 2292 virtex:OBUF 1 1440 330 0 1 '
A 1480 335 5 0 3 3 IOSTANDARD=LVCMOS33
C 1607 1 1 0
C 1608 1 2 0
N 2267
J 270 1035 2
J 240 1035 2
S 2 1
L 235 1035 10 0 3 0 1 0 TDOUT1
N 2268
J 340 1035 2
J 385 1035 1
S 1 2
L 340 1035 10 0 3 0 1 0 TD_OUT1
N 2270
J 340 1075 2
J 385 1075 1
S 1 2
L 340 1075 10 0 3 0 1 0 SB_DATA
N 2272
J 385 1055 1
J 340 1055 2
S 2 1
L 340 1055 10 0 3 0 1 0 TD_OUT0
N 2273
J 240 1055 2
J 270 1055 2
S 1 2
L 235 1055 10 0 3 0 1 0 TDOUT0
N 2274
J 385 1015 1
J 340 1015 2
S 2 1
L 340 1015 10 0 3 0 1 0 TD_STRB
N 2281
J 270 1075 2
J 240 1075 2
S 2 1
L 235 1075 10 0 3 0 1 0 SBDATA
N 2285
J 240 1015 2
J 270 1015 2
S 1 2
L 235 1015 10 0 3 0 1 0 TDSTRB
I 2266 virtex:IBUF 1 270 1025 0 1 '
A 310 1030 5 0 3 3 IOSTANDARD=LVCMOS33
C 2268 1 1 0
C 2267 1 2 0
I 2271 virtex:IPAD 1 150 1065 0 1 '
C 2281 2 1 0
I 2275 virtex:IPAD 1 150 1005 0 1 '
C 2285 1 1 0
I 2276 virtex:IPAD 1 150 1045 0 1 '
C 2273 1 1 0
I 2277 virtex:IPAD 1 150 1025 0 1 '
C 2267 2 1 0
I 2278 virtex:IBUF 1 270 1005 0 1 '
A 310 1010 5 0 3 3 IOSTANDARD=LVCMOS33
C 2285 2 2 0
C 2274 2 1 0
I 2282 virtex:IBUF 1 270 1065 0 1 '
A 310 1070 5 0 3 3 IOSTANDARD=LVCMOS33
C 2270 1 1 0
C 2281 1 2 0
I 2283 virtex:IBUF 1 270 1045 0 1 '
A 310 1050 5 0 3 3 IOSTANDARD=LVCMOS33
C 2273 2 2 0
C 2272 2 1 0
N 1671
J 1580 455 2
J 1520 455 2
S 2 1
L 1510 455 20 0 3 0 1 1 OUCTRL
N 2021
J 1195 725 2
J 1170 725 2
S 2 1
L 1170 725 12 0 3 0 1 0 TXP1
N 2065
J 525 660 2
J 570 660 2
S 1 2
L 515 660 12 0 3 0 1 0 RXP_GBE
N 1683
J 280 520 2
J 340 520 2
S 1 2
L 270 520 20 0 3 0 1 1 OUWEN
I 2185 virtex:VCC 1 1060 95 1 1 '
C 2190 2 2 0
I 2187 virtex:BUFE4 1 1105 85 0 1 '
C 2184 2 22 0
C 2195 2 23 0
C 2313 1 20 0
C 2190 1 21 0
X 1 0
X 2 0
C 2189 1 4 0
X 24 0
X 25 0
N 2189
J 1105 175 2
J 1015 175 1
S 2 1
L 1025 175 14 0 3 0 1 0 MODE7
N 2190
J 1105 115 2
J 1060 115 2
S 2 1
L 1060 115 10 0 3 0 1 0 TP76
I 2193 virtex:VCC 1 1060 115 1 1 '
C 2195 1 2 0
N 2195
J 1060 135 2
J 1105 135 2
S 1 2
L 1060 135 10 0 3 0 1 0 TP75
I 2174 virtex:OPAD 1 1540 120 0 1 '
C 2175 2 1 0
I 2177 virtex:OPAD 1 1540 80 0 1 '
C 2182 2 1 0
I 2179 virtex:OPAD 1 1540 100 0 1 '
C 2180 1 1 0
N 2180
J 1540 110 2
J 1510 110 2
S 2 1
L 1515 110 10 0 3 0 1 0 TP_48
N 2038
J 1125 825 7
J 1225 825 9
J 1225 785 9
J 1400 785 8
B 3 2
B 1 2
L 1125 832 20 0 3 0 1 0 DO[65:0]
B 3 4
L 1235 792 20 0 3 0 1 0 DO[31:0]
N 2051
J 1355 810 2
J 1400 810 2
S 1 2
L 1345 810 12 0 3 0 1 0 BP_OK0
N 2025
J 975 750 2
J 1020 750 2
S 1 2
L 965 750 12 0 3 0 1 0 BP_OK1
N 2128
J 1355 650 2
J 1400 650 2
S 1 2
N 2125
J 1020 590 2
J 975 590 2
S 2 1
N 2027
J 1020 575 2
J 965 575 1
S 2 1
L 975 575 12 0 3 0 1 0 CKIN156
N 2046
J 1345 635 1
J 1400 635 2
S 1 2
L 1355 635 12 0 3 0 1 0 CKIN156
N 2078
J 1170 660 2
J 1215 660 1
S 1 2
L 1170 660 12 0 3 0 1 0 RXDV1
N 2079
J 1595 720 1
J 1550 720 2
S 2 1
L 1550 720 12 0 3 0 1 0 RXDV0
N 2076
J 1170 685 8
J 1235 685 7
B 1 2
L 1165 692 14 0 3 0 1 0 RX_IN[63:32]
N 2077
J 1615 745 7
J 1550 745 8
B 2 1
L 1545 752 14 0 3 0 1 0 RX_IN[31:0]
N 2029
J 975 515 1
J 1020 515 2
S 1 2
L 985 515 14 0 3 0 1 0 RST
N 2035
J 1020 495 2
J 940 495 1
S 2 1
L 945 495 14 0 3 0 1 0 SYSTEM_RDY
N 2020
J 955 765 2
J 1020 765 2
S 1 2
L 945 765 12 0 3 0 1 0 RXN1
N 2014
J 975 545 1
J 1020 545 2
S 1 2
L 985 545 14 0 3 0 1 0 2CLK
N 2015
J 1020 530 2
J 975 530 1
S 2 1
L 985 530 14 0 3 0 1 0 CLK
N 2018
J 955 780 2
J 1020 780 2
S 1 2
L 945 780 12 0 3 0 1 0 RXP1
N 2055
J 1575 770 2
J 1550 770 2
S 2 1
L 1550 770 12 0 3 0 1 0 TXN0
N 2054
J 1550 785 2
J 1575 785 2
S 1 2
L 1550 785 12 0 3 0 1 0 TXP0
N 2053
J 1335 840 2
J 1400 840 2
S 1 2
L 1325 840 12 0 3 0 1 0 RXP0
N 2052
J 1335 825 2
J 1400 825 2
S 1 2
L 1325 825 12 0 3 0 1 0 RXN0
N 2050
J 1355 590 1
J 1400 590 2
S 1 2
L 1365 590 14 0 3 0 1 0 CLK
N 2049
J 1400 575 2
J 1355 575 1
S 2 1
L 1365 575 14 0 3 0 1 0 RST
N 2044
J 1400 605 2
J 1355 605 1
S 2 1
L 1365 605 14 0 3 0 1 0 2CLK
N 2036
J 1320 555 1
J 1400 555 2
S 1 2
L 1325 555 14 0 3 0 1 0 SYSTEM_RDY
N 2022
J 1170 710 2
J 1195 710 2
S 1 2
L 1170 710 12 0 3 0 1 0 TXN1
N 2080
J 1550 700 2
J 1595 700 1
S 1 2
L 1550 700 12 0 3 0 1 0 RXER0
N 2081
J 1215 640 1
J 1170 640 2
S 2 1
L 1170 640 12 0 3 0 1 0 RXER1
N 2130
J 1400 620 2
J 1355 620 2
S 2 1
N 2132
J 975 560 2
J 1020 560 2
S 1 2
N 1679
J 1150 455 2
J 1110 455 1
S 2 1
L 1115 455 14 0 3 0 1 1 KBIT
N 1678
J 1150 485 2
J 1125 485 1
S 2 1
L 1135 485 18 0 3 0 1 0 RST
N 1666
J 1285 415 1
J 1305 415 2
S 1 2
L 1290 415 10 0 3 0 1 0 CLK
N 1667
J 1280 485 1
J 1305 485 2
S 1 2
L 1290 485 18 0 3 0 1 0 RST
N 1665
J 1270 455 2
J 1305 455 2
S 1 2
L 1265 455 20 0 3 0 1 1 K-BIT
N 1669
J 1425 455 2
J 1450 455 2
S 1 2
L 1420 455 14 0 3 0 1 1 UCTRL
N 2069
J 720 605 2
J 765 605 2
S 1 2
L 720 605 12 0 3 0 1 0 TXP_GBE
I 2157 virtex:IBUF 1 385 75 0 1 '
A 425 80 5 0 3 3 IOSTANDARD=LVCMOS33
C 2092 1 2 0
C 2099 1 1 0
I 2151 virtex:IBUF 1 280 695 0 1 '
A 320 700 5 0 3 3 IOSTANDARD=LVCMOS33
C 1651 1 2 0
C 1663 1 1 0
I 2152 virtex:IBUF 1 280 675 0 1 '
A 320 680 5 0 3 3 IOSTANDARD=LVCMOS33
C 1662 2 1 0
C 1654 2 2 0
I 2153 virtex:IBUF 1 280 655 0 1 '
A 320 660 5 0 3 3 IOSTANDARD=LVCMOS33
C 1661 1 1 0
C 1656 1 2 0
I 2149 virtex:IBUF 1 280 740 0 1 '
A 320 745 5 0 3 3 IOSTANDARD=LVCMOS33
C 1637 2 2 0
C 1648 2 1 0
I 2150 virtex:IBUF 1 280 720 0 1 '
A 320 725 5 0 3 3 IOSTANDARD=LVCMOS33
C 1645 1 1 0
C 1639 1 2 0
I 2134 virtex:VCC 1 1060 245 1 1 '
C 2136 2 2 0
N 2135
J 1105 245 2
J 1060 245 2
S 2 1
L 1060 245 10 0 3 0 1 0 TP71
N 2136
J 1105 265 2
J 1060 265 2
S 2 1
L 1060 265 10 0 3 0 1 0 TP70
I 2137 virtex:VCC 1 1060 225 1 1 '
C 2135 2 2 0
I 2133 virtex:VCC 1 1060 185 1 1 '
C 1786 1 2 0
N 2066
J 720 590 2
J 765 590 2
S 1 2
L 720 590 12 0 3 0 1 0 TXN_GBE
I 2131 virtex:GND 1 935 580 3 1 '
C 2132 1 4 0
I 2129 virtex:GND 1 1315 640 3 1 '
C 2130 2 4 0
I 2118 virtex:OPAD 1 1540 215 0 1 '
C 2119 2 1 0
N 2119
J 1510 225 2
J 1540 225 2
S 1 2
L 1515 225 10 0 3 0 1 0 TP_42
N 2095
J 565 95 2
J 610 95 1
S 1 2
L 570 95 10 0 3 0 1 0 ARST
I 2090 IPAD1PU 1 265 75 0 1 '
C 2092 2 1 0
N 2087
J 1605 1000 2
J 1670 1000 1
S 1 2
L 1590 1000 12 0 3 0 1 0 ETH_LIM_CLR
N 2086
J 1485 930 2
J 1455 930 1
S 2 1
L 1460 930 14 0 3 0 1 0 RST
N 2085
J 1460 960 1
J 1485 960 2
S 1 2
L 1465 960 14 0 3 0 1 0 CLK
N 2082
J 765 545 1
J 720 545 2
S 2 1
L 710 545 12 0 3 0 1 0 GB_RXDV
N 2059
J 525 435 1
J 570 435 2
S 1 2
L 530 435 14 0 3 0 1 0 CK625
I 2040 virtex:OPAD 1 1575 775 0 1 '
C 2054 2 1 0
I 2043 virtex:OPAD 1 1575 760 0 1 '
C 2055 1 1 0
N 1995
J 470 235 2
J 445 235 3
J 445 320 3
J 220 320 2
S 2 1
S 2 3
S 4 3
L 210 320 14 0 3 0 1 0 GBIT_OVFL
N 1997
J 630 225 1
J 550 225 2
S 2 1
L 535 225 18 0 3 0 1 0 BUFF_OVFL
N 2001
J 100 280 2
J 80 280 1
S 2 1
L 85 280 10 0 3 0 1 0 CLK
N 2003
J 285 215 2
J 240 215 2
S 2 1
L 225 215 14 0 3 0 1 0 BUFF_CRIT
N 2005
J 285 145 2
J 265 145 1
S 2 1
L 270 145 10 0 3 0 1 0 RST
N 2006
J 265 175 1
J 285 175 2
S 1 2
L 270 175 10 0 3 0 1 0 CLK
I 2007 virtex:FDCE 1 100 240 0 1 '
C 1995 4 4 0
C 2002 2 1 0
C 2000 2 6 0
C 2002 1 2 0
C 2001 1 3 0
I 2008 virtex:OR2 1 160 185 0 1 '
C 2003 2 10 0
C 1999 2 9 0
C 2353 1 7 0
I 2009 virtex:FDCE 1 285 135 0 1 '
C 2006 2 3 0
C 2004 2 2 0
C 2005 1 6 0
C 2003 1 1 0
C 1996 2 4 0
I 2010 virtex:OR2 1 470 195 0 1 '
C 1996 1 7 0
C 1995 1 9 0
C 1997 2 10 0
N 1936
J 1360 990 2
J 1375 990 2
S 1 2
L 1350 990 12 0 3 0 1 0 EL3
N 1938
J 1055 950 2
J 1070 950 2
S 1 2
N 1939
J 1140 855 2
J 1235 855 3
J 1240 920 2
J 1235 920 3
S 1 2
L 1130 855 12 0 3 0 1 0 ETH_CNT_RST
S 2 4
S 4 3
N 1940
J 1070 900 2
J 1040 900 1
S 2 1
L 1045 900 14 0 3 0 1 0 RST
N 1941
J 1045 930 1
J 1070 930 2
S 1 2
L 1050 930 14 0 3 0 1 0 CLK
N 1943
J 1070 990 2
J 1020 990 2
S 2 1
L 1010 990 12 0 3 0 1 0 LETH_LIM
N 1944
J 1190 990 2
J 1240 990 1
S 1 2
L 1175 990 12 0 3 0 1 0 ETH_XLIM-1
N 1946
J 1190 970 2
J 1240 970 2
S 1 2
L 1180 970 12 0 3 0 1 0 ETH_XLIM
N 1947
J 1375 1010 2
J 1360 1010 2
S 2 1
L 1350 1010 12 0 3 0 1 0 EL2
N 1949
J 1005 855 1
J 1060 855 2
S 1 2
L 1015 855 12 0 3 0 1 0 ETH_LIM
N 1950
J 865 885 1
J 925 885 2
S 1 2
L 870 885 12 0 3 0 1 0 ETH_XLIM-1
N 1951
J 865 865 1
J 925 865 2
S 1 2
L 870 865 12 0 3 0 1 0 ETH_XLIM
N 1952
J 1060 875 2
J 1005 875 2
S 2 1
L 995 875 12 0 3 0 1 0 ETH_CNT_CLR
I 1963 virtex:SR4CE 1 1070 890 0 1 '
C 1943 1 15 0
C 1940 1 14 0
C 1941 2 3 0
C 1944 1 4 0
C 1946 1 10 0
X 11 0
X 12 0
C 1938 2 16 0
I 1976 virtex:VCC 1 1055 930 1 1 '
C 1938 1 2 0
I 1978 virtex:AND2 1 1375 970 0 1 '
C 1937 2 20 0
C 1947 1 18 0
C 1936 2 19 0
N 1932
J 1290 370 2
J 1315 370 2
S 1 2
N 1639
J 280 730 2
J 240 730 2
S 2 1
L 240 730 14 0 3 0 1 0 ILRL3
N 1633
J 240 790 2
J 280 790 2
S 1 2
L 240 790 14 0 3 0 1 0 ILRL0
N 1596
J 280 860 2
J 240 860 2
S 2 1
L 240 860 14 0 3 0 1 1 ILDOWN
N 1635
J 280 770 2
J 240 770 2
S 2 1
L 240 770 14 0 3 0 1 0 ILRL1
N 1637
J 240 750 2
J 280 750 2
S 1 2
L 240 750 14 0 3 0 1 0 ILRL2
N 1648
J 390 750 1
J 350 750 2
S 2 1
L 350 750 14 0 3 0 1 0 LRL2
N 1647
J 350 770 2
J 390 770 1
S 1 2
L 350 770 14 0 3 0 1 0 LRL1
N 1646
J 390 790 1
J 350 790 2
S 2 1
L 350 790 14 0 3 0 1 0 LRL0
N 1645
J 350 730 2
J 390 730 1
S 1 2
L 350 730 14 0 3 0 1 0 LRL3
N 1664
J 390 645 1
J 350 645 2
S 2 1
L 350 645 14 0 3 0 1 0 LSF3
N 1663
J 350 705 2
J 390 705 1
S 1 2
L 350 705 14 0 3 0 1 0 LSF0
N 1662
J 390 685 1
J 350 685 2
S 2 1
L 350 685 14 0 3 0 1 0 LSF1
N 1661
J 350 665 2
J 390 665 1
S 1 2
L 350 665 14 0 3 0 1 0 LSF2
N 1656
J 280 665 2
J 240 665 2
S 2 1
L 240 665 14 0 3 0 1 0 ILSF2
N 1654
J 240 685 2
J 280 685 2
S 1 2
L 240 685 14 0 3 0 1 0 ILSF1
N 1651
J 280 705 2
J 240 705 2
S 2 1
L 240 705 14 0 3 0 1 0 ILSF0
N 1649
J 240 645 2
J 280 645 2
S 1 2
L 240 645 14 0 3 0 1 0 ILSF3
N 1921
J 620 145 1
J 680 145 2
S 1 2
L 625 145 14 0 3 0 1 0 TRG_ERR
N 1922
J 680 125 2
J 620 125 1
S 2 1
L 625 125 12 0 3 0 1 0 LTRG_TRAIL
N 1687
J 210 520 2
J 185 520 2
S 2 1
L 180 520 14 0 3 0 1 1 UWEN
N 1681
J 40 520 1
J 65 520 2
S 1 2
L 45 520 20 0 3 0 1 1 WE
N 1685
J 65 550 2
J 40 550 1
S 2 1
L 50 550 18 0 3 0 1 0 RST
N 1686
J 65 480 2
J 45 480 1
S 2 1
L 50 480 10 0 3 0 1 0 CLK
N 1916
J 750 125 2
J 785 125 1
S 1 2
L 735 125 18 0 3 0 1 0 TP3
N 1917
J 785 145 1
J 750 145 2
S 2 1
L 735 145 18 0 3 0 1 0 TP2
N 1918
J 785 165 1
J 750 165 2
S 2 1
L 735 165 18 0 3 0 1 0 TP1
N 1905
J 870 75 2
J 790 75 1
S 2 1
L 800 75 14 0 3 0 1 0 LRX_ERROR
I 1898 virtex:NOR2 1 1315 330 0 1 '
C 1612 1 10 0
C 1932 2 9 0
C 1609 2 7 0
N 1870
J 620 290 1
J 665 290 2
S 1 2
L 625 290 10 0 3 0 1 0 LED_MODE3
N 1871
J 665 310 2
J 620 310 1
S 2 1
L 625 310 10 0 3 0 1 0 MODE7
N 1769
J 745 280 2
J 825 280 2
S 1 2
L 760 280 10 0 3 0 1 0 TP_DEF
N 1811
J 825 200 2
J 755 200 1
S 2 1
L 760 200 14 0 3 0 1 0 DDGOODLW
N 1809
J 930 200 1
J 895 200 2
S 2 1
L 880 200 18 0 3 0 1 0 TP3
N 1812
J 755 220 1
J 825 220 2
S 1 2
L 760 220 14 0 3 0 1 0 DDREN_TRUE
N 1810
J 895 220 2
J 930 220 1
S 1 2
L 880 220 18 0 3 0 1 0 TP2
N 1808
J 895 240 2
J 930 240 1
S 1 2
L 880 240 18 0 3 0 1 0 TP1
N 1889
J 870 95 2
J 790 95 1
S 2 1
L 795 95 14 0 3 0 1 0 DDU_DLL_ERR
N 1785
J 1060 225 2
J 1105 225 2
S 1 2
L 1060 225 10 0 3 0 1 0 TP72
N 1790
J 1015 285 1
J 1105 285 2
S 1 2
L 1025 285 14 0 3 0 1 0 MODE7
I 1652 IPAD1PD 1 150 695 0 1 '
C 1651 2 1 0
I 1628 virtex:OPAD 1 1540 250 0 1 '
C 1629 2 1 0
N 1631
J 1440 260 2
J 1430 260 2
S 2 1
I 1623 virtex:OPAD 1 1540 270 0 1 '
C 1624 1 1 0
N 1624
J 1540 280 2
J 1510 280 2
S 2 1
L 1505 280 10 0 3 0 1 0 USF2
N 1626
J 1430 280 2
J 1440 280 2
S 1 2
I 1627 virtex:GND 1 1390 300 3 1 '
C 1626 1 4 0
N 1621
J 1440 300 2
J 1430 300 2
S 2 1
I 1622 virtex:GND 1 1390 320 3 1 '
C 1621 2 4 0
N 1612
J 1395 360 2
J 1440 360 2
S 1 2
L 1390 360 10 0 3 0 1 1 SLINK_RESET
I 111 PAGE 1 0 0 0 1 '
N 1609
J 1280 350 1
J 1315 350 2
S 1 2
L 1285 350 10 0 3 0 1 0 RST
N 1601
J 1540 360 2
J 1510 360 2
S 2 1
L 1505 360 10 0 3 0 1 1 URESET
I 1613 virtex:GND 1 1390 340 3 1 '
C 1614 1 4 0
N 1614
J 1430 320 2
J 1440 320 2
S 1 2
N 1616
J 1540 320 2
J 1510 320 2
S 2 1
L 1505 320 10 0 3 0 1 0 USF0
I 1615 virtex:OPAD 1 1540 310 0 1 '
C 1616 1 1 0
N 1607
J 1510 340 2
J 1540 340 2
S 1 2
L 1505 340 10 0 3 0 1 1 UTEST
N 1608
J 1440 340 2
J 1430 340 2
S 2 1
I 1606 virtex:VCC 1 1430 320 1 1 '
C 1608 2 2 0
I 1602 virtex:OPAD 1 1540 350 0 1 '
C 1601 1 1 0
I 1605 virtex:OPAD 1 1540 330 0 1 '
C 1607 2 1 0
I 1657 IPAD1PD 1 150 635 0 1 '
C 1649 1 1 0
I 1655 IPAD1PD 1 150 655 0 1 '
C 1656 2 1 0
I 1653 IPAD1PD 1 150 675 0 1 '
C 1654 1 1 0
I 1640 IPAD1PD 1 150 720 0 1 '
C 1639 2 1 0
I 1638 IPAD1PD 1 150 740 0 1 '
C 1637 1 1 0
I 1636 IPAD1PD 1 150 760 0 1 '
C 1635 2 1 0
I 1634 IPAD1PD 1 150 780 0 1 '
C 1633 1 1 0
N 1629
J 1510 260 2
J 1540 260 2
S 1 2
L 1505 260 10 0 3 0 1 0 USF3
I 1632 virtex:GND 1 1390 280 3 1 '
C 1631 2 4 0
I 1791 virtex:BUFE4 1 1105 195 0 1 '
C 2136 1 25 0
C 2138 2 24 0
C 1790 2 4 0
C 1786 2 2 0
C 1797 2 1 0
C 1785 2 21 0
C 2312 1 20 0
C 2135 1 23 0
C 1795 1 22 0
N 1896
J 665 270 2
J 620 270 1
S 2 1
L 625 270 10 0 3 0 1 0 LED_MODE6
N 1893
J 940 115 2
J 975 115 1
S 1 2
L 925 115 18 0 3 0 1 0 TP1
N 1892
J 940 95 2
J 975 95 1
S 1 2
L 925 95 18 0 3 0 1 0 TP2
N 1891
J 975 75 1
J 940 75 2
S 2 1
L 925 75 18 0 3 0 1 0 TP3
N 1890
J 805 155 1
J 870 155 2
S 1 2
L 810 155 10 0 3 0 1 0 LED_MODE3
I 1894 virtex:BUFE4 1 870 65 0 1 '
C 1893 1 22 0
X 23 0
C 1892 1 20 0
C 1889 1 21 0
C 1891 2 1 0
C 1905 1 2 0
C 1890 2 4 0
X 24 0
X 25 0
I 1915 virtex:BUFE4 1 680 115 0 1 '
X 25 0
X 24 0
C 1914 1 4 0
C 1922 1 2 0
C 1916 1 1 0
C 1921 2 21 0
C 1917 2 20 0
X 23 0
C 1918 2 22 0
I 1908 virtex:NOR4 1 665 230 0 1 '
C 1769 1 8 0
C 1871 1 1 0
C 1870 2 6 0
C 1896 1 7 0
X 5 0
I 1931 virtex:GND 1 1250 390 3 1 '
C 1932 1 4 0
N 2058
J 570 415 2
J 525 415 1
S 2 1
L 530 415 14 0 3 0 1 0 CLK625
N 2062
J 525 645 2
J 570 645 2
S 1 2
L 515 645 12 0 3 0 1 0 RXN_GBE
N 2070
J 570 630 2
J 510 630 1
S 2 1
L 515 630 12 0 3 0 1 0 FOK_GBE
N 1942
J 900 990 2
J 885 990 2
S 2 1
I 1985 virtex:VCC 1 885 970 1 1 '
C 1942 2 2 0
N 2074
J 525 395 1
J 570 395 2
S 1 2
L 530 395 14 0 3 0 1 0 GT_RST
N 1914
J 680 205 2
J 615 205 1
S 2 1
L 620 205 10 0 3 0 1 0 LED_MODE6
N 1954
J 845 950 1
J 900 950 2
S 1 2
L 850 950 12 0 3 0 1 0 ETH_LIM
N 1945
J 1240 950 2
J 1215 950 1
S 2 1
L 1220 950 14 0 3 0 1 0 CLK
N 1948
J 1030 835 1
J 1060 835 2
S 1 2
L 1035 835 14 0 3 0 1 0 RST
N 1937
J 1485 1000 2
J 1455 1000 2
S 2 1
L 1445 1000 12 0 3 0 1 0 ELIM_CLR
I 2084 virtex:FDC 1 1485 920 0 1 '
C 2085 2 3 0
C 2086 1 6 0
C 1937 1 1 0
C 2087 1 4 0
N 2002
J 100 300 2
J 100 320 2
J 45 320 1
J 90 320 5
J 90 300 3
S 5 1
S 4 2
S 5 4
S 3 4
L 55 320 14 0 3 0 1 0 FF
I 1755 virtex:OPAD 1 1540 175 0 1 '
C 1745 2 1 0
I 1756 virtex:OPAD 1 1540 155 0 1 '
C 1749 1 1 0
I 1703 IPAD1PU 1 265 95 0 1 '
C 1698 2 1 0
N 1698
J 385 105 2
J 355 105 2
S 2 1
L 350 105 10 0 3 0 1 1 ARSTIN
N 2092
J 385 85 2
J 355 85 2
S 2 1
L 350 85 10 0 3 0 1 1 ISYSRST
I 2094 virtex2p:NAND2 1 485 65 0 1 '
C 2095 1 20 0
C 2098 2 18 0
C 2099 2 19 0
N 2098
J 455 105 2
J 485 105 2
S 1 2
L 460 105 10 0 3 0 1 1 ARST
N 2099
J 455 85 2
J 485 85 2
S 1 2
L 460 85 10 0 3 0 1 1 SYSRST
N 2000
J 80 250 1
J 100 250 2
S 1 2
L 85 250 10 0 3 0 1 0 RST
N 2075
J 785 565 7
J 720 565 8
B 2 1
L 715 572 14 0 3 0 1 0 GB_IN[15:0]
N 1786
J 1060 205 2
J 1105 205 2
S 1 2
L 1060 205 10 0 3 0 1 0 TP73
N 1742
J 1540 205 2
J 1510 205 2
S 2 1
L 1515 205 10 0 3 0 1 0 TP_43
I 2089 virtex:OPAD 1 1540 195 0 1 '
C 1742 1 1 0
I 2126 virtex:GND 1 935 610 3 1 '
C 2125 2 4 0
I 2127 virtex:GND 1 1315 670 3 1 '
C 2128 1 4 0
I 2016 virtex2p:IPAD 1 865 770 0 1 '
C 2018 1 1 0
I 2019 virtex2p:IPAD 1 865 755 0 1 '
C 2020 1 1 0
I 2041 virtex2p:IPAD 1 1245 830 0 1 '
C 2053 1 1 0
I 2042 virtex2p:IPAD 1 1245 815 0 1 '
C 2052 1 1 0
I 2039 virtex2p:VCC 1 1355 790 1 1 '
C 2051 1 2 0
I 2024 virtex2p:VCC 1 975 730 1 1 '
C 2025 1 2 0
I 1793 virtex:VCC 1 1060 205 1 1 '
C 1785 1 2 0
N 1795
J 1175 245 2
J 1210 245 1
S 1 2
L 1170 245 18 0 3 0 1 0 TP1
N 1595
J 280 840 2
J 240 840 2
S 2 1
L 240 840 14 0 3 0 1 1 ILFF
N 1619
J 1510 300 2
J 1540 300 2
S 1 2
L 1505 300 10 0 3 0 1 0 USF1
I 1618 virtex:OPAD 1 1540 290 0 1 '
C 1619 2 1 0
I 2148 virtex:IBUF 1 280 760 0 1 '
A 320 765 5 0 3 3 IOSTANDARD=LVCMOS33
C 1635 1 2 0
C 1647 1 1 0
I 2154 virtex:IBUF 1 280 635 0 1 '
A 320 640 5 0 3 3 IOSTANDARD=LVCMOS33
C 1649 2 2 0
C 1664 2 1 0
I 2156 virtex:IBUF 1 385 95 0 1 '
A 425 100 5 0 3 3 IOSTANDARD=LVCMOS33
C 2098 1 1 0
C 1698 1 2 0
I 1974 virtex:CB4CE 1 1240 910 0 1 '
C 1939 3 14 0
C 1945 1 3 0
C 1936 1 12 0
C 1947 2 11 0
X 10 0
X 4 0
X 13 0
C 1946 2 15 0
X 17 0
I 1798 virtex:BUFE4 1 825 190 0 1 '
C 1808 1 22 0
X 23 0
C 1810 1 20 0
C 1812 2 21 0
C 1809 2 1 0
C 1811 1 2 0
C 1769 2 4 0
X 24 0
X 25 0
I 1960 virtex:AND2B1 1 925 905 6 1 '
C 1950 2 19 0
C 1951 2 18 0
C 1952 2 20 0
I 1975 virtex:OR3 1 1060 815 0 1 '
C 1939 1 5 0
C 1952 1 3 0
C 1949 2 4 0
C 1948 2 2 0
N 1752
J 1410 205 1
J 1440 205 2
S 1 2
L 1415 205 10 0 3 0 1 0 TP1
N 2121
J 1440 225 2
J 1410 225 1
S 2 1
L 1415 225 10 0 3 0 1 0 TP0
I 2023 virtex:OPAD 1 1195 700 0 1 '
C 2022 2 1 0
I 1674 virtex:FDP 1 1150 375 0 1 '
C 1673 1 3 0
C 1678 1 14 0
C 1679 1 1 0
C 1665 1 4 0
I 1668 virtex:FDP 1 1305 375 0 1 '
A 1410 425 10 0 3 1 IOB=TRUE
C 1669 1 4 0
C 1665 2 1 0
C 1667 2 14 0
C 1666 2 3 0
N 2175
J 1510 130 2
J 1540 130 2
S 1 2
L 1515 130 10 0 3 0 1 0 TP_1
N 1673
J 1150 415 2
J 1130 415 1
S 2 1
L 1135 415 10 0 3 0 1 0 CLK
I 1977 virtex:FDC 1 900 910 0 1 '
C 1943 2 4 0
C 1942 1 1 0
C 1953 2 6 0
C 1954 2 3 0
N 2034
J 985 700 1
J 1020 700 2
S 1 2
L 995 700 14 0 3 0 1 0 WE
N 2048
J 1400 760 2
J 1365 760 1
S 2 1
L 1375 760 14 0 3 0 1 0 WE
I 2037 OUT_UNIT 1 1400 550 0 1 '
C 2341 1 71 0
C 2050 2 28 0
C 2038 4 47 0
X 66 0
C 2051 2 49 0
C 2036 2 62 0
C 2049 1 33 0
C 2052 2 44 0
C 2053 2 42 0
C 2048 1 31 0
C 2055 2 43 0
C 2054 1 41 0
C 2077 2 30 0
C 2080 1 60 0
C 2079 2 67 0
C 2130 1 45 0
C 2046 2 68 0
C 2128 2 69 0
C 2044 1 70 0
I 2017 virtex:OPAD 1 1195 715 0 1 '
C 2021 1 1 0
I 1672 virtex:OPAD 1 1580 445 0 1 '
A 1530 445 10 0 3 1 TNM=OUTDAT
C 1671 1 1 0
N 2071
J 435 605 7
J 570 605 8
B 1 2
A 440 590 10 0 3 1 MAXDELAY=5NS
L 435 612 20 0 3 0 1 0 TX[17:0]
N 2083
J 720 525 2
J 765 525 1
S 1 2
L 710 525 12 0 3 0 1 0 GB_RXER
I 2294 virtex:OBUF 1 1440 290 0 1 '
A 1480 295 5 0 3 3 IOSTANDARD=LVCMOS33
C 1621 1 2 0
C 1619 1 1 0
I 2295 virtex:OBUF 1 1440 270 0 1 '
A 1480 275 5 0 3 3 IOSTANDARD=LVCMOS33
C 1626 2 2 0
C 1624 2 1 0
I 2296 virtex:OBUF 1 1440 250 0 1 '
A 1480 255 5 0 3 3 IOSTANDARD=LVCMOS33
C 1629 1 1 0
C 1631 1 2 0
I 2297 virtex:OBUF 1 1440 175 0 1 '
A 1480 180 5 0 3 3 IOSTANDARD=LVCMOS33
C 2311 2 2 0
C 1745 1 1 0
I 2218 virtex:OBUF 1 1440 100 0 1 '
A 1480 105 5 0 3 3 IOSTANDARD=LVCMOS33
C 2220 1 2 0
C 2180 2 1 0
I 1641 virtex:IBUF 1 280 780 0 1 '
A 320 785 5 0 3 3 IOSTANDARD=LVCMOS33
C 1646 2 1 0
C 1633 2 2 0
I 2223 virtex:OBUF 1 1440 120 0 1 '
A 1480 125 5 0 3 3 IOSTANDARD=LVCMOS33
C 2175 1 1 0
C 2308 1 2 0
I 2291 virtex:OBUF 1 1440 350 0 1 '
A 1480 355 5 0 3 3 IOSTANDARD=LVCMOS33
C 1612 2 2 0
C 1601 2 1 0
N 2138
J 1210 265 1
J 1175 265 2
S 2 1
L 1170 265 18 0 3 0 1 0 TP0
I 2300 virtex:OBUF 1 1440 155 0 1 '
A 1480 160 5 0 3 3 IOSTANDARD=LVCMOS33
C 1749 2 1 0
C 2235 1 2 0
N 1745
J 1510 185 2
J 1540 185 2
S 1 2
L 1515 185 10 0 3 0 1 0 TP_11
N 2182
J 1510 90 1
J 1540 90 2
S 1 2
L 1515 90 10 0 3 0 1 0 TP_9
N 2308
J 1440 130 2
J 1400 130 1
S 2 1
L 1405 130 14 0 3 0 1 0 CLK
N 2235
J 1440 165 2
J 1410 165 1
S 2 1
L 1415 165 10 0 3 0 1 0 TP3
N 1797
J 1210 205 1
J 1175 205 2
S 2 1
L 1170 205 18 0 3 0 1 0 TP3
N 2184
J 1210 135 1
J 1175 135 2
S 2 1
L 1170 135 18 0 3 0 1 0 TP5
N 2220
J 1440 110 2
J 1410 110 1
S 2 1
L 1415 110 10 0 3 0 1 0 TP5
N 2225
J 485 450 1
J 455 450 2
S 2 1
L 450 450 10 0 3 0 1 0 TP_9
N 2211
J 205 370 1
J 235 370 2
S 1 2
L 215 370 14 0 3 0 1 0 2CLK
N 2199
J 305 370 2
J 335 370 2
S 1 2
L 315 370 14 0 3 0 1 1 2CLK
N 2209
J 335 390 2
J 305 390 1
S 2 1
L 315 390 14 0 3 0 1 0 2CLK
N 2004
J 220 195 1
J 285 195 2
S 1 2
L 225 195 14 0 3 0 1 0 DAQ_WAIT
N 1996
J 470 215 2
J 405 215 2
S 2 1
L 395 215 14 0 3 0 1 0 DAQ_OVFL
N 1999
J 95 225 1
J 160 225 2
S 1 2
L 100 225 14 0 3 0 1 0 DAQ_OVFL
I 1594 IPAD1PD 1 150 850 0 1 '
C 1596 2 1 0
I 2155 virtex:IBUF 1 280 850 0 1 '
A 320 855 5 0 3 3 IOSTANDARD=LVCMOS33
C 1596 1 2 0
C 1900 5 1 0
I 1593 IPAD1PU 1 150 830 0 1 '
C 1595 2 1 0
I 2147 IBUF_INV_33 1 280 830 0 1 '
C 1590 1 1 0
C 1595 1 2 0
N 2261
J 440 925 2
J 340 925 2
S 2 1
L 350 925 14 0 3 0 1 0 DCC_LNK_RDY
N 2260
J 440 945 2
J 340 945 2
S 2 1
L 350 945 14 0 3 0 1 0 DCC_STOPDAT
I 1986 virtex:OR2 1 765 890 0 1 '
C 1961 2 7 0
C 1962 2 9 0
C 1953 1 10 0
N 1590
J 350 840 2
J 440 840 2
S 1 2
L 375 840 14 0 3 0 1 0 LFF
I 2279 IPAD1PU 1 150 935 0 1 '
C 2280 2 1 0
I 2307 IPAD1PD 1 150 915 0 1 '
C 2269 1 1 0
I 2306 IBUF_INV_33 1 270 935 0 1 '
C 2280 1 2 0
C 2260 2 1 0
I 2264 virtex:IBUF 1 270 915 0 1 '
A 310 920 5 0 3 3 IOSTANDARD=LVCMOS33
C 2269 2 2 0
C 2261 2 1 0
N 1900
J 440 885 2
J 430 885 3
J 440 860 2
J 430 860 5
J 350 860 2
S 2 1
S 4 2
S 4 3
S 5 4
L 330 860 14 0 3 0 1 0 SLINK_READY
I 2338 virtex2p:AND4B2 1 440 865 0 1 '
C 2335 2 6 0
C 2260 1 1 0
C 2261 1 3 0
C 2348 2 4 0
C 1900 1 5 0
I 2013 OUT_UNIT 1 1020 490 0 1 '
C 2340 2 71 0
C 2014 2 70 0
C 2125 1 69 0
C 2027 1 68 0
C 2132 2 45 0
C 2078 1 67 0
C 2081 2 60 0
C 2076 1 30 0
C 2021 2 41 0
C 2022 1 43 0
C 2034 2 31 0
C 2018 2 42 0
C 2020 2 44 0
C 2029 2 33 0
C 2035 1 62 0
C 2025 2 49 0
X 66 0
C 2032 3 47 0
C 2015 1 28 0
N 2340
J 950 680 1
J 1020 680 2
S 1 2
L 955 680 14 0 3 0 1 1 DLL_LOCK2
N 2342
J 570 580 2
J 500 580 1
S 2 1
L 505 580 14 0 3 0 1 1 DLL_LOCK3
N 2347
J 320 890 1
J 240 890 1
S 2 1
L 250 890 14 0 3 0 1 0 MODE7
I 2063 virtex2p:IPAD 1 435 650 0 1 '
C 2065 1 1 0
I 2064 virtex2p:IPAD 1 435 635 0 1 '
C 2062 1 1 0
I 2056 OUT_GBE 1 570 370 0 1 '
A 585 360 10 0 3 1 LOC=SLICE_X0Y0:SLICE_X33Y39
C 2342 1 70 0
C 2059 2 45 0
C 2082 2 67 0
C 2083 1 60 0
C 2075 2 30 0
C 2069 1 41 0
C 2066 1 43 0
C 2065 2 42 0
C 2062 2 44 0
C 2074 2 33 0
C 2318 1 62 0
C 2070 1 49 0
X 66 0
C 2071 2 47 0
C 2058 1 28 0
I 2068 virtex:OPAD 1 765 580 0 1 '
C 2066 2 1 0
I 2067 virtex:OPAD 1 765 595 0 1 '
C 2069 2 1 0
I 2319 virtex:OR2 1 600 730 0 1 '
C 2322 1 10 0
C 2321 1 9 0
C 2320 2 7 0
N 2032
J 810 680 7
J 885 680 9
J 1020 725 8
J 885 725 9
B 2 4
B 4 3
L 845 732 20 0 3 0 1 0 DO[63:32]
B 1 2
L 810 687 20 0 3 0 1 0 DO[65:0]
I 2349 virtex2p:AND3B1 1 440 800 0 1 '
C 2356 1 7 0
C 1900 3 1 0
C 1590 2 2 0
C 2350 1 3 0
N 2348
J 350 905 1
J 440 905 2
S 1 2
L 360 905 14 0 3 0 1 1 SLINK_WT_EN
I 2210 virtex2p:INV 1 235 360 0 1 '
C 2199 1 1 0
C 2211 2 2 0
I 2205 virtex:VCC 1 315 390 1 1 '
C 2204 2 2 0
I 2201 virtex:VCC 1 315 430 1 1 '
C 2202 1 2 0
I 2208 virtex:GND 1 285 450 3 1 '
C 2200 2 4 0
I 2304 OFDDRCPE_33 1 335 330 0 1 '
C 2209 1 10 0
C 2204 1 2 0
C 2202 2 1 0
C 2225 2 4 0
C 2206 1 7 0
C 2198 1 6 0
C 2200 1 8 0
C 2199 2 11 0
I 1680 virtex:FDP 1 65 440 0 1 '
A 170 490 10 0 3 1 IOB=TRUE
C 1686 1 3 0
C 1685 1 14 0
C 1681 2 1 0
C 1687 2 4 0
I 1684 virtex:OBUF 1 210 510 0 1 '
A 240 525 5 0 3 3 IOSTANDARD=LVCMOS33
C 1683 1 1 0
C 1687 1 2 0
I 1682 virtex:OPAD 1 340 510 0 1 '
A 290 510 10 0 3 1 TNM=OUTDAT
C 1683 2 1 0
I 2351 IPAD1PD 1 545 1025 0 1 '
C 2343 1 1 0
I 2346 virtex:IBUF 1 710 1025 0 1 '
A 750 1030 5 0 3 3 IOSTANDARD=LVCMOS33
C 2343 2 2 0
C 2344 2 1 0
T 696 38 20 0 3 DDU Bit Test Control
Q 11 0 0
T 1540 630 20 0 3 Rx Status?
Q 11 0 0
T 1540 645 20 0 3 ...monitor
Q 11 0 0
T 1550 660 20 0 3 Rx Data
Q 11 0 0
T 1540 675 20 0 3 Loadless
Q 11 0 0
T 696 18 20 0 3 DDU Controller Logic
Q 11 0 0
T 696 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1295 35 25 0 3 1
Q 11 0 0
T 1149 30 25 0 3 JRG
Q 11 0 0
T 1550 370 20 0 3 FED Kit Reset?
Q 11 0 0
T 1645 25 25 0 7 2E
Q 11 0 0
T 1535 30 25 0 3 D785C
Q 11 0 0
T 265 105 10 0 8 Push Button Reset
Q 14 0 0
T 265 85 10 0 8 VME System Reset
Q 14 0 0
T 1160 620 20 0 3 Loadless
Q 11 0 0
T 1170 605 20 0 3 Rx Data
Q 11 0 0
T 1160 590 20 0 3 ...monitor
Q 11 0 0
T 1160 575 20 0 3 Rx Status?
Q 11 0 0
T 395 645 80 0 3 }
Q 11 0 0
T 430 670 20 0 3 N.L.
Q 11 0 0
T 395 730 80 0 3 }
Q 11 0 0
T 430 755 20 0 3 N.L.
Q 11 0 0
T 425 1040 20 0 3 N.L.
Q 11 0 0
T 390 1015 80 0 3 }
Q 11 0 0
T 1615 695 70 0 3 }
Q 11 0 0
T 1645 710 20 0 3 N.L.
Q 11 0 0
T 1235 635 70 0 3 }
Q 11 0 0
T 1265 650 20 0 3 N.L.
Q 11 0 0
T 140 850 20 0 9 S-Link Ready
Q 11 0 0
T 140 830 20 0 9 S-Link ~Full
Q 11 0 0
T 140 920 20 0 9 now is DCC
Q 11 0 0
T 145 935 20 0 9 Was like SLINK,
Q 11 0 0
T 20 975 24 0 3 DCC FULL is no use; better for DCC to send "FPGA ProgramDone/Rea
+ dy" signal,
Q 13 0 0
T 140 905 20 0 9 ~FF or ~PAF?
Q 11 0 0
T 455 570 20 0 9 Try MaxDelay=5ns here?
Q 13 0 0
T 815 535 20 0 3 N.L.
Q 11 0 0
T 785 520 60 0 3 }
Q 11 0 0
T 720 490 20 0 3 Rx Data
Q 11 0 0
T 710 505 20 0 3 Loadless
Q 11 0 0
T 710 475 20 0 3 ...monitor
Q 11 0 0
T 710 460 20 0 3 Rx Status?
Q 11 0 0
T 20 955 24 0 3 then DDU Stops on DCC ~PAF signal.
Q 13 0 0
T 655 1020 14 0 3 "VME4"
Q 11 0 0
T 430 1060 24 0 3 SLINK_WT_EN enables DCC/SLINK_WAIT and CFEB_DAVLCT checking fr
+ om DMB
Q 13 0 0
U 1350 0 20 0 9 3 @DATETIME=7-14-2005_17:18
U 1530 0 20 0 9 3 @NAME=TESTCTRL
U 1550 0 20 0 3 3 @SHEET=6
I 2207 virtex:GND 1 280 500 3 1 '
C 2206 2 4 0
I 2355 virtex:GND 1 520 890 3 1 '
C 2332 2 4 0
N 2335
J 565 915 1
J 520 915 2
S 2 1
L 505 915 14 0 3 0 1 0 DCC_WAIT
N 2332
J 645 870 1
J 560 870 2
S 2 1
L 550 870 14 0 3 0 1 0 DAQ_WAIT
E
