#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 13 16:25:21 2023
# Process ID: 7848
# Current directory: C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1
# Command line: vivado.exe -log procsys_BlackBoxJam_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source procsys_BlackBoxJam_0_0.tcl
# Log file: C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.vds
# Journal file: C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1\vivado.jou
# Running On: DANIELELLER57FA, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 6422 MB
#-----------------------------------------------------------
source procsys_BlackBoxJam_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.285 ; gain = 58.148
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/hls-syn/cnvW1A1-pynqZ1-Z2/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: procsys_BlackBoxJam_0_0
Command: synth_design -top procsys_BlackBoxJam_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4080
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'data_valid', assumed default net type 'wire' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:2236]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.703 ; gain = 444.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'procsys_BlackBoxJam_0_0' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/synth/procsys_BlackBoxJam_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbnm' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbnm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbnm_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbnm.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbnm_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbnm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbnm_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbnm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbnm' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbnm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresbom' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbom.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresbom_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbom.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thresbom_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresbom_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresbom' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbom.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbpm' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbpm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbpm_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbpm.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbpm_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbpm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbpm_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbpm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbpm' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbpm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresbqm' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbqm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresbqm_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbqm.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thresbqm_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbqm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresbqm_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbqm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresbqm' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresbqm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbrm' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbrm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbrm_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbrm.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbrm_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbrm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbrm_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbrm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbrm' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbrm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbtn' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbtn.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbtn_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbtn.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbtn_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbtn.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbtn_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbtn.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbtn' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbtn.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbJp' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbJp.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighbJp_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbJp.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighbJp_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbJp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbJp_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbJp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighbJp' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighbJp.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcfu' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcfu.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcfu_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcfu.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighcfu_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcfu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcfu_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcfu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcfu' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcfu.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcvx' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcvx.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcvx_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcvx.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighcvx_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcvx.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcvx_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcvx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcvx' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcvx.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcLz' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcLz.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcLz_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcLz.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighcLz_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcLz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcLz_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcLz.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcLz' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcLz.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcPA' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcPA.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_weighcPA_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcPA.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_weighcPA_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcPA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcPA_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcPA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_weighcPA' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_weighcPA.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_threscTB' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_threscTB.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_threscTB_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_threscTB.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_threscTB_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_threscTB.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_threscTB_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_threscTB.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_threscTB' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_threscTB.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresc9D' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresc9D.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresc9D_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresc9D.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thresc9D_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresc9D.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresc9D_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresc9D.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresc9D' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresc9D.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresdFJ' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresdFJ.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresdFJ_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresdFJ.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thresdFJ_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresdFJ.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresdFJ_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresdFJ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresdFJ' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresdFJ.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresebO' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresebO.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_thresebO_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresebO.v:9]
INFO: [Synth 8-3876] $readmem data file './BlackBoxJam_thresebO_ram.dat' is read successfully [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresebO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresebO_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresebO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_thresebO' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_thresebO.v:49]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_control_s_axi' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_control_s_axi.v:262]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_control_s_axi' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_throttl' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:708]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_throttl' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_write' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized0' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:527]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_write' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_read' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:900]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer__parameterized0' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:527]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_buffer__parameterized0' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice__parameterized0' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi_read' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_hostmem_m_axi' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_entry33612' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_entry33612.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_entry33612' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_entry33612.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_Batch' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_Batch' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Mem2Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_4' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_4' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_12' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_12.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_12.v:473]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_12' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGbkb' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGbkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGbkb_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGbkb_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGbkb' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGbkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mux_4fYi' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_4fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mux_4fYi' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_4fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:1041]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_4' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3g8j' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3g8j_MulnS_0' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3g8j_MulnS_0' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3g8j' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:39]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_4' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_4' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mux_9hbi' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_9hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mux_9hbi' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_9hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1859]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1863]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1889]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1891]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_4' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_13' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3ibs' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3ibs_MulnS_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3ibs_MulnS_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3ibs' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ibs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_13' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3jbC' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3jbC_MulnS_2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3jbC_MulnS_2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3jbC' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_1.v:524]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGkbM' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGkbM.v:54]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGkbM_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGkbM_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGkbM' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGkbM.v:54]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3ocq' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3ocq_MulnS_3' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3ocq_MulnS_3' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3ocq' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mux_4pcA' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_4pcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mux_4pcA' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_4pcA.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:1033]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_3' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_3' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mux_1qcK' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_1qcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mux_1qcK' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_1qcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_6' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_6' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_Bat' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_Bat.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_rcU' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_rcU.v:62]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_rcU_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_rcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_rcU_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_rcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_rcU' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_rcU.v:62]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_Bat' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_Bat.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3sc4' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3sc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3sc4_MulnS_4' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3sc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3sc4_MulnS_4' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3sc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3sc4' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3sc4.v:39]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGtde' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGtde.v:54]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGtde_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGtde_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGtde' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGtde.v:54]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3xdS' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3xdS_MulnS_5' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3xdS_MulnS_5' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3xdS' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_15' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_15' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_17' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_17' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_5' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGyd2' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGyd2.v:54]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGyd2_ram' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGyd2_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGyd2' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGyd2.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_5' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_1' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3CeG' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'BlackBoxJam_mul_3CeG_MulnS_6' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3CeG_MulnS_6' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mul_3CeG' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:39]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_1' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_8' [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'BlackBoxJam_mux_3DeQ' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mux_3DeQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_8' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_14' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_Ee0_ram' (0#1) [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingMaxPool_Ee0.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:2064]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_hostmem_m_axi.v:1248]
WARNING: [Synth 8-6014] Unused sequential element DoCompute_entry33612_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8292]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_1_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8300]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_2_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8308]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_3_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8316]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_4_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8324]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_5_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8332]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_6_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8340]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_7_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8348]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_8_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8356]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8364]
WARNING: [Synth 8-6014] Unused sequential element Mem2Stream_Batch_U0_ap_ready_count_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute.v:8372]
WARNING: [Synth 8-7129] Port targetMem[31] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[30] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[29] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[28] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[27] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[26] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[25] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[24] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[23] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[22] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[21] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[20] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[19] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[18] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[17] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[16] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[15] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[14] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[13] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[12] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[11] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[10] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[9] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[8] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[7] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[6] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetMem[5] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[31] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[30] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[29] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[28] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[27] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[26] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[25] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[24] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[23] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[22] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[21] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[20] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[19] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[18] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[17] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[16] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port targetInd[15] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[63] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[62] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[61] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[60] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[59] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[58] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[57] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[56] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[55] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[54] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[53] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[52] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[51] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[50] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[49] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[48] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[47] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[46] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[45] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[44] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[43] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[42] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[41] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[40] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[39] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[38] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[37] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[36] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[35] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[34] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[33] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port val_V[32] in module DoMemInit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module fifo_w256_d1_A_shiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_ARREADY in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RVALID in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[63] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[62] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[61] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[60] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[59] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[58] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[57] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[56] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[55] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[54] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[53] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[52] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[51] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[50] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[49] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[48] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[47] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[46] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[45] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[44] in module Stream2Mem_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_out_V_RDATA[43] in module Stream2Mem_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1997.570 ; gain = 1162.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1997.570 ; gain = 1162.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 1997.570 ; gain = 1162.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2007.438 ; gain = 1.355
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/constraints/BlackBoxJam_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2393.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.051 ; gain = 31.496
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:51 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'BlackBoxJam_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'BlackBoxJam_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BlackBoxJam_hostmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BlackBoxJam_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_382_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:581]
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1012_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_2.v:519]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_3358_pp0_iter2_reg_reg' and it is trimmed from '32' to '2' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1049]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_3358_pp0_iter1_reg_reg' and it is trimmed from '32' to '2' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_3358_reg' and it is trimmed from '32' to '2' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1196]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1036_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:561]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_i_reg_1002_reg' and it is trimmed from '31' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'count_simd_6_load_reg_992_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:552]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_378_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene.v:625]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_35657_pp0_iter3_reg_reg' and it is trimmed from '32' to '1' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:8560]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_35657_pp0_iter2_reg_reg' and it is trimmed from '32' to '1' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:8559]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_35657_pp0_iter1_reg_reg' and it is trimmed from '32' to '1' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:10123]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_35657_reg' and it is trimmed from '32' to '1' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:10138]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1036_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:561]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_93_i_reg_1002_reg' and it is trimmed from '31' to '4' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'count_simd_5_load_reg_992_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:552]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_378_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_1.v:625]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18361_pp0_iter3_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:4496]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18361_pp0_iter2_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:4495]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18361_pp0_iter1_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:5291]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18361_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:5306]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1034_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:561]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_167_i_reg_1000_reg' and it is trimmed from '30' to '4' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:553]
WARNING: [Synth 8-3936] Found unconnected internal register 'count_simd_1_load_reg_990_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:552]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_376_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_5.v:625]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18795_pp0_iter3_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:4550]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18795_pp0_iter2_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:4549]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18795_pp0_iter1_reg_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:5345]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18795_reg' and it is trimmed from '32' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:5360]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1047_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_4.v:541]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_148_i_reg_1013_reg' and it is trimmed from '30' to '3' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_4.v:533]
WARNING: [Synth 8-3936] Found unconnected internal register 'count_simd_2_load_reg_1003_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_4.v:532]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_378_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_4.v:605]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5825_pp0_iter3_reg_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_7.v:1502]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5825_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_7.v:1501]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5825_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_7.v:1721]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5825_reg' and it is trimmed from '32' to '6' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_7.v:1736]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1052_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_3.v:542]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_i_reg_1019_reg' and it is trimmed from '29' to '2' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_3.v:534]
WARNING: [Synth 8-3936] Found unconnected internal register 'count_simd_3_load_reg_1009_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_3.v:533]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_380_reg' and it is trimmed from '32' to '5' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/ConvolutionInputGene_3.v:606]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'BlackBoxJam_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'BlackBoxJam_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BlackBoxJam_hostmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BlackBoxJam_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "StreamingMaxPool_rcU_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "StreamingMaxPool_Ee0_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:02:38 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   62 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   46 Bit       Adders := 1     
	   3 Input   41 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 103   
	   3 Input   32 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 16    
	   6 Input   16 Bit       Adders := 69    
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 21    
	   2 Input    6 Bit       Adders := 19    
	   4 Input    5 Bit       Adders := 69    
	   2 Input    5 Bit       Adders := 18    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 83    
	   4 Input    3 Bit       Adders := 414   
	   3 Input    3 Bit       Adders := 70    
	   2 Input    3 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 139   
	   3 Input    2 Bit       Adders := 77    
+---XORs : 
	   3 Input      1 Bit         XORs := 2220  
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              256 Bit    Registers := 6     
	              255 Bit    Registers := 1     
	              252 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	              192 Bit    Registers := 4     
	              168 Bit    Registers := 1     
	              128 Bit    Registers := 17    
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 8     
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 43    
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 9     
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 4     
	               44 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 495   
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 88    
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 300   
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 33    
	                8 Bit    Registers := 97    
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 41    
	                5 Bit    Registers := 109   
	                4 Bit    Registers := 180   
	                3 Bit    Registers := 615   
	                2 Bit    Registers := 184   
	                1 Bit    Registers := 4057  
+---Multipliers : 
	              15x32  Multipliers := 1     
	               9x32  Multipliers := 2     
	              12x32  Multipliers := 3     
	              14x32  Multipliers := 1     
	              13x32  Multipliers := 4     
	              11x32  Multipliers := 1     
+---RAMs : 
	             576K Bit	(18432 X 32 bit)          RAMs := 1     
	             256K Bit	(32768 X 8 bit)          RAMs := 1     
	             128K Bit	(32768 X 4 bit)          RAMs := 1     
	              72K Bit	(2304 X 32 bit)          RAMs := 4     
	              18K Bit	(256 X 72 bit)          RAMs := 1     
	              16K Bit	(128 X 128 bit)          RAMs := 1     
	              16K Bit	(256 X 67 bit)          RAMs := 1     
	              10K Bit	(81 X 128 bit)          RAMs := 1     
	               9K Bit	(288 X 32 bit)          RAMs := 16    
	               8K Bit	(128 X 64 bit)          RAMs := 3     
	               8K Bit	(512 X 16 bit)          RAMs := 2     
	               8K Bit	(8192 X 1 bit)          RAMs := 4     
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               4K Bit	(144 X 32 bit)          RAMs := 16    
	               3K Bit	(128 X 24 bit)          RAMs := 1     
	               2K Bit	(38 X 61 bit)          RAMs := 1     
	               1K Bit	(60 X 32 bit)          RAMs := 4     
	               1K Bit	(48 X 32 bit)          RAMs := 4     
	               1K Bit	(36 X 32 bit)          RAMs := 32    
	             1024 Bit	(64 X 16 bit)          RAMs := 4     
	              896 Bit	(14 X 64 bit)          RAMs := 1     
	              896 Bit	(28 X 32 bit)          RAMs := 4     
	              768 Bit	(24 X 32 bit)          RAMs := 4     
	              768 Bit	(32 X 24 bit)          RAMs := 4     
	              640 Bit	(20 X 32 bit)          RAMs := 4     
	              640 Bit	(5 X 128 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 3     
	   2 Input  168 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 9     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 26    
	   2 Input   63 Bit        Muxes := 3     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 278   
	   2 Input   24 Bit        Muxes := 47    
	   2 Input   16 Bit        Muxes := 142   
	   2 Input   15 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	  11 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 72    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 110   
	   9 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 15    
	   3 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 67    
	   2 Input    5 Bit        Muxes := 35    
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 10    
	   5 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 98    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 13    
	   2 Input    3 Bit        Muxes := 75    
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 120   
	   3 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1714  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_loc_read_reg_3282_reg' and it is trimmed from '32' to '30' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_4.v:1273]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_loc_read_reg_18738_reg' and it is trimmed from '32' to '27' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_8.v:5408]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_loc_read_reg_35584_reg' and it is trimmed from '32' to '30' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa.v:10353]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/\tmp_i_i_reg_35590_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/\tmp_i_i_reg_35590_reg[1] )
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[3]' (FD) to 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[4]' (FD) to 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[0]' (FD) to 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[1]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[1]' (FD) to 'Matrix_Vector_Activa_8_U0/tmp_i_i_reg_18744_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_18744_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/ap_done_reg_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_loc_read_reg_18304_reg' and it is trimmed from '32' to '28' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_1.v:5354]
INFO: [Synth 8-3886] merging instance 'tmp_i_i_reg_18310_reg[3]' (FD) to 'tmp_i_i_reg_18310_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_i_i_reg_18310_reg[0]' (FD) to 'tmp_i_i_reg_18310_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_i_i_reg_18310_reg[1]' (FD) to 'tmp_i_i_reg_18310_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_i_i_reg_18310_reg[2] )
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_195_reg' and it is trimmed from '32' to '29' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_8.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_loc_read_reg_5780_reg' and it is trimmed from '32' to '24' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_7.v:1772]
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_196_reg' and it is trimmed from '32' to '26' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_5.v:213]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_5_U0/\totalIters_reg_202_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_7_U0/\tmp_i_i_reg_5786_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_8_U0/\totalIters_reg_201_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_11_U0/\tmp_reg_182_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_7_U0/\tmp_reg_183_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_7_U0/ap_done_reg_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_194_reg' and it is trimmed from '32' to '25' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_15.v:213]
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_195_reg' and it is trimmed from '32' to '26' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/StreamingDataWidthCo_17.v:255]
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[0]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[1]'
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[1]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[2]'
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[2]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[3]'
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[3]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[4]'
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[4]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[5]'
INFO: [Synth 8-3886] merging instance 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[5]' (FD) to 'Mem2Stream_Batch_U0/tmp_15_i_i_i_reg_187_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[6] )
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[6]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[3]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[4]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[5]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[0]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[1]' (FD) to 'StreamingDataWidthCo_4_U0/totalIters_reg_202_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_202_reg[2] )
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[9]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[6]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[7]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[8]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[3]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[4]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[5]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[0]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[1]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[1]' (FD) to 'StreamingDataWidthCo_12_U0/tmp_reg_183_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_183_reg[2] )
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[6]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[7]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[8]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[3]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[4]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[5]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[0]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[1]' (FD) to 'StreamingDataWidthCo_10_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_10_U0/\tmp_reg_182_reg[2] )
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[6]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[7]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[8]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[3]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[4]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[5]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[0]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[1]' (FD) to 'StreamingDataWidthCo_3_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_3_U0/\tmp_reg_181_reg[2] )
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[12]' (FD) to 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[11]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[9]' (FD) to 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[11]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[10]' (FD) to 'Matrix_Vector_Activa_2_U0/tmp_1336_reg_12811_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_201_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_200_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stream2Mem_Batch_U0/\tmp_14_reg_161_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/ap_done_reg_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'reps_read_reg_3409_reg' and it is trimmed from '32' to '21' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/Matrix_Vector_Activa_6.v:953]
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:31]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3971] The signal "StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingMaxPool_Bat_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[12]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[14]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[13]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[14]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[14]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[11]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[9]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[11]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[10]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[11]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[11]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[6]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[7]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[8]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[5]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[3]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[5]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[4]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[5]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[5]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[2]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[0]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[2]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[1]' (FD) to 'Matrix_Vector_Activa_3_U0/tmp_1317_reg_2195_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_3_U0/\tmp_1317_reg_2195_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_181_reg[3]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_181_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_181_reg[4]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_181_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_181_reg[5]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_181_reg[0]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_U0/tmp_reg_181_reg[1]' (FD) to 'StreamingDataWidthCo_U0/tmp_reg_181_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_U0/\tmp_reg_181_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[6]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[7]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[8]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[8]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[3]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[4]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[5]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[5]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[0]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3886] merging instance 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[1]' (FD) to 'StreamingDataWidthCo_9_U0/tmp_reg_182_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_9_U0/\tmp_reg_182_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_9_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[12]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[13]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[14]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[9]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[10]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[11]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[6]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[7]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[8]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[3]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[4]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[5]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[0]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[1]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[1]' (FD) to 'Matrix_Vector_Activa_5_U0/tmp_1254_reg_2028_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_5_U0/\tmp_1254_reg_2028_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_16_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[6]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[5]'
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[3]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[5]'
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[4]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[5]'
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[5]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[2]'
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[0]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[2]'
INFO: [Synth 8-3886] merging instance 'ConvolutionInputGene_4_U0/bound_reg_971_reg[1]' (FD) to 'ConvolutionInputGene_4_U0/bound_reg_971_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_4_U0/\bound_reg_971_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[9]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[10]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[10]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[6]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[7]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[8]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[8]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[5]'
INFO: [Synth 8-3886] merging instance 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[3]' (FD) to 'Matrix_Vector_Activa_6_U0/tmp_i_reg_3415_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_6_U0/\tmp_i_reg_3415_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_3_U0/\bound_reg_977_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_14_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[47]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[46]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[45]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[44]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[43]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[42]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[41]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[40]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[39]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[38]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[37]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[36]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[35]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[34]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[33]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[32]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[31]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[30]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[29]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[28]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[27]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[26]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[25]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[24]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[23]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[22]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[21]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[20]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[19]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[18]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3CeG_U306/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg[17]) is unused and will be removed from module StreamingDataWidthCo_16.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module StreamingDataWidthCo_14.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3g8j_U294/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module StreamingDataWidthCo_14.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ibs.v:31]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3ocq.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3ocq_U93/BlackBoxJam_mul_3ocq_MulnS_3_U/buff2_reg.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3jbC.v:31]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3jbC_U174/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3sc4.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3sc4_U186/BlackBoxJam_mul_3sc4_MulnS_4_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U246/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_53_reg' and it is trimmed from '32' to '28' bits. [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/DoCompute_Block_pro_2.v:93]
WARNING: [Synth 8-6014] Unused sequential element BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3xdS.v:31]
DSP Report: Generating DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/a_reg0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff0_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: register BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff1_reg is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
DSP Report: operator BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/tmp_product is absorbed into DSP BlackBoxJam_mul_3xdS_U192/BlackBoxJam_mul_3xdS_MulnS_5_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:31]
WARNING: [Synth 8-6014] Unused sequential element DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3g8j.v:31]
WARNING: [Synth 8-6014] Unused sequential element DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg was removed.  [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ipshared/4e48/hdl/verilog/BlackBoxJam_mul_3CeG.v:31]
DSP Report: Generating DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/a_reg0_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BlackBoxJam_mul_3g8j_U40/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/a_reg0_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BlackBoxJam_mul_3g8j_U102/BlackBoxJam_mul_3g8j_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/a_reg0_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BlackBoxJam_mul_3CeG_U253/BlackBoxJam_mul_3CeG_MulnS_6_U/buff2_reg.
INFO: [Synth 8-3971] The signal "StreamingMaxPool_Bat_U0/grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DoCompute_Block_pro_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DoCompute_Block_pro_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingMaxPool_Bat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DoCompute_Block_pro_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DoCompute_Block_pro_3_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DoCompute_Block_pro_4_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DoCompute_Block_pro_2_U0/\tmp_69_i_reg_59_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvolutionInputGene_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_13_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[41]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[40]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[39]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[38]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[37]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[36]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[35]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[34]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[33]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[32]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[31]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[30]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[29]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[28]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[27]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[26]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[25]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[24]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[23]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[22]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[21]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[20]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[19]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[18]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3ibs_U81/BlackBoxJam_mul_3ibs_MulnS_1_U/buff2_reg[17]) is unused and will be removed from module StreamingDataWidthCo_13.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[47]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[46]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[45]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[44]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[43]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[42]) is unused and will be removed from module StreamingDataWidthCo_1.
WARNING: [Synth 8-3332] Sequential element (BlackBoxJam_mul_3jbC_U87/BlackBoxJam_mul_3jbC_MulnS_2_U/buff2_reg[41]) is unused and will be removed from module StreamingDataWidthCo_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BlackBoxJam_hostmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:55 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|out_V_offset_c_U            | mem_reg                                                                 | 38 x 61(READ_FIRST)    | W |   | 38 x 61(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inter4_V_V_U                | mem_reg                                                                 | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ConvolutionInputGene_3_U0   | inputBuf_0_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_1_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_2_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_2_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_3_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|StreamingMaxPool_Bat_1_U0   | grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg | 5 x 128(WRITE_FIRST)   | W | R | 5 x 128(READ_FIRST)    | W |   | Port A and B     | 0      | 4      | 
|inter9_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inter6_V_V_U                | mem_reg                                                                 | 81 x 128(READ_FIRST)   | W |   | 81 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inter3_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inter1_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ConvolutionInputGene_U0     | inputBuf_0_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_2_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_3_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|StreamingMaxPool_Bat_U0     | grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg   | 14 x 64(NO_CHANGE)     | W |   | 14 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ConvolutionInputGene_5_U0   | inputBuf_0_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_1_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_2_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_0_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_1_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_2_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_3_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | inter0_2_V_V_U/mem_reg                                                  | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|BlackBoxJam__GC0            | weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg               | 18 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
|BlackBoxJam__GC0            | threshs5_m_threshold_U/BlackBoxJam_thresbom_ram_U/ram_reg               | 256 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg               | 32 K x 4(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | threshs6_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg               | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg               | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|BlackBoxJam__GC0            | threshs7_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg               | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_U/BlackBoxJam_weighbJp_ram_U/ram_reg               | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_1_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_2_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_3_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_4_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_5_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_6_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_7_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_8_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_9_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_10_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_11_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_12_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_13_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_14_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_15_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_16_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_17_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_18_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_19_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_20_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_21_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_22_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_23_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_24_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_25_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_26_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_27_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_28_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_29_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_30_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_31_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_U/BlackBoxJam_weighcfu_ram_U/ram_reg               | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_1_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_2_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_3_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_4_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_5_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_6_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_7_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_8_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_9_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_10_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_11_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_12_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_13_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_14_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_15_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_U/BlackBoxJam_weighcvx_ram_U/ram_reg               | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_1_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_2_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_3_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_4_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_5_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_6_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_7_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_8_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_9_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_10_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_11_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_12_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_13_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_14_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_15_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_U/BlackBoxJam_weighcLz_ram_U/ram_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_1_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_2_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_3_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_U/BlackBoxJam_weighcPA_ram_U/ram_reg               | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_1_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_2_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_3_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_3_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_2_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_1_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_U/BlackBoxJam_thresebO_ram_U/ram_reg               | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_hostmem_m_axi_U | bus_write/buff_wdata/mem_reg                                            | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|BlackBoxJam_hostmem_m_axi_U | bus_read/buff_rdata/mem_reg                                             | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name               | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives                 | 
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|inst                      | ConvolutionInputGene_2_U0/inputBuf_3_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_2_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_1_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|threshs0_m_threshold_15_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_14_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_7_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_6_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_5_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_4_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_3_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_2_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_1_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_U    | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_13_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_12_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_11_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_10_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_9_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_8_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|BlackBoxJam__GC0          | weights0_m_weights_V_U/BlackBoxJam_weighbtn_ram_U/ram_reg                   | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_1_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_2_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_3_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_4_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_5_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_6_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_7_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_8_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_9_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_10_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_11_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_12_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_13_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_14_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_15_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | threshs1_m_threshold_31_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_30_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_19_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_8_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_5_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_4_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_3_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_2_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_1_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_U/BlackBoxJam_thresc9D_ram_U/ram_reg                   | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_29_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_28_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_27_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_26_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_25_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_24_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_23_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_22_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_21_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_20_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_18_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_17_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_16_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_15_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_14_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_13_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_12_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_11_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_10_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_9_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_7_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_6_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_15_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_14_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_7_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_6_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_5_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_4_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_3_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_2_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_1_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                   | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_13_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_12_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_11_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_10_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_9_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_8_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_15_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_14_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_7_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_6_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_5_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_4_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_3_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_2_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_1_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                   | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_13_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_12_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_11_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_10_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_9_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_8_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|StreamingDataWidthCo_16 | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_16 | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | (PCIN>>17)+(A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | (A''*B2)'             | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | (PCIN>>17)+(A''*B'')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | (A''*B2)'             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | (PCIN>>17)+(A''*B'')' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | (A''*B2)'             | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | (PCIN>>17)+(A''*B'')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | (A''*B2)'             | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | (PCIN>>17)+(A''*B'')' | 15     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | (PCIN>>17)+(A''*B'')' | 16     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_1  | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_1  | (PCIN>>17)+(A''*B'')' | 16     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:04:09 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:04:56 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ConvolutionInputGene_3_U0   | inputBuf_0_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_1_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_2_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_3_U0   | inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg                       | 24 x 32(READ_FIRST)    | W |   | 24 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_2_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_4_U0   | inputBuf_3_V_U/ConvolutionInputGFfa_ram_U/ram_reg                       | 20 x 32(READ_FIRST)    | W |   | 20 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|StreamingMaxPool_Bat_1_U0   | grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg | 5 x 128(WRITE_FIRST)   | W | R | 5 x 128(READ_FIRST)    | W |   | Port A and B     | 0      | 4      | 
|inter9_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inter6_V_V_U                | mem_reg                                                                 | 81 x 128(READ_FIRST)   | W |   | 81 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inter3_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inter1_V_V_U                | mem_reg                                                                 | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ConvolutionInputGene_U0     | inputBuf_0_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_2_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_U0     | inputBuf_3_V_U/ConvolutionInputGkbM_ram_U/ram_reg                       | 60 x 32(READ_FIRST)    | W |   | 60 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|StreamingMaxPool_Bat_U0     | grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg   | 14 x 64(NO_CHANGE)     | W |   | 14 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|ConvolutionInputGene_5_U0   | inputBuf_0_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_1_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_2_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_5_U0   | inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/ram_reg                       | 48 x 32(READ_FIRST)    | W |   | 48 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_0_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_1_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_2_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ConvolutionInputGene_1_U0   | inputBuf_3_V_U/ConvolutionInputGtde_ram_U/ram_reg                       | 28 x 32(READ_FIRST)    | W |   | 28 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|out_V_offset_c_U            | mem_reg                                                                 | 38 x 61(READ_FIRST)    | W |   | 38 x 61(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inter4_V_V_U                | mem_reg                                                                 | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|inst                        | inter0_2_V_V_U/mem_reg                                                  | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|BlackBoxJam__GC0            | weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg               | 18 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
|BlackBoxJam__GC0            | threshs5_m_threshold_U/BlackBoxJam_thresbom_ram_U/ram_reg               | 256 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg               | 32 K x 4(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | threshs6_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg               | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg               | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|BlackBoxJam__GC0            | threshs7_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg               | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_U/BlackBoxJam_weighbJp_ram_U/ram_reg               | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_1_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_2_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_3_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_4_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_5_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_6_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_7_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_8_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_9_U/BlackBoxJam_weighbJp_ram_U/ram_reg             | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_10_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_11_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_12_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_13_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_14_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_15_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_16_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_17_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_18_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_19_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_20_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_21_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_22_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_23_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_24_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_25_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_26_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_27_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_28_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_29_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_30_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights1_m_weights_V_31_U/BlackBoxJam_weighbJp_ram_U/ram_reg            | 36 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_U/BlackBoxJam_weighcfu_ram_U/ram_reg               | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_1_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_2_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_3_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_4_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_5_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_6_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_7_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_8_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_9_U/BlackBoxJam_weighcfu_ram_U/ram_reg             | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_10_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_11_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_12_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_13_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_14_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights2_m_weights_V_15_U/BlackBoxJam_weighcfu_ram_U/ram_reg            | 144 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_U/BlackBoxJam_weighcvx_ram_U/ram_reg               | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_1_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_2_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_3_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_4_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_5_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_6_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_7_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_8_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_9_U/BlackBoxJam_weighcvx_ram_U/ram_reg             | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_10_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_11_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_12_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_13_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_14_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights3_m_weights_V_15_U/BlackBoxJam_weighcvx_ram_U/ram_reg            | 288 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_U/BlackBoxJam_weighcLz_ram_U/ram_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_1_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_2_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights4_m_weights_V_3_U/BlackBoxJam_weighcLz_ram_U/ram_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_U/BlackBoxJam_weighcPA_ram_U/ram_reg               | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_1_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_2_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | weights8_m_weights_V_3_U/BlackBoxJam_weighcPA_ram_U/ram_reg             | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_3_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_2_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_1_U/BlackBoxJam_thresebO_ram_U/ram_reg             | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam__GC0            | threshs4_m_threshold_U/BlackBoxJam_thresebO_ram_U/ram_reg               | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|BlackBoxJam_hostmem_m_axi_U | bus_write/buff_wdata/mem_reg                                            | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|BlackBoxJam_hostmem_m_axi_U | bus_read/buff_rdata/mem_reg                                             | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------+-------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name               | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives                 | 
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|inst                      | ConvolutionInputGene_2_U0/inputBuf_3_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_2_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_1_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|inst                      | ConvolutionInputGene_2_U0/inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/ram_reg | Implied        | 32 x 24              | RAM32M x 4                 | 
|threshs0_m_threshold_15_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_14_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_7_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_6_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_5_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_4_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_3_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_2_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_1_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_U    | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_13_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_12_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_11_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_10_U | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_9_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|threshs0_m_threshold_8_U  | BlackBoxJam_threscTB_ram_U/ram_reg                                          | User Attribute | 4 x 24               | RAM16X1S x 24              | 
|BlackBoxJam__GC0          | weights0_m_weights_V_U/BlackBoxJam_weighbtn_ram_U/ram_reg                   | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_1_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_2_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_3_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_4_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_5_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_6_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_7_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_8_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_9_U/BlackBoxJam_weighbtn_ram_U/ram_reg                 | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_10_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_11_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_12_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_13_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_14_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | weights0_m_weights_V_15_U/BlackBoxJam_weighbtn_ram_U/ram_reg                | User Attribute | 64 x 3               | RAM16X1S x 3 RAM32X1S x 3  | 
|BlackBoxJam__GC0          | threshs1_m_threshold_31_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_30_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_19_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_8_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_5_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_4_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_3_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_2_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_1_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_U/BlackBoxJam_thresc9D_ram_U/ram_reg                   | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_29_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_28_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_27_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_26_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_25_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_24_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_23_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_22_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_21_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_20_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_18_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_17_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_16_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_15_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_14_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_13_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_12_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_11_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_10_U/BlackBoxJam_thresc9D_ram_U/ram_reg                | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_9_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_7_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs1_m_threshold_6_U/BlackBoxJam_thresc9D_ram_U/ram_reg                 | User Attribute | 2 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_15_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_14_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_7_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_6_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_5_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_4_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_3_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_2_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_1_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                   | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_13_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_12_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_11_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_10_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_9_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs2_m_threshold_8_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_15_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_14_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_7_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_6_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_5_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_4_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_3_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_2_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_1_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                   | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_13_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_12_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_11_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_10_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_9_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
|BlackBoxJam__GC0          | threshs3_m_threshold_8_U/BlackBoxJam_thresdFJ_ram_U/ram_reg                 | User Attribute | 8 x 16               | RAM16X1S x 16              | 
+--------------------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_0_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_1_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_2_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_2_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_3_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/inter9_V_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/inter6_V_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_5/grp_DoCompute_fu_466/inter6_V_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/grp_DoCompute_fu_466/out_V_offset_c_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/grp_DoCompute_fu_466/inter4_V_V_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/grp_DoCompute_fu_466/inter0_2_V_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/BlackBoxJam_weighbnm_ram_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/threshs5_m_threshold_U/BlackBoxJam_thresbom_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights6_m_weights_V_U/BlackBoxJam_weighbpm_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/threshs6_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/BlackBoxJam_weighbrm_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/threshs7_m_threshold_U/BlackBoxJam_thresbqm_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_1_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_1_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_2_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_2_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_3_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_3_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_4_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_4_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_5_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_5_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_6_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_6_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_7_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_7_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_8_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_8_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_9_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_9_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_10_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_10_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_11_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_11_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_12_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_12_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_13_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_13_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_14_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_14_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_15_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_15_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_16_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_10_0/weights1_m_weights_V_16_U/BlackBoxJam_weighbJp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:05:34 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:21 ; elapsed = 00:05:57 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:21 ; elapsed = 00:05:58 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:29 ; elapsed = 00:06:07 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:29 ; elapsed = 00:06:07 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:31 ; elapsed = 00:06:10 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:32 ; elapsed = 00:06:10 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_21_i_i_reg_18357_pp0_iter4_reg_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_20_i_i_reg_18337_pp0_iter4_reg_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_0_28_i_i_reg_18623_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_1_28_i_i_reg_18783_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_2_28_i_i_reg_18943_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_3_28_i_i_reg_19103_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_4_28_i_i_reg_19263_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_5_28_i_i_reg_19423_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_6_28_i_i_reg_19583_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_7_28_i_i_reg_19743_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_8_28_i_i_reg_19903_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_9_28_i_i_reg_20063_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_10_28_i_i_reg_20223_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_11_28_i_i_reg_20383_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_12_28_i_i_reg_20543_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_13_28_i_i_reg_20703_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_14_28_i_i_reg_20863_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/tmp_62_15_28_i_i_reg_21023_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_48_i_i_reg_18791_pp0_iter4_reg_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_47_i_i_reg_18771_pp0_iter4_reg_reg[0]             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_0_28_i_i_reg_19075_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_1_28_i_i_reg_19235_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_2_28_i_i_reg_19395_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_3_28_i_i_reg_19555_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_4_28_i_i_reg_19715_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_5_28_i_i_reg_19875_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_6_28_i_i_reg_20035_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_7_28_i_i_reg_20195_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_8_28_i_i_reg_20355_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_9_28_i_i_reg_20515_pp0_iter4_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_10_28_i_i_reg_20675_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_11_28_i_i_reg_20835_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_12_28_i_i_reg_20995_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_13_28_i_i_reg_21155_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_14_28_i_i_reg_21315_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/tmp_177_15_28_i_i_reg_21475_pp0_iter4_reg_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_18_i_i_reg_35653_pp0_iter4_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_17_i_i_reg_35617_pp0_iter4_reg_reg[0]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_0_28_i_i_reg_35999_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_1_28_i_i_reg_36159_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_2_28_i_i_reg_36319_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_3_28_i_i_reg_36479_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_4_28_i_i_reg_36639_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_5_28_i_i_reg_36799_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_6_28_i_i_reg_36959_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_7_28_i_i_reg_37119_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_8_28_i_i_reg_37279_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_9_28_i_i_reg_37439_pp0_iter4_reg_reg[0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_10_28_i_i_reg_37599_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_11_28_i_i_reg_37759_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_12_28_i_i_reg_37919_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_13_28_i_i_reg_38079_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_14_28_i_i_reg_38239_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_15_28_i_i_reg_38399_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_16_28_i_i_reg_38559_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_17_28_i_i_reg_38719_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_18_28_i_i_reg_38879_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_19_28_i_i_reg_39039_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_20_28_i_i_reg_39199_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_21_28_i_i_reg_39359_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_22_28_i_i_reg_39519_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_23_28_i_i_reg_39679_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_24_28_i_i_reg_39839_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_25_28_i_i_reg_39999_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_26_28_i_i_reg_40159_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_27_28_i_i_reg_40319_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_28_28_i_i_reg_40479_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_29_28_i_i_reg_40639_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_30_28_i_i_reg_40799_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_43_31_28_i_i_reg_40959_pp0_iter4_reg_reg[0]         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_45_i_i_reg_5821_pp0_iter4_reg_reg[0]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_44_i_i_reg_5813_pp0_iter4_reg_reg[0]              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_157_0_28_i_i_reg_6045_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_157_1_28_i_i_reg_6205_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_157_2_28_i_i_reg_6365_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_157_3_28_i_i_reg_6525_pp0_iter4_reg_reg[0]        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_6_U0/tmp_41_i_reg_3447_pp0_iter5_reg_reg[0]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_6_U0/tmp_39_i_reg_3442_pp0_iter4_reg_reg[0]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_6_U0/tmp_139_28_i_reg_3697_pp0_iter4_reg_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_6_U0/threshs5_m_threshold_2_reg_3547_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_5_U0/tmp_36_i_reg_2060_pp0_iter4_reg_reg[0]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_5_U0/threshs6_m_threshold_2_reg_2152_pp0_iter4_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_3_U0/tmp_28_i_reg_2227_pp0_iter4_reg_reg[0]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Matrix_Vector_Activa_3_U0/threshs7_m_threshold_2_reg_2319_pp0_iter4_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_56/ap_CS_fsm_reg[6]                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|BlackBoxJam | grp_DoCompute_fu_466/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_66/ap_CS_fsm_reg[6]                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]      | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[4]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[8]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[13] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[17] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[22] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[2]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[37] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[28] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__33    | SRL_SIG_reg[28] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__34    | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__35    | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__36    | SRL_SIG_reg[34] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__37    | SRL_SIG_reg[34] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ConvolutionInputGene_1  | ((A''*B)')'          | 17     | 12     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_1  | (PCIN>>17+(A''*B)')' | 15     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | ((A''*B)')'          | 17     | 12     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | (PCIN>>17+(A''*B)')' | 15     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | ((A''*B)')'          | 17     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | (PCIN>>17+(A''*B)')' | 15     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | ((A''*B)')'          | 17     | 7      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | ((A''*B)')'          | 17     | 10     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | ((A''*B)')'          | 17     | 10     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB6          | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | ((A''*B)')'          | 17     | 12     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | ((A''*B)')'          | 17     | 10     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_16 | ((A''*B)')'          | 17     | 7      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_16 | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | ((A''*B)')'          | 17     | 11     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | ((A''*B)')'          | 17     | 9      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | ((A''*B)')'          | 17     | 11     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | (PCIN>>17+(A''*B)')' | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2774|
|2     |DSP48E1  |    24|
|4     |LUT1     |   285|
|5     |LUT2     |  2741|
|6     |LUT3     |  4509|
|7     |LUT4     |  7632|
|8     |LUT5     |  3733|
|9     |LUT6     |  8251|
|10    |MUXF7    |   891|
|11    |MUXF8    |   241|
|12    |RAM16X1S |  1456|
|13    |RAM32M   |    16|
|14    |RAM32X1S |    48|
|15    |RAMB18E1 |    96|
|19    |RAMB36E1 |    76|
|24    |SRL16E   |   631|
|25    |SRLC32E  |    51|
|26    |FDRE     | 40271|
|27    |FDSE     |   373|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:32 ; elapsed = 00:06:11 . Memory (MB): peak = 2425.051 ; gain = 1589.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:05:41 . Memory (MB): peak = 2425.051 ; gain = 1162.391
Synthesis Optimization Complete : Time (s): cpu = 00:04:32 ; elapsed = 00:06:15 . Memory (MB): peak = 2425.051 ; gain = 1589.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2425.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1520 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1456 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

Synth Design complete, checksum: df21216b
INFO: [Common 17-83] Releasing license: Synthesis
594 Infos, 378 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:14 ; elapsed = 00:07:16 . Memory (MB): peak = 2425.051 ; gain = 1995.504
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2425.051 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2425.051 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2425.051 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP procsys_BlackBoxJam_0_0, cache-ID = 3bc29f59dc581c7d
INFO: [Coretcl 2-1174] Renamed 696 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/procsys_BlackBoxJam_0_0_synth_1/procsys_BlackBoxJam_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2425.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file procsys_BlackBoxJam_0_0_utilization_synth.rpt -pb procsys_BlackBoxJam_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2425.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 16:33:56 2023...
