

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Sat Oct 15 12:53:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65547|    65547|  0.328 ms|  0.328 ms|  65547|  65547|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [src/kernel_kernel.cpp:1192]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_read_1, i32 6, i32 63" [src/kernel_kernel.cpp:1192]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:1192]   --->   Operation 11 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln1192" [src/kernel_kernel.cpp:1192]   --->   Operation 12 'getelementptr' 'gmem_C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_C_addr, i32 32768" [src/kernel_kernel.cpp:1192]   --->   Operation 13 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_1247 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln1192 = call void @C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11, i512 %gmem_C, i58 %trunc_ln, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [src/kernel_kernel.cpp:1192]   --->   Operation 15 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln1192 = call void @C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11, i512 %gmem_C, i58 %trunc_ln, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [src/kernel_kernel.cpp:1192]   --->   Operation 16 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 17 [5/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 17 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 18 [4/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 18 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 19 [3/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 19 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 20 [2/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 20 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_24, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 23 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln1205 = ret" [src/kernel_kernel.cpp:1205]   --->   Operation 24 'ret' 'ret_ln1205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read operation ('p_read_1', src/kernel_kernel.cpp:1192) on port 'p_read' (src/kernel_kernel.cpp:1192) [6]  (0 ns)
	'getelementptr' operation ('gmem_C_addr', src/kernel_kernel.cpp:1192) [9]  (0 ns)
	bus request operation ('empty', src/kernel_kernel.cpp:1192) on port 'gmem_C' (src/kernel_kernel.cpp:1192) [10]  (3.65 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_1248', src/kernel_kernel.cpp:1205) on port 'gmem_C' (src/kernel_kernel.cpp:1205) [13]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_1248', src/kernel_kernel.cpp:1205) on port 'gmem_C' (src/kernel_kernel.cpp:1205) [13]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_1248', src/kernel_kernel.cpp:1205) on port 'gmem_C' (src/kernel_kernel.cpp:1205) [13]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_1248', src/kernel_kernel.cpp:1205) on port 'gmem_C' (src/kernel_kernel.cpp:1205) [13]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus response operation ('empty_1248', src/kernel_kernel.cpp:1205) on port 'gmem_C' (src/kernel_kernel.cpp:1205) [13]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
