0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Documents/Projects/CLSA/CLSA.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sim_1/new/CSLA_64bit_tb.v,1698130809,verilog,,,,CSLA_64bit_tb,,,,,,,,
C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/CSLA_4bit.v,1698928326,verilog,,C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/CSLA_64bit.v,,CSLA_4bit,,,,,,,,
C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/CSLA_64bit.v,1698972706,verilog,,C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/Full_Adder.v,,CSLA_64bit,,,,,,,,
C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/Full_Adder.v,1698110691,verilog,,C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/RCA_4bit.v,,Full_Adder,,,,,,,,
C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sources_1/new/RCA_4bit.v,1698928117,verilog,,C:/Users/User/Documents/Projects/CLSA/CLSA.srcs/sim_1/new/CSLA_64bit_tb.v,,RCA_4bit,,,,,,,,
