{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698234096259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698234096259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 19:41:36 2023 " "Processing started: Wed Oct 25 19:41:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698234096259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698234096259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Beep -c Beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off Beep -c Beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698234096259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698234096609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/10.beep/beep1/sim/beep_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/10.beep/beep1/sim/beep_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beep_TB " "Found entity 1: Beep_TB" {  } { { "../Sim/Beep_TB.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Sim/Beep_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234096652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234096652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/10.beep/beep1/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/10.beep/beep1/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Found entity 1: Beep" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234096655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234096655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Beep " "Elaborating entity \"Beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698234096699 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Beep.v(65) " "Verilog HDL Case Statement warning at Beep.v(65): incomplete case statement has no default case item" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1698234096700 "|Beep"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwm_overflow Beep.v(65) " "Verilog HDL Always Construct warning at Beep.v(65): inferring latch(es) for variable \"pwm_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698234096700 "|Beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Beep.v(88) " "Verilog HDL assignment warning at Beep.v(88): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698234096701 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[0\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[0\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[1\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[1\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[2\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[2\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[3\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[3\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[4\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[4\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[5\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[5\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[6\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[6\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[7\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[7\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[8\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[8\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[9\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[9\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096702 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[10\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[10\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[11\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[11\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[12\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[12\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[13\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[13\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[14\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[14\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[15\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[15\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[16\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[16\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwm_overflow\[17\] Beep.v(65) " "Inferred latch for \"pwm_overflow\[17\]\" at Beep.v(65)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698234096703 "|Beep"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../RTL/Beep.v" "Div0" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698234096885 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698234096885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698234096931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698234096931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698234096931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698234096931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698234096931 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698234096931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234096988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234096988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234097010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234097010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234097047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234097047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234097111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234097111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698234097170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698234097170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[6\] " "Latch pwm_overflow\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[2\] " "Ports D and ENA on the latch are fed by the same signal num\[2\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097331 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[5\] " "Latch pwm_overflow\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[2\] " "Ports D and ENA on the latch are fed by the same signal num\[2\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097331 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[4\] " "Latch pwm_overflow\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[1\] " "Ports D and ENA on the latch are fed by the same signal num\[1\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097331 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[3\] " "Latch pwm_overflow\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[2\] " "Ports D and ENA on the latch are fed by the same signal num\[2\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097331 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[2\] " "Latch pwm_overflow\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[1\] " "Ports D and ENA on the latch are fed by the same signal num\[1\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097332 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pwm_overflow\[1\] " "Latch pwm_overflow\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[0\] " "Ports D and ENA on the latch are fed by the same signal num\[0\]" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698234097332 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698234097332 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/RTL/Beep.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698234097333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698234097333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698234097451 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[1\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[1\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[1\]~14" { Text "U:/Projects/FPGA/Examples/10.Beep/beep1/Project/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698234097572 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1698234097572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698234097672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698234097672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698234097710 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698234097710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698234097710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698234097710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698234097734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 19:41:37 2023 " "Processing ended: Wed Oct 25 19:41:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698234097734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698234097734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698234097734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698234097734 ""}
