// Seed: 1054357145
module module_0 (
    output wand  id_0,
    output wor   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wand  id_6
    , id_11,
    input  uwire id_7,
    input  tri   id_8,
    input  wand  id_9
);
  assign id_1 = 1;
  assign id_0 = 1;
endmodule
module module_1 (
    output wor id_0
    , id_4,
    input wand id_1,
    input supply1 id_2
);
  always @(posedge id_4) begin
    id_4 <= id_4;
  end
  module_0(
      id_0, id_0, id_1, id_0, id_2, id_1, id_0, id_1, id_2, id_2
  );
endmodule
