# compile vhdl design source files
vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../ESN_MIMO_e3.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../ESN_MIMO_e3.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../ESN_MIMO_e3.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_macro_v3_0_17  \
"../../../../ESN_MIMO_e3.ip_user_files/ipstatic/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeA/sim/dsp48_macro_typeA.vhd" \

# Do not sort compile order
nosort
