;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	ADD 3, @11
	SUB @127, 106
	SUB @127, 106
	JMN 0, <-1
	SUB #0, @2
	SPL 0, <-1
	SUB @127, 106
	SUB @-127, 100
	SUB #0, @2
	ADD 270, 10
	SLT 270, 10
	CMP @-127, 100
	DJN -405, -10
	SUB 130, 9
	JMZ -405, -10
	SUB 130, 9
	SPL 0, <-1
	JMN 0, <-1
	SUB 130, 9
	CMP @-127, 100
	ADD @13, 0
	ADD 270, 10
	SPL 0, <2
	SUB -207, <-120
	CMP #105, 104
	CMP -207, <-120
	ADD 270, 10
	CMP @-127, 100
	SUB #0, @2
	SUB 130, 9
	SUB #105, 104
	ADD 130, 9
	SUB -207, <-120
	SPL 0, <2
	SUB -207, <-120
	ADD 270, 10
	ADD 270, 60
	SPL <-127, 100
	SLT 270, 10
	DJN -1, @-20
	SPL <-127, 100
	DJN -1, @-20
	CMP -207, <-120
