// Seed: 3120938805
module module_0 ();
  if (1)
    if (-1) begin : LABEL_0
      logic id_1 = -1'b0;
    end
endmodule
module module_0 #(
    parameter id_1  = 32'd44,
    parameter id_2  = 32'd99,
    parameter id_20 = 32'd11,
    parameter id_38 = 32'd27,
    parameter id_7  = 32'd50,
    parameter id_9  = 32'd36
) (
    _id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    _id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  output logic [7:0] id_42;
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  output wire _id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wand id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire _id_20;
  input logic [7:0] id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output logic [7:0] id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  output wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire _id_1;
  assign id_22 = id_39;
  assign id_34 = -1'b0;
  wire [1 'b0 ==  id_1 : id_2] id_43;
  logic [1 : id_9] id_44 = -1 + id_35;
  assign id_13[-1] = -1'h0;
  wire [id_2 : (  -1  )] id_45;
  logic [7:0][id_9 : -1] id_46;
  wire id_47;
  wire id_48;
  ;
  logic id_49, id_50;
  and primCall (
      id_12,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_21,
      id_23,
      id_24,
      id_25,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_39,
      id_4,
      id_41,
      id_5,
      id_8
  );
  logic [1 'b0 : -1] id_51;
  localparam id_52 = 1;
  wire  id_53;
  logic id_54 = id_27 == 1;
  wire  id_55;
  ;
  assign id_8 = id_29;
  logic [~  id_20 : 1] id_56 = id_19[1], id_57;
  logic id_58;
  wire id_59;
  logic [1 'h0 : id_38  #  (  .  id_7  (  1 'b0 )  )  !=?  -1] id_60;
  assign id_49 = id_14;
endmodule
