# DESIGN-OF-SINGLE-CYCLE-CORE-BASED-ON-RISC-V-ARCHITECTURE-


Block diagram:

![image](https://github.com/DiyaPatel23/DESIGN-OF-SINGLE-CYCLE-CORE-BASED-ON-RISC-V-ARCHITECTURE-/assets/140273130/a9d086bb-d4cd-4e4f-86cb-9a20b22dd799)


schematic diagram:

![image](https://github.com/DiyaPatel23/DESIGN-OF-SINGLE-CYCLE-CORE-BASED-ON-RISC-V-ARCHITECTURE-/assets/140273130/39ec4c9b-48df-4d22-a4fb-f024eb0ab9e8)


output waveforms:

![final_wave](https://github.com/DiyaPatel23/DESIGN-OF-SINGLE-CYCLE-CORE-BASED-ON-RISC-V-ARCHITECTURE-/assets/140273130/747ee7c6-cd7f-45f5-9f34-5c9af13faca1)
