<stg><name>fft_64pt_Pipeline_VITIS_LOOP_265_1</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:1 %icmp_ln265 = icmp_eq  i6 %i_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:3 %add_ln265 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln265 = br i1 %icmp_ln265, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="6">
<![CDATA[
for.inc.split:0 %trunc_ln265 = trunc i6 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln265"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln265, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln267 = zext i3 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %in_real_0_addr = getelementptr i32 %in_real_0, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_0_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %in_real_1_addr = getelementptr i32 %in_real_1, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %in_real_2_addr = getelementptr i32 %in_real_2, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %in_real_3_addr = getelementptr i32 %in_real_3, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %in_real_4_addr = getelementptr i32 %in_real_4, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %in_real_5_addr = getelementptr i32 %in_real_5, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %in_real_6_addr = getelementptr i32 %in_real_6, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_6_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %in_real_7_addr = getelementptr i32 %in_real_7, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_real_7_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %in_imag_0_addr = getelementptr i32 %in_imag_0, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %in_imag_1_addr = getelementptr i32 %in_imag_1, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %in_imag_2_addr = getelementptr i32 %in_imag_2, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %in_imag_3_addr = getelementptr i32 %in_imag_3, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %in_imag_4_addr = getelementptr i32 %in_imag_4, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %in_imag_5_addr = getelementptr i32 %in_imag_5, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_5_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %in_imag_6_addr = getelementptr i32 %in_imag_6, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %in_imag_7_addr = getelementptr i32 %in_imag_7, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="in_imag_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:38 %trunc_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_3, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:39 %in_real_0_load = load i3 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:40 %in_real_1_load = load i3 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:41 %in_real_2_load = load i3 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:42 %in_real_3_load = load i3 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:43 %in_real_4_load = load i3 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:44 %in_real_5_load = load i3 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:45 %in_real_6_load = load i3 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:46 %in_real_7_load = load i3 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:48 %in_imag_0_load = load i3 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:49 %in_imag_1_load = load i3 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:50 %in_imag_2_load = load i3 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:51 %in_imag_3_load = load i3 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:52 %in_imag_4_load = load i3 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:53 %in_imag_5_load = load i3 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:54 %in_imag_6_load = load i3 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:55 %in_imag_7_load = load i3 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln266 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln266"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln265"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
for.inc.split:21 %zext_ln267_1 = zext i2 %trunc_ln265

]]></Node>
<StgValue><ssdm name="zext_ln267_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %e_in_real_V_1_addr = getelementptr i32 %e_in_real_V_1, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %e_in_real_V_2_addr = getelementptr i32 %e_in_real_V_2, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %e_in_real_V_3_addr = getelementptr i32 %e_in_real_V_3, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %e_in_real_V_4_addr = getelementptr i32 %e_in_real_V_4, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_4_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %e_in_real_V_5_addr = getelementptr i32 %e_in_real_V_5, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_5_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %e_in_real_V_6_addr = getelementptr i32 %e_in_real_V_6, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_6_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %e_in_real_V_7_addr = getelementptr i32 %e_in_real_V_7, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_real_V_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %e_in_imag_V_1_addr = getelementptr i32 %e_in_imag_V_1, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_1_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:32 %e_in_imag_V_2_addr = getelementptr i32 %e_in_imag_V_2, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %e_in_imag_V_3_addr = getelementptr i32 %e_in_imag_V_3, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %e_in_imag_V_4_addr = getelementptr i32 %e_in_imag_V_4, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_4_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %e_in_imag_V_5_addr = getelementptr i32 %e_in_imag_V_5, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_5_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:36 %e_in_imag_V_6_addr = getelementptr i32 %e_in_imag_V_6, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_6_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %e_in_imag_V_7_addr = getelementptr i32 %e_in_imag_V_7, i64 0, i64 %zext_ln267_1

]]></Node>
<StgValue><ssdm name="e_in_imag_V_7_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:39 %in_real_0_load = load i3 %in_real_0_addr

]]></Node>
<StgValue><ssdm name="in_real_0_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:40 %in_real_1_load = load i3 %in_real_1_addr

]]></Node>
<StgValue><ssdm name="in_real_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:41 %in_real_2_load = load i3 %in_real_2_addr

]]></Node>
<StgValue><ssdm name="in_real_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:42 %in_real_3_load = load i3 %in_real_3_addr

]]></Node>
<StgValue><ssdm name="in_real_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:43 %in_real_4_load = load i3 %in_real_4_addr

]]></Node>
<StgValue><ssdm name="in_real_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:44 %in_real_5_load = load i3 %in_real_5_addr

]]></Node>
<StgValue><ssdm name="in_real_5_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:45 %in_real_6_load = load i3 %in_real_6_addr

]]></Node>
<StgValue><ssdm name="in_real_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:46 %in_real_7_load = load i3 %in_real_7_addr

]]></Node>
<StgValue><ssdm name="in_real_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc.split:47 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load, i32 %in_real_1_load, i32 %in_real_2_load, i32 %in_real_3_load, i32 %in_real_4_load, i32 %in_real_5_load, i32 %in_real_6_load, i32 %in_real_7_load, i3 %trunc_ln4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:48 %in_imag_0_load = load i3 %in_imag_0_addr

]]></Node>
<StgValue><ssdm name="in_imag_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:49 %in_imag_1_load = load i3 %in_imag_1_addr

]]></Node>
<StgValue><ssdm name="in_imag_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:50 %in_imag_2_load = load i3 %in_imag_2_addr

]]></Node>
<StgValue><ssdm name="in_imag_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:51 %in_imag_3_load = load i3 %in_imag_3_addr

]]></Node>
<StgValue><ssdm name="in_imag_3_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:52 %in_imag_4_load = load i3 %in_imag_4_addr

]]></Node>
<StgValue><ssdm name="in_imag_4_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:53 %in_imag_5_load = load i3 %in_imag_5_addr

]]></Node>
<StgValue><ssdm name="in_imag_5_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:54 %in_imag_6_load = load i3 %in_imag_6_addr

]]></Node>
<StgValue><ssdm name="in_imag_6_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:55 %in_imag_7_load = load i3 %in_imag_7_addr

]]></Node>
<StgValue><ssdm name="in_imag_7_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc.split:56 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load, i32 %in_imag_1_load, i32 %in_imag_2_load, i32 %in_imag_3_load, i32 %in_imag_4_load, i32 %in_imag_5_load, i32 %in_imag_6_load, i32 %in_imag_7_load, i3 %trunc_ln4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:57 %switch_ln267 = switch i3 %trunc_ln4, void %arrayidx39.1.case.7, i3 0, void %arrayidx39.1.case.0, i3 1, void %arrayidx39.1.case.1, i3 2, void %arrayidx39.1.case.2, i3 3, void %arrayidx39.1.case.3, i3 4, void %arrayidx39.1.case.4, i3 5, void %arrayidx39.1.case.5, i3 6, void %arrayidx39.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln267"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.6:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.6:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.6:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.5:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.5:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.5:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.4:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.4:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.4:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.3:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.3:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.3:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.2:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.2:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.2:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.1:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.1:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.1:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.0:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.0:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.0:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.7:0 %store_ln267 = store i32 %tmp, i2 %e_in_real_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
arrayidx39.1.case.7:1 %store_ln267 = store i32 %tmp_4, i2 %e_in_imag_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.7:2 %br_ln267 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.1.exit:0 %store_ln265 = store i6 %add_ln265, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.exit:1 %br_ln265 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="e_in_imag_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="e_in_imag_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="e_in_imag_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="e_in_imag_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="e_in_imag_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="e_in_imag_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="e_in_imag_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="e_in_imag_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="e_in_real_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="e_in_real_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="e_in_real_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="e_in_real_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="e_in_real_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="e_in_real_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="e_in_real_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="e_in_real_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="e_in_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="in_real_0" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="in_real_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="in_real_2" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="in_real_3" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="in_real_4" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_4"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="in_real_5" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_5"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="in_real_6" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_6"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="in_real_7" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_real_7"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="in_imag_0" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="in_imag_1" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="in_imag_2" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="in_imag_3" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="in_imag_4" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_4"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="in_imag_5" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_5"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="in_imag_6" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_6"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="in_imag_7" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="in_imag_7"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="156" from="StgValue_155" to="i" fromId="155" toId="5">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln0" fromId="157" toId="6">
</dataflow>
<dataflow id="159" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="160" from="i" to="i_3" fromId="5" toId="8">
</dataflow>
<dataflow id="161" from="i_3" to="icmp_ln265" fromId="8" toId="9">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln265" fromId="162" toId="9">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="164" toId="10">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty" fromId="166" toId="10">
</dataflow>
<dataflow id="168" from="StgValue_166" to="empty" fromId="166" toId="10">
</dataflow>
<dataflow id="169" from="StgValue_166" to="empty" fromId="166" toId="10">
</dataflow>
<dataflow id="170" from="i_3" to="add_ln265" fromId="8" toId="11">
</dataflow>
<dataflow id="172" from="StgValue_171" to="add_ln265" fromId="171" toId="11">
</dataflow>
<dataflow id="173" from="icmp_ln265" to="br_ln265" fromId="9" toId="12">
</dataflow>
<dataflow id="174" from="i_3" to="trunc_ln265" fromId="8" toId="13">
</dataflow>
<dataflow id="176" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="shl_ln" fromId="175" toId="14">
</dataflow>
<dataflow id="177" from="trunc_ln265" to="shl_ln" fromId="13" toId="14">
</dataflow>
<dataflow id="179" from="StgValue_178" to="shl_ln" fromId="178" toId="14">
</dataflow>
<dataflow id="180" from="shl_ln" to="zext_ln267" fromId="14" toId="15">
</dataflow>
<dataflow id="181" from="in_real_0" to="in_real_0_addr" fromId="139" toId="16">
</dataflow>
<dataflow id="183" from="StgValue_182" to="in_real_0_addr" fromId="182" toId="16">
</dataflow>
<dataflow id="184" from="zext_ln267" to="in_real_0_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="185" from="in_real_1" to="in_real_1_addr" fromId="140" toId="17">
</dataflow>
<dataflow id="186" from="StgValue_182" to="in_real_1_addr" fromId="182" toId="17">
</dataflow>
<dataflow id="187" from="zext_ln267" to="in_real_1_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="188" from="in_real_2" to="in_real_2_addr" fromId="141" toId="18">
</dataflow>
<dataflow id="189" from="StgValue_182" to="in_real_2_addr" fromId="182" toId="18">
</dataflow>
<dataflow id="190" from="zext_ln267" to="in_real_2_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="191" from="in_real_3" to="in_real_3_addr" fromId="142" toId="19">
</dataflow>
<dataflow id="192" from="StgValue_182" to="in_real_3_addr" fromId="182" toId="19">
</dataflow>
<dataflow id="193" from="zext_ln267" to="in_real_3_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="194" from="in_real_4" to="in_real_4_addr" fromId="143" toId="20">
</dataflow>
<dataflow id="195" from="StgValue_182" to="in_real_4_addr" fromId="182" toId="20">
</dataflow>
<dataflow id="196" from="zext_ln267" to="in_real_4_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="197" from="in_real_5" to="in_real_5_addr" fromId="144" toId="21">
</dataflow>
<dataflow id="198" from="StgValue_182" to="in_real_5_addr" fromId="182" toId="21">
</dataflow>
<dataflow id="199" from="zext_ln267" to="in_real_5_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="200" from="in_real_6" to="in_real_6_addr" fromId="145" toId="22">
</dataflow>
<dataflow id="201" from="StgValue_182" to="in_real_6_addr" fromId="182" toId="22">
</dataflow>
<dataflow id="202" from="zext_ln267" to="in_real_6_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="203" from="in_real_7" to="in_real_7_addr" fromId="146" toId="23">
</dataflow>
<dataflow id="204" from="StgValue_182" to="in_real_7_addr" fromId="182" toId="23">
</dataflow>
<dataflow id="205" from="zext_ln267" to="in_real_7_addr" fromId="15" toId="23">
</dataflow>
<dataflow id="206" from="in_imag_0" to="in_imag_0_addr" fromId="147" toId="24">
</dataflow>
<dataflow id="207" from="StgValue_182" to="in_imag_0_addr" fromId="182" toId="24">
</dataflow>
<dataflow id="208" from="zext_ln267" to="in_imag_0_addr" fromId="15" toId="24">
</dataflow>
<dataflow id="209" from="in_imag_1" to="in_imag_1_addr" fromId="148" toId="25">
</dataflow>
<dataflow id="210" from="StgValue_182" to="in_imag_1_addr" fromId="182" toId="25">
</dataflow>
<dataflow id="211" from="zext_ln267" to="in_imag_1_addr" fromId="15" toId="25">
</dataflow>
<dataflow id="212" from="in_imag_2" to="in_imag_2_addr" fromId="149" toId="26">
</dataflow>
<dataflow id="213" from="StgValue_182" to="in_imag_2_addr" fromId="182" toId="26">
</dataflow>
<dataflow id="214" from="zext_ln267" to="in_imag_2_addr" fromId="15" toId="26">
</dataflow>
<dataflow id="215" from="in_imag_3" to="in_imag_3_addr" fromId="150" toId="27">
</dataflow>
<dataflow id="216" from="StgValue_182" to="in_imag_3_addr" fromId="182" toId="27">
</dataflow>
<dataflow id="217" from="zext_ln267" to="in_imag_3_addr" fromId="15" toId="27">
</dataflow>
<dataflow id="218" from="in_imag_4" to="in_imag_4_addr" fromId="151" toId="28">
</dataflow>
<dataflow id="219" from="StgValue_182" to="in_imag_4_addr" fromId="182" toId="28">
</dataflow>
<dataflow id="220" from="zext_ln267" to="in_imag_4_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="221" from="in_imag_5" to="in_imag_5_addr" fromId="152" toId="29">
</dataflow>
<dataflow id="222" from="StgValue_182" to="in_imag_5_addr" fromId="182" toId="29">
</dataflow>
<dataflow id="223" from="zext_ln267" to="in_imag_5_addr" fromId="15" toId="29">
</dataflow>
<dataflow id="224" from="in_imag_6" to="in_imag_6_addr" fromId="153" toId="30">
</dataflow>
<dataflow id="225" from="StgValue_182" to="in_imag_6_addr" fromId="182" toId="30">
</dataflow>
<dataflow id="226" from="zext_ln267" to="in_imag_6_addr" fromId="15" toId="30">
</dataflow>
<dataflow id="227" from="in_imag_7" to="in_imag_7_addr" fromId="154" toId="31">
</dataflow>
<dataflow id="228" from="StgValue_182" to="in_imag_7_addr" fromId="182" toId="31">
</dataflow>
<dataflow id="229" from="zext_ln267" to="in_imag_7_addr" fromId="15" toId="31">
</dataflow>
<dataflow id="231" from="_ssdm_op_PartSelect.i3.i6.i32.i32" to="trunc_ln4" fromId="230" toId="32">
</dataflow>
<dataflow id="232" from="i_3" to="trunc_ln4" fromId="8" toId="32">
</dataflow>
<dataflow id="234" from="StgValue_233" to="trunc_ln4" fromId="233" toId="32">
</dataflow>
<dataflow id="236" from="StgValue_235" to="trunc_ln4" fromId="235" toId="32">
</dataflow>
<dataflow id="237" from="in_real_0_addr" to="in_real_0_load" fromId="16" toId="33">
</dataflow>
<dataflow id="238" from="in_real_1_addr" to="in_real_1_load" fromId="17" toId="34">
</dataflow>
<dataflow id="239" from="in_real_2_addr" to="in_real_2_load" fromId="18" toId="35">
</dataflow>
<dataflow id="240" from="in_real_3_addr" to="in_real_3_load" fromId="19" toId="36">
</dataflow>
<dataflow id="241" from="in_real_4_addr" to="in_real_4_load" fromId="20" toId="37">
</dataflow>
<dataflow id="242" from="in_real_5_addr" to="in_real_5_load" fromId="21" toId="38">
</dataflow>
<dataflow id="243" from="in_real_6_addr" to="in_real_6_load" fromId="22" toId="39">
</dataflow>
<dataflow id="244" from="in_real_7_addr" to="in_real_7_load" fromId="23" toId="40">
</dataflow>
<dataflow id="245" from="in_imag_0_addr" to="in_imag_0_load" fromId="24" toId="41">
</dataflow>
<dataflow id="246" from="in_imag_1_addr" to="in_imag_1_load" fromId="25" toId="42">
</dataflow>
<dataflow id="247" from="in_imag_2_addr" to="in_imag_2_load" fromId="26" toId="43">
</dataflow>
<dataflow id="248" from="in_imag_3_addr" to="in_imag_3_load" fromId="27" toId="44">
</dataflow>
<dataflow id="249" from="in_imag_4_addr" to="in_imag_4_load" fromId="28" toId="45">
</dataflow>
<dataflow id="250" from="in_imag_5_addr" to="in_imag_5_load" fromId="29" toId="46">
</dataflow>
<dataflow id="251" from="in_imag_6_addr" to="in_imag_6_load" fromId="30" toId="47">
</dataflow>
<dataflow id="252" from="in_imag_7_addr" to="in_imag_7_load" fromId="31" toId="48">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecPipeline" to="specpipeline_ln266" fromId="253" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_233" to="specpipeline_ln266" fromId="233" toId="49">
</dataflow>
<dataflow id="257" from="StgValue_256" to="specpipeline_ln266" fromId="256" toId="49">
</dataflow>
<dataflow id="258" from="StgValue_256" to="specpipeline_ln266" fromId="256" toId="49">
</dataflow>
<dataflow id="259" from="StgValue_256" to="specpipeline_ln266" fromId="256" toId="49">
</dataflow>
<dataflow id="261" from="empty" to="specpipeline_ln266" fromId="260" toId="49">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopName" to="specloopname_ln265" fromId="262" toId="50">
</dataflow>
<dataflow id="265" from="empty_28" to="specloopname_ln265" fromId="264" toId="50">
</dataflow>
<dataflow id="266" from="trunc_ln265" to="zext_ln267_1" fromId="13" toId="51">
</dataflow>
<dataflow id="267" from="e_in_real_V" to="e_in_real_V_addr" fromId="138" toId="52">
</dataflow>
<dataflow id="268" from="StgValue_182" to="e_in_real_V_addr" fromId="182" toId="52">
</dataflow>
<dataflow id="269" from="zext_ln267_1" to="e_in_real_V_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="270" from="e_in_real_V_1" to="e_in_real_V_1_addr" fromId="137" toId="53">
</dataflow>
<dataflow id="271" from="StgValue_182" to="e_in_real_V_1_addr" fromId="182" toId="53">
</dataflow>
<dataflow id="272" from="zext_ln267_1" to="e_in_real_V_1_addr" fromId="51" toId="53">
</dataflow>
<dataflow id="273" from="e_in_real_V_2" to="e_in_real_V_2_addr" fromId="136" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_182" to="e_in_real_V_2_addr" fromId="182" toId="54">
</dataflow>
<dataflow id="275" from="zext_ln267_1" to="e_in_real_V_2_addr" fromId="51" toId="54">
</dataflow>
<dataflow id="276" from="e_in_real_V_3" to="e_in_real_V_3_addr" fromId="135" toId="55">
</dataflow>
<dataflow id="277" from="StgValue_182" to="e_in_real_V_3_addr" fromId="182" toId="55">
</dataflow>
<dataflow id="278" from="zext_ln267_1" to="e_in_real_V_3_addr" fromId="51" toId="55">
</dataflow>
<dataflow id="279" from="e_in_real_V_4" to="e_in_real_V_4_addr" fromId="134" toId="56">
</dataflow>
<dataflow id="280" from="StgValue_182" to="e_in_real_V_4_addr" fromId="182" toId="56">
</dataflow>
<dataflow id="281" from="zext_ln267_1" to="e_in_real_V_4_addr" fromId="51" toId="56">
</dataflow>
<dataflow id="282" from="e_in_real_V_5" to="e_in_real_V_5_addr" fromId="133" toId="57">
</dataflow>
<dataflow id="283" from="StgValue_182" to="e_in_real_V_5_addr" fromId="182" toId="57">
</dataflow>
<dataflow id="284" from="zext_ln267_1" to="e_in_real_V_5_addr" fromId="51" toId="57">
</dataflow>
<dataflow id="285" from="e_in_real_V_6" to="e_in_real_V_6_addr" fromId="132" toId="58">
</dataflow>
<dataflow id="286" from="StgValue_182" to="e_in_real_V_6_addr" fromId="182" toId="58">
</dataflow>
<dataflow id="287" from="zext_ln267_1" to="e_in_real_V_6_addr" fromId="51" toId="58">
</dataflow>
<dataflow id="288" from="e_in_real_V_7" to="e_in_real_V_7_addr" fromId="131" toId="59">
</dataflow>
<dataflow id="289" from="StgValue_182" to="e_in_real_V_7_addr" fromId="182" toId="59">
</dataflow>
<dataflow id="290" from="zext_ln267_1" to="e_in_real_V_7_addr" fromId="51" toId="59">
</dataflow>
<dataflow id="291" from="e_in_imag_V" to="e_in_imag_V_addr" fromId="130" toId="60">
</dataflow>
<dataflow id="292" from="StgValue_182" to="e_in_imag_V_addr" fromId="182" toId="60">
</dataflow>
<dataflow id="293" from="zext_ln267_1" to="e_in_imag_V_addr" fromId="51" toId="60">
</dataflow>
<dataflow id="294" from="e_in_imag_V_1" to="e_in_imag_V_1_addr" fromId="129" toId="61">
</dataflow>
<dataflow id="295" from="StgValue_182" to="e_in_imag_V_1_addr" fromId="182" toId="61">
</dataflow>
<dataflow id="296" from="zext_ln267_1" to="e_in_imag_V_1_addr" fromId="51" toId="61">
</dataflow>
<dataflow id="297" from="e_in_imag_V_2" to="e_in_imag_V_2_addr" fromId="128" toId="62">
</dataflow>
<dataflow id="298" from="StgValue_182" to="e_in_imag_V_2_addr" fromId="182" toId="62">
</dataflow>
<dataflow id="299" from="zext_ln267_1" to="e_in_imag_V_2_addr" fromId="51" toId="62">
</dataflow>
<dataflow id="300" from="e_in_imag_V_3" to="e_in_imag_V_3_addr" fromId="127" toId="63">
</dataflow>
<dataflow id="301" from="StgValue_182" to="e_in_imag_V_3_addr" fromId="182" toId="63">
</dataflow>
<dataflow id="302" from="zext_ln267_1" to="e_in_imag_V_3_addr" fromId="51" toId="63">
</dataflow>
<dataflow id="303" from="e_in_imag_V_4" to="e_in_imag_V_4_addr" fromId="126" toId="64">
</dataflow>
<dataflow id="304" from="StgValue_182" to="e_in_imag_V_4_addr" fromId="182" toId="64">
</dataflow>
<dataflow id="305" from="zext_ln267_1" to="e_in_imag_V_4_addr" fromId="51" toId="64">
</dataflow>
<dataflow id="306" from="e_in_imag_V_5" to="e_in_imag_V_5_addr" fromId="125" toId="65">
</dataflow>
<dataflow id="307" from="StgValue_182" to="e_in_imag_V_5_addr" fromId="182" toId="65">
</dataflow>
<dataflow id="308" from="zext_ln267_1" to="e_in_imag_V_5_addr" fromId="51" toId="65">
</dataflow>
<dataflow id="309" from="e_in_imag_V_6" to="e_in_imag_V_6_addr" fromId="124" toId="66">
</dataflow>
<dataflow id="310" from="StgValue_182" to="e_in_imag_V_6_addr" fromId="182" toId="66">
</dataflow>
<dataflow id="311" from="zext_ln267_1" to="e_in_imag_V_6_addr" fromId="51" toId="66">
</dataflow>
<dataflow id="312" from="e_in_imag_V_7" to="e_in_imag_V_7_addr" fromId="123" toId="67">
</dataflow>
<dataflow id="313" from="StgValue_182" to="e_in_imag_V_7_addr" fromId="182" toId="67">
</dataflow>
<dataflow id="314" from="zext_ln267_1" to="e_in_imag_V_7_addr" fromId="51" toId="67">
</dataflow>
<dataflow id="315" from="in_real_0_addr" to="in_real_0_load" fromId="16" toId="68">
</dataflow>
<dataflow id="316" from="in_real_1_addr" to="in_real_1_load" fromId="17" toId="69">
</dataflow>
<dataflow id="317" from="in_real_2_addr" to="in_real_2_load" fromId="18" toId="70">
</dataflow>
<dataflow id="318" from="in_real_3_addr" to="in_real_3_load" fromId="19" toId="71">
</dataflow>
<dataflow id="319" from="in_real_4_addr" to="in_real_4_load" fromId="20" toId="72">
</dataflow>
<dataflow id="320" from="in_real_5_addr" to="in_real_5_load" fromId="21" toId="73">
</dataflow>
<dataflow id="321" from="in_real_6_addr" to="in_real_6_load" fromId="22" toId="74">
</dataflow>
<dataflow id="322" from="in_real_7_addr" to="in_real_7_load" fromId="23" toId="75">
</dataflow>
<dataflow id="324" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp" fromId="323" toId="76">
</dataflow>
<dataflow id="325" from="in_real_0_load" to="tmp" fromId="68" toId="76">
</dataflow>
<dataflow id="326" from="in_real_1_load" to="tmp" fromId="69" toId="76">
</dataflow>
<dataflow id="327" from="in_real_2_load" to="tmp" fromId="70" toId="76">
</dataflow>
<dataflow id="328" from="in_real_3_load" to="tmp" fromId="71" toId="76">
</dataflow>
<dataflow id="329" from="in_real_4_load" to="tmp" fromId="72" toId="76">
</dataflow>
<dataflow id="330" from="in_real_5_load" to="tmp" fromId="73" toId="76">
</dataflow>
<dataflow id="331" from="in_real_6_load" to="tmp" fromId="74" toId="76">
</dataflow>
<dataflow id="332" from="in_real_7_load" to="tmp" fromId="75" toId="76">
</dataflow>
<dataflow id="333" from="trunc_ln4" to="tmp" fromId="32" toId="76">
</dataflow>
<dataflow id="334" from="in_imag_0_addr" to="in_imag_0_load" fromId="24" toId="77">
</dataflow>
<dataflow id="335" from="in_imag_1_addr" to="in_imag_1_load" fromId="25" toId="78">
</dataflow>
<dataflow id="336" from="in_imag_2_addr" to="in_imag_2_load" fromId="26" toId="79">
</dataflow>
<dataflow id="337" from="in_imag_3_addr" to="in_imag_3_load" fromId="27" toId="80">
</dataflow>
<dataflow id="338" from="in_imag_4_addr" to="in_imag_4_load" fromId="28" toId="81">
</dataflow>
<dataflow id="339" from="in_imag_5_addr" to="in_imag_5_load" fromId="29" toId="82">
</dataflow>
<dataflow id="340" from="in_imag_6_addr" to="in_imag_6_load" fromId="30" toId="83">
</dataflow>
<dataflow id="341" from="in_imag_7_addr" to="in_imag_7_load" fromId="31" toId="84">
</dataflow>
<dataflow id="342" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp_4" fromId="323" toId="85">
</dataflow>
<dataflow id="343" from="in_imag_0_load" to="tmp_4" fromId="77" toId="85">
</dataflow>
<dataflow id="344" from="in_imag_1_load" to="tmp_4" fromId="78" toId="85">
</dataflow>
<dataflow id="345" from="in_imag_2_load" to="tmp_4" fromId="79" toId="85">
</dataflow>
<dataflow id="346" from="in_imag_3_load" to="tmp_4" fromId="80" toId="85">
</dataflow>
<dataflow id="347" from="in_imag_4_load" to="tmp_4" fromId="81" toId="85">
</dataflow>
<dataflow id="348" from="in_imag_5_load" to="tmp_4" fromId="82" toId="85">
</dataflow>
<dataflow id="349" from="in_imag_6_load" to="tmp_4" fromId="83" toId="85">
</dataflow>
<dataflow id="350" from="in_imag_7_load" to="tmp_4" fromId="84" toId="85">
</dataflow>
<dataflow id="351" from="trunc_ln4" to="tmp_4" fromId="32" toId="85">
</dataflow>
<dataflow id="352" from="trunc_ln4" to="switch_ln267" fromId="32" toId="86">
</dataflow>
<dataflow id="354" from="StgValue_353" to="switch_ln267" fromId="353" toId="86">
</dataflow>
<dataflow id="356" from="StgValue_355" to="switch_ln267" fromId="355" toId="86">
</dataflow>
<dataflow id="358" from="StgValue_357" to="switch_ln267" fromId="357" toId="86">
</dataflow>
<dataflow id="360" from="StgValue_359" to="switch_ln267" fromId="359" toId="86">
</dataflow>
<dataflow id="362" from="StgValue_361" to="switch_ln267" fromId="361" toId="86">
</dataflow>
<dataflow id="364" from="StgValue_363" to="switch_ln267" fromId="363" toId="86">
</dataflow>
<dataflow id="366" from="StgValue_365" to="switch_ln267" fromId="365" toId="86">
</dataflow>
<dataflow id="367" from="tmp" to="store_ln267" fromId="76" toId="87">
</dataflow>
<dataflow id="368" from="e_in_real_V_6_addr" to="store_ln267" fromId="58" toId="87">
</dataflow>
<dataflow id="369" from="tmp_4" to="store_ln267" fromId="85" toId="88">
</dataflow>
<dataflow id="370" from="e_in_imag_V_6_addr" to="store_ln267" fromId="66" toId="88">
</dataflow>
<dataflow id="371" from="tmp" to="store_ln267" fromId="76" toId="90">
</dataflow>
<dataflow id="372" from="e_in_real_V_5_addr" to="store_ln267" fromId="57" toId="90">
</dataflow>
<dataflow id="373" from="tmp_4" to="store_ln267" fromId="85" toId="91">
</dataflow>
<dataflow id="374" from="e_in_imag_V_5_addr" to="store_ln267" fromId="65" toId="91">
</dataflow>
<dataflow id="375" from="tmp" to="store_ln267" fromId="76" toId="93">
</dataflow>
<dataflow id="376" from="e_in_real_V_4_addr" to="store_ln267" fromId="56" toId="93">
</dataflow>
<dataflow id="377" from="tmp_4" to="store_ln267" fromId="85" toId="94">
</dataflow>
<dataflow id="378" from="e_in_imag_V_4_addr" to="store_ln267" fromId="64" toId="94">
</dataflow>
<dataflow id="379" from="tmp" to="store_ln267" fromId="76" toId="96">
</dataflow>
<dataflow id="380" from="e_in_real_V_3_addr" to="store_ln267" fromId="55" toId="96">
</dataflow>
<dataflow id="381" from="tmp_4" to="store_ln267" fromId="85" toId="97">
</dataflow>
<dataflow id="382" from="e_in_imag_V_3_addr" to="store_ln267" fromId="63" toId="97">
</dataflow>
<dataflow id="383" from="tmp" to="store_ln267" fromId="76" toId="99">
</dataflow>
<dataflow id="384" from="e_in_real_V_2_addr" to="store_ln267" fromId="54" toId="99">
</dataflow>
<dataflow id="385" from="tmp_4" to="store_ln267" fromId="85" toId="100">
</dataflow>
<dataflow id="386" from="e_in_imag_V_2_addr" to="store_ln267" fromId="62" toId="100">
</dataflow>
<dataflow id="387" from="tmp" to="store_ln267" fromId="76" toId="102">
</dataflow>
<dataflow id="388" from="e_in_real_V_1_addr" to="store_ln267" fromId="53" toId="102">
</dataflow>
<dataflow id="389" from="tmp_4" to="store_ln267" fromId="85" toId="103">
</dataflow>
<dataflow id="390" from="e_in_imag_V_1_addr" to="store_ln267" fromId="61" toId="103">
</dataflow>
<dataflow id="391" from="tmp" to="store_ln267" fromId="76" toId="105">
</dataflow>
<dataflow id="392" from="e_in_real_V_addr" to="store_ln267" fromId="52" toId="105">
</dataflow>
<dataflow id="393" from="tmp_4" to="store_ln267" fromId="85" toId="106">
</dataflow>
<dataflow id="394" from="e_in_imag_V_addr" to="store_ln267" fromId="60" toId="106">
</dataflow>
<dataflow id="395" from="tmp" to="store_ln267" fromId="76" toId="108">
</dataflow>
<dataflow id="396" from="e_in_real_V_7_addr" to="store_ln267" fromId="59" toId="108">
</dataflow>
<dataflow id="397" from="tmp_4" to="store_ln267" fromId="85" toId="109">
</dataflow>
<dataflow id="398" from="e_in_imag_V_7_addr" to="store_ln267" fromId="67" toId="109">
</dataflow>
<dataflow id="399" from="add_ln265" to="store_ln265" fromId="11" toId="111">
</dataflow>
<dataflow id="400" from="i" to="store_ln265" fromId="5" toId="111">
</dataflow>
<dataflow id="401" from="icmp_ln265" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="402" from="trunc_ln4" to="StgValue_3" fromId="32" toId="3">
</dataflow>
</dataflows>


</stg>
