Command: vcs -sverilog ./include/timescale.sv ./tb/class_bus.sv ./tb/class_inter.sv \
./tb/class_mybus.sv ./tb/class_packet2.sv ./tb/class_packet3.sv ./tb/class_packet.sv \
./tb/env.sv ./tb/interface.sv ./tb/mypackage.sv ./rtl/design.v ./tb/top.v -l comp.log \
-full64
                         Chronologic VCS (TM)
         Version H-2013.06_Full64 -- Fri Apr 19 01:25:34 2019
               Copyright (c) 1991-2013 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './include/timescale.sv'
Parsing design file './tb/class_bus.sv'
Parsing design file './tb/class_inter.sv'
Parsing design file './tb/class_mybus.sv'
Parsing design file './tb/class_packet2.sv'
Parsing design file './tb/class_packet3.sv'
Parsing design file './tb/class_packet.sv'
Parsing design file './tb/env.sv'
Parsing design file './tb/interface.sv'
Parsing design file './tb/mypackage.sv'
Parsing design file './rtl/design.v'
Parsing design file './tb/top.v'
Top Level Modules:
       top
TimeScale is 1 ns / 100 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module env
recompiling package p
recompiling package q
recompiling module top
All of 6 modules done
make[1]: Entering directory `/home/benben/workspace_test/sample/csrc'
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv     -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o \
5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /home/benben/tools/synopsys/VCS2013/amd64/lib/libzerosoft_rt_stubs.so \
/home/benben/tools/synopsys/VCS2013/amd64/lib/libvirsim.so /home/benben/tools/synopsys/VCS2013/amd64/lib/liberrorinf.so \
/home/benben/tools/synopsys/VCS2013/amd64/lib/libsnpsmalloc.so     /home/benben/tools/synopsys/VCS2013/amd64/lib/libvcsnew.so \
/home/benben/tools/synopsys/VCS2013/amd64/lib/libvcsucli.so /home/benben/tools/synopsys/VCS2013/amd64/lib/libuclinative.so \
/home/benben/tools/synopsys/VCS2013/amd64/lib/vcs_save_restore_new.o -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/benben/workspace_test/sample/csrc'
CPU time: .159 seconds to compile + .069 seconds to elab + .111 seconds to link
