(kicad_pcb (version 3) (host pcbnew "(2013-may-18)-stable")

  (general
    (links 1)
    (no_connects 1)
    (area 48.999999 99.949999 100.050001 130.050001)
    (thickness 1.6)
    (drawings 16)
    (tracks 0)
    (zones 0)
    (modules 3)
    (nets 2)
  )

  (page A3)
  (title_block 
    (title "full size mini-PCIe base card")
    (rev 1)
    (company moonpunch.org)
    (comment 1 "Released into the Public Domain wherever possible.")
  )

  (layers
    (15 F.Cu signal)
    (0 B.Cu signal)
    (16 B.Adhes user)
    (17 F.Adhes user)
    (18 B.Paste user)
    (19 F.Paste user)
    (20 B.SilkS user)
    (21 F.SilkS user)
    (22 B.Mask user)
    (23 F.Mask user)
    (24 Dwgs.User user)
    (25 Cmts.User user)
    (26 Eco1.User user hide)
    (27 Eco2.User user hide)
    (28 Edge.Cuts user)
  )

  (setup
    (last_trace_width 0.254)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.254)
    (segment_width 0.15)
    (edge_width 0.1)
    (via_size 0.6)
    (via_drill 0.3048)
    (via_min_size 0.6)
    (via_min_drill 0.299974)
    (uvia_size 0.508)
    (uvia_drill 0.127)
    (uvias_allowed no)
    (uvia_min_size 0.508)
    (uvia_min_drill 0.127)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 0.9 1)
    (pad_drill 0)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFBBF)
    (pcbplotparams
      (layerselection 284196865)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.150000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotothertext true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerber/))
  )

  (net 0 "")
  (net 1 GND)

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.254)
    (via_dia 0.6)
    (via_drill 0.3048)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (add_net "")
  )

  (net_class PCI ""
    (clearance 0.2)
    (trace_width 0.3)
    (via_dia 0.6)
    (via_drill 0.3048)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
    (add_net GND)
  )

  (net_class Power ""
    (clearance 0.2)
    (trace_width 0.4)
    (via_dia 0.6)
    (via_drill 0.3048)
    (uvia_dia 0.508)
    (uvia_drill 0.127)
  )

  (module miniPCIeConn   locked (layer F.Cu) (tedit 54A91326) (tstamp 54A9144B)
    (at 50.45 111.15)
    (path /53FF05BE)
    (fp_text reference J1 (at 2.5654 -3.2512 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value "mini-PCIe USB only" (at 2.8194 5.9182 90) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 smd rect (at 0 -7.95) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 3 smd rect (at 0 -7.15) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 5 smd rect (at 0 -6.35) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 7 smd rect (at 0 -5.55) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 9 smd rect (at 0 -4.75) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 11 smd rect (at 0 -3.95) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 13 smd rect (at 0 -3.15) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 15 smd rect (at 0 -2.35) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 2 smd rect (at 0 -7.55) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 17 smd rect (at 0 1.65) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 4 smd rect (at 0 -6.75) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 6 smd rect (at 0 -5.95) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 8 smd rect (at 0 -5.15) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 10 smd rect (at 0 -4.35) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 12 smd rect (at 0 -3.55) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 14 smd rect (at 0 -2.75) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 16 smd rect (at 0 -1.95) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 19 smd rect (at 0 2.45) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 21 smd rect (at 0 3.25) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 23 smd rect (at 0 4.05) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 25 smd rect (at 0 4.85) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 27 smd rect (at 0 5.65) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 29 smd rect (at 0 6.45) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 31 smd rect (at 0 7.25) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 33 smd rect (at 0 8.05) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 35 smd rect (at 0 8.85) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 37 smd rect (at 0 9.65) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 39 smd rect (at 0 10.45) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 41 smd rect (at 0 11.25) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 43 smd rect (at 0 12.05) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 45 smd rect (at 0 12.85) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 47 smd rect (at 0 13.65) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 49 smd rect (at 0 14.45) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 51 smd rect (at 0 15.25) (size 2.3 0.6)
      (layers F.Cu F.Paste F.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 18 smd rect (at 0 2.05) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 20 smd rect (at 0 2.85) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 22 smd rect (at 0 3.65) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 24 smd rect (at 0 4.45) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 26 smd rect (at 0 5.25) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 28 smd rect (at 0 6.05) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 30 smd rect (at 0 6.85) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 32 smd rect (at 0 7.65) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 34 smd rect (at 0 8.45) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 36 smd rect (at 0 9.25) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 38 smd rect (at 0 10.05) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 40 smd rect (at 0 10.85) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 42 smd rect (at 0 11.65) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 44 smd rect (at 0 12.45) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 46 smd rect (at 0 13.25) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 48 smd rect (at 0 14.05) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 50 smd rect (at 0 14.85) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
    (pad 52 smd rect (at 0 15.65) (size 2.3 0.6)
      (layers B.Cu B.Paste B.Mask)
      (solder_mask_margin 0.1)
      (clearance 0.1)
    )
  )

  (module MINI_PCIE_MOUNTING_HOLE   locked (layer F.Cu) (tedit 55D1A773) (tstamp 54A91485)
    (at 97.1 102.9)
    (descr "1 pin")
    (tags "CONN DEV")
    (path /55D1A6E9)
    (fp_text reference MOUNTING_HOLE_1 (at 0 -3.6) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_text value CONN_1 (at 0 3.9) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 1.27) (end -1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.1524))
    (pad 1 thru_hole rect (at 0 0) (size 5.8 5.8) (drill 2.6)
      (layers *.Cu *.Mask F.SilkS)
      (net 1 GND)
      (solder_mask_margin 0.1524)
      (clearance 0.1524)
    )
  )

  (module MINI_PCIE_MOUNTING_HOLE   locked (layer F.Cu) (tedit 55D1A773) (tstamp 54A7F2E0)
    (at 97.1 127.1)
    (descr "1 pin")
    (tags "CONN DEV")
    (path /55D1A6D8)
    (fp_text reference MOUNTING_HOLE_2 (at 0 -3.6) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_text value CONN_1 (at 0 3.9) (layer F.SilkS) hide
      (effects (font (size 0.762 0.762) (thickness 0.1524)))
    )
    (fp_line (start 1.27 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start -1.27 1.27) (end -1.27 -1.27) (layer F.SilkS) (width 0.1524))
    (fp_line (start 1.27 -1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.1524))
    (pad 1 thru_hole rect (at 0 0) (size 5.8 5.8) (drill 2.6)
      (layers *.Cu *.Mask F.SilkS)
      (net 1 GND)
      (solder_mask_margin 0.1524)
      (clearance 0.1524)
    )
  )

  (gr_text "Notes:\n--------\n\nCard type: This is a full-sized mini-PCIe card. For half-sized or dual use cards see the original specs.\n\nPCB printing: 1mm thickness according to the mini-PCIe specifications\n\n" (at 50 80) (layer F.Cu)
    (effects (font (size 1.5 1.5) (thickness 0.3)) (justify left))
  )
  (gr_arc (start 52.3 111.15) (end 52.3 110.4) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_arc (start 52.3 111.15) (end 53.05 111.15) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 49.05 110.4) (end 52.3 110.4) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 49.05 111.9) (end 52.3 111.9) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 49.05 127.85) (end 49.05 111.9) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 49.05 102.15) (end 49.05 110.4) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 51.45 102.15) (end 49.05 102.15) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 51.45 127.85) (end 49.05 127.85) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_arc (start 51.45 101.35) (end 52.25 101.35) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_arc (start 51.45 128.65) (end 51.45 127.85) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 52.25 130) (end 52.25 128.65) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 52.25 100) (end 52.25 101.35) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 130) (end 52.25 130) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 100) (end 52.25 100) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 100) (end 100 130) (angle 90) (layer Edge.Cuts) (width 0.1))

)
