Loading plugins phase: Elapsed time ==> 0s.319ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -d CY8C5888LTI-LP097 -s R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.429ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.253ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -dcpsoc3 Test_02.v -verilog
======================================================================

======================================================================
Compiling:  Test_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -dcpsoc3 Test_02.v -verilog
======================================================================

======================================================================
Compiling:  Test_02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -dcpsoc3 -verilog Test_02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Aug 31 17:52:36 2019


======================================================================
Compiling:  Test_02.v
Program  :   vpp
Options  :    -yv2 -q10 Test_02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Aug 31 17:52:36 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test_02.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Test_02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -dcpsoc3 -verilog Test_02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Aug 31 17:52:38 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\codegentemp\Test_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\codegentemp\Test_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Test_02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -dcpsoc3 -verilog Test_02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Aug 31 17:52:43 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\codegentemp\Test_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\codegentemp\Test_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_R:Net_1129\
	\QuadDec_R:Cnt16:Net_82\
	\QuadDec_R:Cnt16:Net_95\
	\QuadDec_R:Cnt16:Net_91\
	\QuadDec_R:Cnt16:Net_102\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_L:PWMUDB:km_run\
	\PWM_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_L:PWMUDB:capt_rising\
	\PWM_L:PWMUDB:capt_falling\
	\PWM_L:PWMUDB:trig_rise\
	\PWM_L:PWMUDB:trig_fall\
	\PWM_L:PWMUDB:sc_kill\
	\PWM_L:PWMUDB:min_kill\
	\PWM_L:PWMUDB:km_tc\
	\PWM_L:PWMUDB:db_tc\
	\PWM_L:PWMUDB:dith_sel\
	\PWM_L:Net_101\
	\PWM_L:Net_96\
	\PWM_L:PWMUDB:MODULE_1:b_31\
	\PWM_L:PWMUDB:MODULE_1:b_30\
	\PWM_L:PWMUDB:MODULE_1:b_29\
	\PWM_L:PWMUDB:MODULE_1:b_28\
	\PWM_L:PWMUDB:MODULE_1:b_27\
	\PWM_L:PWMUDB:MODULE_1:b_26\
	\PWM_L:PWMUDB:MODULE_1:b_25\
	\PWM_L:PWMUDB:MODULE_1:b_24\
	\PWM_L:PWMUDB:MODULE_1:b_23\
	\PWM_L:PWMUDB:MODULE_1:b_22\
	\PWM_L:PWMUDB:MODULE_1:b_21\
	\PWM_L:PWMUDB:MODULE_1:b_20\
	\PWM_L:PWMUDB:MODULE_1:b_19\
	\PWM_L:PWMUDB:MODULE_1:b_18\
	\PWM_L:PWMUDB:MODULE_1:b_17\
	\PWM_L:PWMUDB:MODULE_1:b_16\
	\PWM_L:PWMUDB:MODULE_1:b_15\
	\PWM_L:PWMUDB:MODULE_1:b_14\
	\PWM_L:PWMUDB:MODULE_1:b_13\
	\PWM_L:PWMUDB:MODULE_1:b_12\
	\PWM_L:PWMUDB:MODULE_1:b_11\
	\PWM_L:PWMUDB:MODULE_1:b_10\
	\PWM_L:PWMUDB:MODULE_1:b_9\
	\PWM_L:PWMUDB:MODULE_1:b_8\
	\PWM_L:PWMUDB:MODULE_1:b_7\
	\PWM_L:PWMUDB:MODULE_1:b_6\
	\PWM_L:PWMUDB:MODULE_1:b_5\
	\PWM_L:PWMUDB:MODULE_1:b_4\
	\PWM_L:PWMUDB:MODULE_1:b_3\
	\PWM_L:PWMUDB:MODULE_1:b_2\
	\PWM_L:PWMUDB:MODULE_1:b_1\
	\PWM_L:PWMUDB:MODULE_1:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_833
	Net_827
	Net_824
	\PWM_L:Net_113\
	\PWM_L:Net_107\
	\PWM_L:Net_114\
	\PWM_R:PWMUDB:km_run\
	\PWM_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_R:PWMUDB:capt_rising\
	\PWM_R:PWMUDB:capt_falling\
	\PWM_R:PWMUDB:trig_rise\
	\PWM_R:PWMUDB:trig_fall\
	\PWM_R:PWMUDB:sc_kill\
	\PWM_R:PWMUDB:min_kill\
	\PWM_R:PWMUDB:km_tc\
	\PWM_R:PWMUDB:db_tc\
	\PWM_R:PWMUDB:dith_sel\
	\PWM_R:Net_101\
	\PWM_R:Net_96\
	\PWM_R:PWMUDB:MODULE_2:b_31\
	\PWM_R:PWMUDB:MODULE_2:b_30\
	\PWM_R:PWMUDB:MODULE_2:b_29\
	\PWM_R:PWMUDB:MODULE_2:b_28\
	\PWM_R:PWMUDB:MODULE_2:b_27\
	\PWM_R:PWMUDB:MODULE_2:b_26\
	\PWM_R:PWMUDB:MODULE_2:b_25\
	\PWM_R:PWMUDB:MODULE_2:b_24\
	\PWM_R:PWMUDB:MODULE_2:b_23\
	\PWM_R:PWMUDB:MODULE_2:b_22\
	\PWM_R:PWMUDB:MODULE_2:b_21\
	\PWM_R:PWMUDB:MODULE_2:b_20\
	\PWM_R:PWMUDB:MODULE_2:b_19\
	\PWM_R:PWMUDB:MODULE_2:b_18\
	\PWM_R:PWMUDB:MODULE_2:b_17\
	\PWM_R:PWMUDB:MODULE_2:b_16\
	\PWM_R:PWMUDB:MODULE_2:b_15\
	\PWM_R:PWMUDB:MODULE_2:b_14\
	\PWM_R:PWMUDB:MODULE_2:b_13\
	\PWM_R:PWMUDB:MODULE_2:b_12\
	\PWM_R:PWMUDB:MODULE_2:b_11\
	\PWM_R:PWMUDB:MODULE_2:b_10\
	\PWM_R:PWMUDB:MODULE_2:b_9\
	\PWM_R:PWMUDB:MODULE_2:b_8\
	\PWM_R:PWMUDB:MODULE_2:b_7\
	\PWM_R:PWMUDB:MODULE_2:b_6\
	\PWM_R:PWMUDB:MODULE_2:b_5\
	\PWM_R:PWMUDB:MODULE_2:b_4\
	\PWM_R:PWMUDB:MODULE_2:b_3\
	\PWM_R:PWMUDB:MODULE_2:b_2\
	\PWM_R:PWMUDB:MODULE_2:b_1\
	\PWM_R:PWMUDB:MODULE_2:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_857
	Net_851
	Net_848
	\PWM_R:Net_113\
	\PWM_R:Net_107\
	\PWM_R:Net_114\
	\UART:BUART:reset_sr\
	Net_873
	Net_874
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_868
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\S1_Timer:Net_260\
	Net_886
	\S1_Timer:Net_53\
	\S1_Timer:TimerUDB:ctrl_ten\
	\S1_Timer:TimerUDB:ctrl_tmode_1\
	\S1_Timer:TimerUDB:ctrl_tmode_0\
	Net_885
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:lt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:gt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:gte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:lte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:neq\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\S1_Timer:TimerUDB:zeros_3\
	\S1_Timer:TimerUDB:zeros_2\
	\S1_Timer:Net_102\
	\S1_Timer:Net_266\
	\Servo_PWM:PWMUDB:km_run\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Servo_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Servo_PWM:PWMUDB:capt_rising\
	\Servo_PWM:PWMUDB:capt_falling\
	\Servo_PWM:PWMUDB:trig_rise\
	\Servo_PWM:PWMUDB:trig_fall\
	\Servo_PWM:PWMUDB:sc_kill\
	\Servo_PWM:PWMUDB:min_kill\
	\Servo_PWM:PWMUDB:km_tc\
	\Servo_PWM:PWMUDB:db_tc\
	\Servo_PWM:PWMUDB:dith_sel\
	\Servo_PWM:PWMUDB:compare2\
	\Servo_PWM:Net_101\
	Net_972
	Net_973
	\Servo_PWM:PWMUDB:MODULE_10:b_31\
	\Servo_PWM:PWMUDB:MODULE_10:b_30\
	\Servo_PWM:PWMUDB:MODULE_10:b_29\
	\Servo_PWM:PWMUDB:MODULE_10:b_28\
	\Servo_PWM:PWMUDB:MODULE_10:b_27\
	\Servo_PWM:PWMUDB:MODULE_10:b_26\
	\Servo_PWM:PWMUDB:MODULE_10:b_25\
	\Servo_PWM:PWMUDB:MODULE_10:b_24\
	\Servo_PWM:PWMUDB:MODULE_10:b_23\
	\Servo_PWM:PWMUDB:MODULE_10:b_22\
	\Servo_PWM:PWMUDB:MODULE_10:b_21\
	\Servo_PWM:PWMUDB:MODULE_10:b_20\
	\Servo_PWM:PWMUDB:MODULE_10:b_19\
	\Servo_PWM:PWMUDB:MODULE_10:b_18\
	\Servo_PWM:PWMUDB:MODULE_10:b_17\
	\Servo_PWM:PWMUDB:MODULE_10:b_16\
	\Servo_PWM:PWMUDB:MODULE_10:b_15\
	\Servo_PWM:PWMUDB:MODULE_10:b_14\
	\Servo_PWM:PWMUDB:MODULE_10:b_13\
	\Servo_PWM:PWMUDB:MODULE_10:b_12\
	\Servo_PWM:PWMUDB:MODULE_10:b_11\
	\Servo_PWM:PWMUDB:MODULE_10:b_10\
	\Servo_PWM:PWMUDB:MODULE_10:b_9\
	\Servo_PWM:PWMUDB:MODULE_10:b_8\
	\Servo_PWM:PWMUDB:MODULE_10:b_7\
	\Servo_PWM:PWMUDB:MODULE_10:b_6\
	\Servo_PWM:PWMUDB:MODULE_10:b_5\
	\Servo_PWM:PWMUDB:MODULE_10:b_4\
	\Servo_PWM:PWMUDB:MODULE_10:b_3\
	\Servo_PWM:PWMUDB:MODULE_10:b_2\
	\Servo_PWM:PWMUDB:MODULE_10:b_1\
	\Servo_PWM:PWMUDB:MODULE_10:b_0\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_31\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_30\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_29\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_28\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_27\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_26\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_25\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_24\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_31\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_30\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_29\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_28\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_27\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_26\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_25\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_24\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_23\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_22\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_21\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_20\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_19\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_18\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_17\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_16\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_15\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_14\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_13\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_12\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_11\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_10\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_9\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_8\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_7\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_6\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_5\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_4\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_3\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_2\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_1\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:b_0\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_31\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_30\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_29\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_28\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_27\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_26\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_25\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_24\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_23\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_22\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_21\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_20\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_19\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_18\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_17\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_16\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_15\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_14\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_13\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_12\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_11\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_10\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_9\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_8\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_7\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_6\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_5\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_4\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_3\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_2\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_974
	Net_971
	\Servo_PWM:Net_113\
	\Servo_PWM:Net_107\
	\Servo_PWM:Net_114\
	\Color_Timer:Net_260\
	Net_993
	\Color_Timer:Net_53\
	\Color_Timer:TimerUDB:ctrl_ten\
	\Color_Timer:TimerUDB:ctrl_cmode_0\
	\Color_Timer:TimerUDB:ctrl_tmode_1\
	\Color_Timer:TimerUDB:ctrl_tmode_0\
	\Color_Timer:TimerUDB:ctrl_ic_1\
	\Color_Timer:TimerUDB:ctrl_ic_0\
	Net_992
	\Color_Timer:TimerUDB:zeros_3\
	\Color_Timer:Net_102\
	\Color_Timer:Net_266\
	Net_996
	\Color_Counter:Net_49\
	\Color_Counter:Net_82\
	\Color_Counter:Net_95\
	\Color_Counter:Net_91\
	\Color_Counter:Net_102\
	\Color_Counter:CounterUDB:ctrl_cmod_2\
	\Color_Counter:CounterUDB:ctrl_cmod_1\
	\Color_Counter:CounterUDB:ctrl_cmod_0\
	Net_997
	Net_1013
	Net_1014
	Net_1015
	Net_1017
	Net_1018
	Net_1019
	Net_1020
	\S2_Timer:Net_260\
	Net_1059
	\S2_Timer:Net_53\
	\S2_Timer:TimerUDB:ctrl_ten\
	\S2_Timer:TimerUDB:ctrl_tmode_1\
	\S2_Timer:TimerUDB:ctrl_tmode_0\
	Net_1058
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:lt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:gt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:gte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:lte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:neq\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\S2_Timer:TimerUDB:zeros_3\
	\S2_Timer:TimerUDB:zeros_2\
	\S2_Timer:Net_102\
	\S2_Timer:Net_266\

    Synthesized names
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_31\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_30\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_29\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_28\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_27\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_26\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_25\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_24\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_23\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_22\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_21\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_20\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_19\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_18\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_17\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_16\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_15\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_14\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_13\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_12\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_11\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_10\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_9\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_8\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_7\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_6\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_5\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_4\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_3\
	\Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 539 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Net_1229\ to one
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:underflow\ to \QuadDec_R:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:tc_i\ to \QuadDec_R:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_R:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Net_1229\ to one
Aliasing tmpOE__PhaseA_L_net_0 to one
Aliasing tmpOE__PhaseB_L_net_0 to one
Aliasing tmpOE__PhaseA_R_net_0 to one
Aliasing tmpOE__PhaseB_R_net_0 to one
Aliasing \PWM_L:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:trig_out\ to one
Aliasing Net_799 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:final_kill\ to one
Aliasing \PWM_L:PWMUDB:dith_count_1\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:dith_count_0\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:final_kill_reg\\R\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cs_addr_0\ to \PWM_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_L:PWMUDB:pwm_temp\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_R:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:trig_out\ to one
Aliasing Net_621 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:final_kill\ to one
Aliasing \PWM_R:PWMUDB:dith_count_1\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:dith_count_0\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:final_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cs_addr_0\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:pwm_temp\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:HalfDuplexSend\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_status_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Forward_L_net_0 to one
Aliasing tmpOE__Backward_L_net_0 to one
Aliasing tmpOE__Forwad_R_net_0 to one
Aliasing tmpOE__Backward_R_net_0 to one
Aliasing tmpOE__limitSW_2_net_0 to one
Aliasing tmpOE__limitSW_1_net_0 to one
Aliasing \S1_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S1_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S1_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_0\ to \S1_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S1_Echo_net_0 to one
Aliasing tmpOE__S1_Trigger_net_0 to one
Aliasing tmpOE__Inbuilt_LED_net_0 to one
Aliasing tmpOE__Test_LED_net_0 to one
Aliasing \Servo_PWM:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:trig_out\ to one
Aliasing Net_970 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:final_kill\ to one
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:cmp2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\R\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:cs_addr_0\ to \Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Servo_PWM:PWMUDB:pwm1_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:pwm2_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Servo1_net_0 to one
Aliasing \Color_Timer:TimerUDB:ctrl_cmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:trigger_enable\ to one
Aliasing \Color_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_0\ to \Color_Timer:TimerUDB:tc_i\
Aliasing \Color_Counter:Net_89\ to one
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_0\ to one
Aliasing \Color_Counter:CounterUDB:tc_i\ to \Color_Counter:CounterUDB:reload_tc\
Aliasing \Control_Reg_Color:clk\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Control_Reg_Color:rst\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__ColorS_Out_net_0 to one
Aliasing tmpOE__Color_S0_net_0 to one
Aliasing tmpOE__Color_S1_net_0 to one
Aliasing tmpOE__Color_S2_net_0 to one
Aliasing tmpOE__Color_S3_net_0 to one
Aliasing tmpOE__Color_LED_net_0 to one
Aliasing tmpOE__RED_LED_net_0 to one
Aliasing tmpOE__GREEN_LED_net_0 to one
Aliasing tmpOE__BLUE_LED_net_0 to one
Aliasing \S2_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S2_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODIN13_1\ to \S2_Timer:TimerUDB:sIntCapCount:MODIN11_1\
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODIN13_0\ to \S2_Timer:TimerUDB:sIntCapCount:MODIN11_0\
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S2_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_0\ to \S2_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S2_Echo_net_0 to one
Aliasing tmpOE__S2_Trigger_net_0 to one
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:tc_i_reg\\D\ to \PWM_L:PWMUDB:status_2\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:tc_i_reg\\D\ to \PWM_R:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_break_status\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Servo_PWM:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Servo_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Servo_PWM:PWMUDB:prevCompare1\\D\ to \Servo_PWM:PWMUDB:pwm_temp\
Aliasing \Servo_PWM:PWMUDB:tc_i_reg\\D\ to \Servo_PWM:PWMUDB:status_2\
Aliasing \Color_Timer:TimerUDB:capture_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:capture_out_reg_i\\D\ to \Color_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Color_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Color_Counter:CounterUDB:prevCompare\\D\
Removing Rhs of wire \QuadDec_L:Net_1275\[2] = \QuadDec_L:Cnt16:Net_49\[3]
Removing Rhs of wire \QuadDec_L:Net_1275\[2] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[62]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[5] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[18] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Rhs of wire zero[22] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[31] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[33] = zero[22]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[34] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[32]
Removing Rhs of wire \QuadDec_L:Net_1260\[38] = \QuadDec_L:bQuadDec:state_2\[176]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[40] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[41] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[42] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[43]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[44] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[45]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[46] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[47]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[48] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[49]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[50] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[36]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[51] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[52]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[53] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[54]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[56] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[57]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[58] = \QuadDec_L:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[61] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[39]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[64]
Removing Rhs of wire \QuadDec_L:Net_1264\[67] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[66]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[71] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[72] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[73] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[70]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[74] = \QuadDec_L:Cnt16:CounterUDB:reload\[37]
Removing Lhs of wire \QuadDec_L:Net_1290\[151] = \QuadDec_L:Net_1275\[2]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[174] = \QuadDec_L:Net_1232\[175]
Removing Lhs of wire \QuadDec_L:Net_1232\[175] = one[12]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[177] = \QuadDec_L:bQuadDec:state_3\[178]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[181] = \QuadDec_L:Net_530\[182]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[183] = \QuadDec_L:Net_611\[184]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[185] = \QuadDec_L:Net_1260\[38]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[186] = \QuadDec_L:bQuadDec:error\[177]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[187] = zero[22]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[188] = zero[22]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[189] = zero[22]
Removing Lhs of wire \QuadDec_L:Net_1229\[194] = one[12]
Removing Lhs of wire \QuadDec_L:Net_1272\[195] = \QuadDec_L:Net_1264\[67]
Removing Rhs of wire \QuadDec_R:Net_1275\[199] = \QuadDec_R:Cnt16:Net_49\[200]
Removing Rhs of wire \QuadDec_R:Net_1275\[199] = \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\[256]
Removing Lhs of wire \QuadDec_R:Cnt16:Net_89\[202] = \QuadDec_R:Net_1251\[203]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\[212] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\[213] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\[225] = \QuadDec_R:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_rising\[227] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_falling\[228] = \QuadDec_R:Cnt16:CounterUDB:prevCapture\[226]
Removing Rhs of wire \QuadDec_R:Net_1260\[232] = \QuadDec_R:bQuadDec:state_2\[370]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:final_enable\[234] = \QuadDec_R:Cnt16:CounterUDB:control_7\[217]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:counter_enable\[235] = \QuadDec_R:Cnt16:CounterUDB:control_7\[217]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_0\[236] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\[237]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_1\[238] = \QuadDec_R:Cnt16:CounterUDB:per_zero\[239]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_2\[240] = \QuadDec_R:Cnt16:CounterUDB:overflow_status\[241]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_3\[242] = \QuadDec_R:Cnt16:CounterUDB:underflow_status\[243]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:status_4\[244] = \QuadDec_R:Cnt16:CounterUDB:hwCapture\[230]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_5\[245] = \QuadDec_R:Cnt16:CounterUDB:fifo_full\[246]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_6\[247] = \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\[248]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow\[250] = \QuadDec_R:Cnt16:CounterUDB:per_FF\[251]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow\[252] = \QuadDec_R:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_i\[255] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[233]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[257] = \QuadDec_R:Cnt16:CounterUDB:cmp_equal\[258]
Removing Rhs of wire \QuadDec_R:Net_1264\[261] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\[260]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:dp_dir\[265] = \QuadDec_R:Net_1251\[203]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\[266] = \QuadDec_R:Net_1251\[203]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\[267] = \QuadDec_R:Cnt16:CounterUDB:count_enable\[264]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\[268] = \QuadDec_R:Cnt16:CounterUDB:reload\[231]
Removing Lhs of wire \QuadDec_R:Net_1290\[345] = \QuadDec_R:Net_1275\[199]
Removing Lhs of wire \QuadDec_R:bQuadDec:index_filt\[368] = \QuadDec_R:Net_1232\[369]
Removing Lhs of wire \QuadDec_R:Net_1232\[369] = one[12]
Removing Rhs of wire \QuadDec_R:bQuadDec:error\[371] = \QuadDec_R:bQuadDec:state_3\[372]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_0\[375] = \QuadDec_R:Net_530\[376]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_1\[377] = \QuadDec_R:Net_611\[378]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_2\[379] = \QuadDec_R:Net_1260\[232]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_3\[380] = \QuadDec_R:bQuadDec:error\[371]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_4\[381] = zero[22]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_5\[382] = zero[22]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_6\[383] = zero[22]
Removing Lhs of wire \QuadDec_R:Net_1229\[388] = one[12]
Removing Lhs of wire \QuadDec_R:Net_1272\[389] = \QuadDec_R:Net_1264\[261]
Removing Lhs of wire tmpOE__PhaseA_L_net_0[392] = one[12]
Removing Lhs of wire tmpOE__PhaseB_L_net_0[397] = one[12]
Removing Lhs of wire tmpOE__PhaseA_R_net_0[402] = one[12]
Removing Lhs of wire tmpOE__PhaseB_R_net_0[407] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:ctrl_enable\[426] = \PWM_L:PWMUDB:control_7\[418]
Removing Lhs of wire \PWM_L:PWMUDB:hwCapture\[436] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:hwEnable\[437] = \PWM_L:PWMUDB:control_7\[418]
Removing Lhs of wire \PWM_L:PWMUDB:trig_out\[441] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\R\[443] = zero[22]
Removing Lhs of wire Net_799[444] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\S\[445] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_enable\[446] = \PWM_L:PWMUDB:runmode_enable\[442]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\R\[450] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\S\[451] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\R\[452] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\S\[453] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill\[456] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\[460] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\[748]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\[462] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\[749]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\R\[463] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\S\[464] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\R\[465] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\S\[466] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:status_6\[469] = zero[22]
Removing Rhs of wire \PWM_L:PWMUDB:status_5\[470] = \PWM_L:PWMUDB:final_kill_reg\[485]
Removing Lhs of wire \PWM_L:PWMUDB:status_4\[471] = zero[22]
Removing Rhs of wire \PWM_L:PWMUDB:status_3\[472] = \PWM_L:PWMUDB:fifo_full\[492]
Removing Rhs of wire \PWM_L:PWMUDB:status_1\[474] = \PWM_L:PWMUDB:cmp2_status_reg\[484]
Removing Rhs of wire \PWM_L:PWMUDB:status_0\[475] = \PWM_L:PWMUDB:cmp1_status_reg\[483]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\R\[486] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\S\[487] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\R\[488] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\S\[489] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\R\[490] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\S\[491] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_2\[493] = \PWM_L:PWMUDB:tc_i\[448]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_1\[494] = \PWM_L:PWMUDB:runmode_enable\[442]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_0\[495] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:compare1\[576] = \PWM_L:PWMUDB:cmp1_less\[547]
Removing Lhs of wire \PWM_L:PWMUDB:compare2\[577] = \PWM_L:PWMUDB:cmp2_less\[550]
Removing Rhs of wire Net_825[587] = \PWM_L:PWMUDB:pwm1_i_reg\[580]
Removing Rhs of wire Net_826[588] = \PWM_L:PWMUDB:pwm2_i_reg\[582]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_temp\[589] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\[630] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\[631] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\[632] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\[633] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\[634] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\[635] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\[636] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\[637] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\[638] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\[639] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\[640] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\[641] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\[642] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\[643] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\[644] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\[645] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\[646] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\[647] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\[648] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\[649] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\[650] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\[651] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\[652] = \PWM_L:PWMUDB:MODIN1_1\[653]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_1\[653] = \PWM_L:PWMUDB:dith_count_1\[459]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\[654] = \PWM_L:PWMUDB:MODIN1_0\[655]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_0\[655] = \PWM_L:PWMUDB:dith_count_0\[461]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[787] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[788] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:ctrl_enable\[808] = \PWM_R:PWMUDB:control_7\[800]
Removing Lhs of wire \PWM_R:PWMUDB:hwCapture\[818] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:hwEnable\[819] = \PWM_R:PWMUDB:control_7\[800]
Removing Lhs of wire \PWM_R:PWMUDB:trig_out\[823] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\R\[825] = zero[22]
Removing Lhs of wire Net_621[826] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\S\[827] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_enable\[828] = \PWM_R:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\R\[832] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\S\[833] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\R\[834] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\S\[835] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill\[838] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_1\[842] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\[1130]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_2_0\[844] = \PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\[1131]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\R\[845] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\S\[846] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\R\[847] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\S\[848] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:status_6\[851] = zero[22]
Removing Rhs of wire \PWM_R:PWMUDB:status_5\[852] = \PWM_R:PWMUDB:final_kill_reg\[867]
Removing Lhs of wire \PWM_R:PWMUDB:status_4\[853] = zero[22]
Removing Rhs of wire \PWM_R:PWMUDB:status_3\[854] = \PWM_R:PWMUDB:fifo_full\[874]
Removing Rhs of wire \PWM_R:PWMUDB:status_1\[856] = \PWM_R:PWMUDB:cmp2_status_reg\[866]
Removing Rhs of wire \PWM_R:PWMUDB:status_0\[857] = \PWM_R:PWMUDB:cmp1_status_reg\[865]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\R\[868] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\S\[869] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\R\[870] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\S\[871] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\R\[872] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\S\[873] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_2\[875] = \PWM_R:PWMUDB:tc_i\[830]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_1\[876] = \PWM_R:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_0\[877] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:compare1\[958] = \PWM_R:PWMUDB:cmp1_less\[929]
Removing Lhs of wire \PWM_R:PWMUDB:compare2\[959] = \PWM_R:PWMUDB:cmp2_less\[932]
Removing Rhs of wire Net_849[969] = \PWM_R:PWMUDB:pwm1_i_reg\[962]
Removing Rhs of wire Net_850[970] = \PWM_R:PWMUDB:pwm2_i_reg\[964]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_temp\[971] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_23\[1012] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_22\[1013] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_21\[1014] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_20\[1015] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_19\[1016] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_18\[1017] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_17\[1018] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_16\[1019] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_15\[1020] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_14\[1021] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_13\[1022] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_12\[1023] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_11\[1024] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_10\[1025] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_9\[1026] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_8\[1027] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_7\[1028] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_6\[1029] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_5\[1030] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_4\[1031] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_3\[1032] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_2\[1033] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_1\[1034] = \PWM_R:PWMUDB:MODIN2_1\[1035]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_1\[1035] = \PWM_R:PWMUDB:dith_count_1\[841]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:a_0\[1036] = \PWM_R:PWMUDB:MODIN2_0\[1037]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN2_0\[1037] = \PWM_R:PWMUDB:dith_count_0\[843]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1169] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1170] = one[12]
Removing Lhs of wire tmpOE__Tx_1_net_0[1183] = one[12]
Removing Lhs of wire tmpOE__Rx_1_net_0[1190] = one[12]
Removing Lhs of wire \UART:Net_61\[1197] = \UART:Net_9\[1196]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1201] = zero[22]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1202] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1203] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1204] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1205] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1206] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1207] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1208] = zero[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1219] = \UART:BUART:tx_bitclk_dp\[1255]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1265] = \UART:BUART:tx_counter_dp\[1256]
Removing Lhs of wire \UART:BUART:tx_status_6\[1266] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[1267] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[1268] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[1270] = \UART:BUART:tx_fifo_empty\[1233]
Removing Lhs of wire \UART:BUART:tx_status_3\[1272] = \UART:BUART:tx_fifo_notfull\[1232]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1332] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[1339] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1350]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[1341] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[1342] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1367]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1343] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1381]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1344] = \UART:BUART:sRX:s23Poll:MODIN3_1\[1345]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1345] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1346] = \UART:BUART:sRX:s23Poll:MODIN3_0\[1347]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1347] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1353] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1354] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1355] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1356] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1357] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1358] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1359] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1360] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1361] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1362] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1363] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1364] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1369] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1370] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1371] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1372] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1373] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1374] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1375] = \UART:BUART:pollcount_1\[1338]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1376] = \UART:BUART:pollcount_0\[1340]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1377] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1378] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_1\[1385] = zero[22]
Removing Rhs of wire \UART:BUART:rx_status_2\[1386] = \UART:BUART:rx_parity_error_status\[1387]
Removing Rhs of wire \UART:BUART:rx_status_3\[1388] = \UART:BUART:rx_stop_bit_error\[1389]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1399] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1448]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1403] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1470]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1404] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1405] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1406] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1407] = \UART:BUART:sRX:MODIN6_6\[1408]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1408] = \UART:BUART:rx_count_6\[1327]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1409] = \UART:BUART:sRX:MODIN6_5\[1410]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1410] = \UART:BUART:rx_count_5\[1328]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1411] = \UART:BUART:sRX:MODIN6_4\[1412]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1412] = \UART:BUART:rx_count_4\[1329]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1413] = \UART:BUART:sRX:MODIN6_3\[1414]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1414] = \UART:BUART:rx_count_3\[1330]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1415] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1416] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1417] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1418] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1419] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1420] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1421] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1422] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1423] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1424] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1425] = \UART:BUART:rx_count_6\[1327]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1426] = \UART:BUART:rx_count_5\[1328]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1427] = \UART:BUART:rx_count_4\[1329]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1428] = \UART:BUART:rx_count_3\[1330]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1429] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1430] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1431] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1432] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1433] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1434] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1435] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1450] = \UART:BUART:rx_postpoll\[1286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1451] = \UART:BUART:rx_parity_bit\[1402]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1452] = \UART:BUART:rx_postpoll\[1286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1453] = \UART:BUART:rx_parity_bit\[1402]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1454] = \UART:BUART:rx_postpoll\[1286]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1455] = \UART:BUART:rx_parity_bit\[1402]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1457] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1458] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1456]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1459] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1456]
Removing Lhs of wire tmpOE__Forward_L_net_0[1481] = one[12]
Removing Lhs of wire tmpOE__Backward_L_net_0[1487] = one[12]
Removing Lhs of wire tmpOE__Forwad_R_net_0[1493] = one[12]
Removing Lhs of wire tmpOE__Backward_R_net_0[1499] = one[12]
Removing Lhs of wire tmpOE__limitSW_2_net_0[1505] = one[12]
Removing Lhs of wire tmpOE__limitSW_1_net_0[1511] = one[12]
Removing Rhs of wire Net_1062[1517] = \S1_Timer:Net_55\[1518]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_enable\[1534] = \S1_Timer:TimerUDB:control_7\[1526]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_cmode_1\[1536] = one[12]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_cmode_0\[1537] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_ic_1\[1540] = \S1_Timer:TimerUDB:control_1\[1532]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_ic_0\[1541] = \S1_Timer:TimerUDB:control_0\[1533]
Removing Rhs of wire \S1_Timer:TimerUDB:timer_enable\[1546] = \S1_Timer:TimerUDB:runmode_enable\[1620]
Removing Rhs of wire \S1_Timer:TimerUDB:run_mode\[1547] = \S1_Timer:TimerUDB:hwEnable_reg\[1548]
Removing Lhs of wire \S1_Timer:TimerUDB:trigger_enable\[1550] = one[12]
Removing Lhs of wire \S1_Timer:TimerUDB:tc_i\[1552] = \S1_Timer:TimerUDB:status_tc\[1549]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1559] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1598]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[1560] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1615]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[1562] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1616]
Removing Lhs of wire \S1_Timer:TimerUDB:capt_fifo_load_int\[1564] = \S1_Timer:TimerUDB:capt_int_temp\[1563]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1565] = MODIN7_1[1566]
Removing Rhs of wire MODIN7_1[1566] = \S1_Timer:TimerUDB:int_capt_count_1\[1557]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1567] = MODIN7_0[1568]
Removing Rhs of wire MODIN7_0[1568] = \S1_Timer:TimerUDB:int_capt_count_0\[1561]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1569] = MODIN8_1[1570]
Removing Rhs of wire MODIN8_1[1570] = \S1_Timer:TimerUDB:control_1\[1532]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1571] = MODIN8_0[1572]
Removing Rhs of wire MODIN8_0[1572] = \S1_Timer:TimerUDB:control_0\[1533]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1573] = MODIN7_1[1566]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1574] = MODIN7_0[1568]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1575] = MODIN8_1[1570]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1576] = MODIN8_0[1572]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1577] = MODIN7_1[1566]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1578] = MODIN7_0[1568]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1579] = MODIN8_1[1570]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1580] = MODIN8_0[1572]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1583] = one[12]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1584] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1582]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1586] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1585]
Removing Rhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1598] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1587]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1609] = MODIN7_1[1566]
Removing Lhs of wire MODIN9_1[1610] = MODIN7_1[1566]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1611] = MODIN7_0[1568]
Removing Lhs of wire MODIN9_0[1612] = MODIN7_0[1568]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1618] = one[12]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1619] = one[12]
Removing Lhs of wire \S1_Timer:TimerUDB:status_6\[1623] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:status_5\[1624] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:status_4\[1625] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:status_0\[1626] = \S1_Timer:TimerUDB:status_tc\[1549]
Removing Lhs of wire \S1_Timer:TimerUDB:status_1\[1627] = \S1_Timer:TimerUDB:capt_int_temp\[1563]
Removing Rhs of wire \S1_Timer:TimerUDB:status_2\[1628] = \S1_Timer:TimerUDB:fifo_full\[1629]
Removing Rhs of wire \S1_Timer:TimerUDB:status_3\[1630] = \S1_Timer:TimerUDB:fifo_nempty\[1631]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_2\[1633] = Net_1061[1558]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_1\[1634] = \S1_Timer:TimerUDB:trig_reg\[1622]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_0\[1635] = \S1_Timer:TimerUDB:per_zero\[1551]
Removing Lhs of wire tmpOE__S1_Echo_net_0[1719] = one[12]
Removing Lhs of wire tmpOE__S1_Trigger_net_0[1724] = one[12]
Removing Lhs of wire tmpOE__Inbuilt_LED_net_0[1730] = one[12]
Removing Lhs of wire tmpOE__Test_LED_net_0[1736] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:ctrl_enable\[1754] = \Servo_PWM:PWMUDB:control_7\[1746]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwCapture\[1764] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:hwEnable\[1765] = \Servo_PWM:PWMUDB:control_7\[1746]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_out\[1769] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\R\[1771] = zero[22]
Removing Lhs of wire Net_970[1772] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\S\[1773] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_enable\[1774] = \Servo_PWM:PWMUDB:runmode_enable\[1770]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\R\[1778] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\S\[1779] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\R\[1780] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\S\[1781] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill\[1784] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_1\[1788] = \Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_1\[2075]
Removing Lhs of wire \Servo_PWM:PWMUDB:add_vi_vv_MODGEN_10_0\[1790] = \Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_0\[2076]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\R\[1791] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_1\\S\[1792] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\R\[1793] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:dith_count_0\\S\[1794] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_6\[1797] = zero[22]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_5\[1798] = \Servo_PWM:PWMUDB:final_kill_reg\[1812]
Removing Lhs of wire \Servo_PWM:PWMUDB:status_4\[1799] = zero[22]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_3\[1800] = \Servo_PWM:PWMUDB:fifo_full\[1819]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_1\[1802] = \Servo_PWM:PWMUDB:cmp2_status_reg\[1811]
Removing Rhs of wire \Servo_PWM:PWMUDB:status_0\[1803] = \Servo_PWM:PWMUDB:cmp1_status_reg\[1810]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status\[1808] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2\[1809] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\R\[1813] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\S\[1814] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\R\[1815] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\S\[1816] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\R\[1817] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\S\[1818] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_2\[1820] = \Servo_PWM:PWMUDB:tc_i\[1776]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_1\[1821] = \Servo_PWM:PWMUDB:runmode_enable\[1770]
Removing Lhs of wire \Servo_PWM:PWMUDB:cs_addr_0\[1822] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:compare1\[1903] = \Servo_PWM:PWMUDB:cmp1_less\[1874]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i\[1908] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i\[1910] = zero[22]
Removing Rhs of wire \Servo_PWM:Net_96\[1913] = \Servo_PWM:PWMUDB:pwm_i_reg\[1905]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_temp\[1916] = \Servo_PWM:PWMUDB:cmp1\[1806]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_23\[1957] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_22\[1958] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_21\[1959] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_20\[1960] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_19\[1961] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_18\[1962] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_17\[1963] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_16\[1964] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_15\[1965] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_14\[1966] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_13\[1967] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_12\[1968] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_11\[1969] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_10\[1970] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_9\[1971] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_8\[1972] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_7\[1973] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_6\[1974] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_5\[1975] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_4\[1976] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_3\[1977] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_2\[1978] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_1\[1979] = \Servo_PWM:PWMUDB:MODIN10_1\[1980]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN10_1\[1980] = \Servo_PWM:PWMUDB:dith_count_1\[1787]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:a_0\[1981] = \Servo_PWM:PWMUDB:MODIN10_0\[1982]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODIN10_0\[1982] = \Servo_PWM:PWMUDB:dith_count_0\[1789]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2114] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2115] = one[12]
Removing Rhs of wire Net_985[2116] = \Servo_PWM:Net_96\[1913]
Removing Lhs of wire tmpOE__Servo1_net_0[2123] = one[12]
Removing Rhs of wire Net_1036[2131] = \Color_Counter:Net_43\[2319]
Removing Rhs of wire Net_988[2133] = \Color_Timer:Net_55\[2134]
Removing Lhs of wire \Color_Timer:TimerUDB:ctrl_enable\[2150] = \Color_Timer:TimerUDB:control_7\[2142]
Removing Lhs of wire \Color_Timer:TimerUDB:ctrl_cmode_1\[2152] = zero[22]
Removing Rhs of wire \Color_Timer:TimerUDB:timer_enable\[2161] = \Color_Timer:TimerUDB:runmode_enable\[2173]
Removing Rhs of wire \Color_Timer:TimerUDB:run_mode\[2162] = \Color_Timer:TimerUDB:hwEnable_reg\[2163]
Removing Lhs of wire \Color_Timer:TimerUDB:trigger_enable\[2165] = one[12]
Removing Lhs of wire \Color_Timer:TimerUDB:tc_i\[2167] = \Color_Timer:TimerUDB:status_tc\[2164]
Removing Lhs of wire \Color_Timer:TimerUDB:hwEnable\[2169] = \Color_Timer:TimerUDB:control_7\[2142]
Removing Lhs of wire \Color_Timer:TimerUDB:capt_fifo_load_int\[2172] = \Color_Timer:TimerUDB:capt_fifo_load\[2160]
Removing Rhs of wire Net_1034[2174] = \Control_Reg_Color:control_out_0\[2515]
Removing Rhs of wire Net_1034[2174] = \Control_Reg_Color:control_0\[2538]
Removing Lhs of wire \Color_Timer:TimerUDB:status_6\[2177] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:status_5\[2178] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:status_4\[2179] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:status_0\[2180] = \Color_Timer:TimerUDB:status_tc\[2164]
Removing Lhs of wire \Color_Timer:TimerUDB:status_1\[2181] = \Color_Timer:TimerUDB:capt_fifo_load\[2160]
Removing Rhs of wire \Color_Timer:TimerUDB:status_2\[2182] = \Color_Timer:TimerUDB:fifo_full\[2183]
Removing Rhs of wire \Color_Timer:TimerUDB:status_3\[2184] = \Color_Timer:TimerUDB:fifo_nempty\[2185]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_2\[2187] = Net_1034[2174]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_1\[2188] = \Color_Timer:TimerUDB:trig_reg\[2176]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_0\[2189] = \Color_Timer:TimerUDB:per_zero\[2166]
Removing Lhs of wire \Color_Counter:Net_89\[2323] = one[12]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_1\[2332] = zero[22]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_0\[2333] = one[12]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_enable\[2345] = \Color_Counter:CounterUDB:control_7\[2337]
Removing Lhs of wire \Color_Counter:CounterUDB:final_enable\[2353] = \Color_Counter:CounterUDB:control_7\[2337]
Removing Rhs of wire \Color_Counter:CounterUDB:status_0\[2358] = \Color_Counter:CounterUDB:cmp_out_status\[2359]
Removing Rhs of wire \Color_Counter:CounterUDB:status_1\[2360] = \Color_Counter:CounterUDB:per_zero\[2361]
Removing Lhs of wire \Color_Counter:CounterUDB:status_2\[2362] = \Color_Counter:CounterUDB:overflow_status\[2355]
Removing Lhs of wire \Color_Counter:CounterUDB:status_3\[2363] = \Color_Counter:CounterUDB:underflow_status\[2356]
Removing Lhs of wire \Color_Counter:CounterUDB:status_4\[2364] = \Color_Counter:CounterUDB:hwCapture\[2350]
Removing Rhs of wire \Color_Counter:CounterUDB:status_5\[2365] = \Color_Counter:CounterUDB:fifo_full\[2366]
Removing Rhs of wire \Color_Counter:CounterUDB:status_6\[2367] = \Color_Counter:CounterUDB:fifo_nempty\[2368]
Removing Lhs of wire \Color_Counter:CounterUDB:dp_dir\[2371] = one[12]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_i\[2376] = \Color_Counter:CounterUDB:reload_tc\[2352]
Removing Rhs of wire \Color_Counter:CounterUDB:cmp_out_i\[2378] = \Color_Counter:CounterUDB:cmp_less\[2379]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_2\[2386] = one[12]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_1\[2387] = \Color_Counter:CounterUDB:count_enable\[2385]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_0\[2388] = \Color_Counter:CounterUDB:reload\[2351]
Removing Lhs of wire \Control_Reg_Color:clk\[2513] = zero[22]
Removing Lhs of wire \Control_Reg_Color:rst\[2514] = zero[22]
Removing Lhs of wire tmpOE__ColorS_Out_net_0[2540] = one[12]
Removing Lhs of wire tmpOE__Color_S0_net_0[2545] = one[12]
Removing Lhs of wire tmpOE__Color_S1_net_0[2551] = one[12]
Removing Lhs of wire tmpOE__Color_S2_net_0[2557] = one[12]
Removing Lhs of wire tmpOE__Color_S3_net_0[2563] = one[12]
Removing Lhs of wire tmpOE__Color_LED_net_0[2569] = one[12]
Removing Lhs of wire tmpOE__RED_LED_net_0[2575] = one[12]
Removing Lhs of wire tmpOE__GREEN_LED_net_0[2581] = one[12]
Removing Lhs of wire tmpOE__BLUE_LED_net_0[2587] = one[12]
Removing Rhs of wire Net_1054[2593] = \S2_Timer:Net_55\[2594]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_enable\[2611] = \S2_Timer:TimerUDB:control_7\[2603]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_cmode_1\[2613] = one[12]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_cmode_0\[2614] = zero[22]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_ic_1\[2617] = \S2_Timer:TimerUDB:control_1\[2609]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_ic_0\[2618] = \S2_Timer:TimerUDB:control_0\[2610]
Removing Rhs of wire \S2_Timer:TimerUDB:timer_enable\[2623] = \S2_Timer:TimerUDB:runmode_enable\[2697]
Removing Rhs of wire \S2_Timer:TimerUDB:run_mode\[2624] = \S2_Timer:TimerUDB:hwEnable_reg\[2625]
Removing Lhs of wire \S2_Timer:TimerUDB:trigger_enable\[2627] = one[12]
Removing Lhs of wire \S2_Timer:TimerUDB:tc_i\[2629] = \S2_Timer:TimerUDB:status_tc\[2626]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_11\[2636] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2675]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_1\[2637] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[2692]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_0\[2639] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[2693]
Removing Lhs of wire \S2_Timer:TimerUDB:capt_fifo_load_int\[2641] = \S2_Timer:TimerUDB:capt_int_temp\[2640]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[2642] = \S2_Timer:TimerUDB:sIntCapCount:MODIN11_1\[2643]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN11_1\[2643] = \S2_Timer:TimerUDB:int_capt_count_1\[2634]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[2644] = \S2_Timer:TimerUDB:sIntCapCount:MODIN11_0\[2645]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN11_0\[2645] = \S2_Timer:TimerUDB:int_capt_count_0\[2638]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[2646] = \S2_Timer:TimerUDB:sIntCapCount:MODIN12_1\[2647]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN12_1\[2647] = \S2_Timer:TimerUDB:control_1\[2609]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[2648] = \S2_Timer:TimerUDB:sIntCapCount:MODIN12_0\[2649]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN12_0\[2649] = \S2_Timer:TimerUDB:control_0\[2610]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[2650] = \S2_Timer:TimerUDB:int_capt_count_1\[2634]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[2651] = \S2_Timer:TimerUDB:int_capt_count_0\[2638]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[2652] = \S2_Timer:TimerUDB:control_1\[2609]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[2653] = \S2_Timer:TimerUDB:control_0\[2610]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[2654] = \S2_Timer:TimerUDB:int_capt_count_1\[2634]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[2655] = \S2_Timer:TimerUDB:int_capt_count_0\[2638]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[2656] = \S2_Timer:TimerUDB:control_1\[2609]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[2657] = \S2_Timer:TimerUDB:control_0\[2610]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[2660] = one[12]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[2661] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[2659]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[2663] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[2662]
Removing Rhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2675] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[2664]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[2686] = \S2_Timer:TimerUDB:int_capt_count_1\[2634]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN13_1\[2687] = \S2_Timer:TimerUDB:int_capt_count_1\[2634]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[2688] = \S2_Timer:TimerUDB:int_capt_count_0\[2638]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODIN13_0\[2689] = \S2_Timer:TimerUDB:int_capt_count_0\[2638]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2695] = one[12]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2696] = one[12]
Removing Lhs of wire \S2_Timer:TimerUDB:status_6\[2700] = zero[22]
Removing Lhs of wire \S2_Timer:TimerUDB:status_5\[2701] = zero[22]
Removing Lhs of wire \S2_Timer:TimerUDB:status_4\[2702] = zero[22]
Removing Lhs of wire \S2_Timer:TimerUDB:status_0\[2703] = \S2_Timer:TimerUDB:status_tc\[2626]
Removing Lhs of wire \S2_Timer:TimerUDB:status_1\[2704] = \S2_Timer:TimerUDB:capt_int_temp\[2640]
Removing Rhs of wire \S2_Timer:TimerUDB:status_2\[2705] = \S2_Timer:TimerUDB:fifo_full\[2706]
Removing Rhs of wire \S2_Timer:TimerUDB:status_3\[2707] = \S2_Timer:TimerUDB:fifo_nempty\[2708]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_2\[2710] = Net_1053[2635]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_1\[2711] = \S2_Timer:TimerUDB:trig_reg\[2699]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_0\[2712] = \S2_Timer:TimerUDB:per_zero\[2628]
Removing Lhs of wire tmpOE__S2_Echo_net_0[2797] = one[12]
Removing Lhs of wire tmpOE__S2_Trigger_net_0[2802] = one[12]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[2808] = zero[22]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[2809] = \QuadDec_L:Cnt16:CounterUDB:overflow\[56]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[2810] = \QuadDec_L:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[2811] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[39]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[2812] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2813] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[2814] = \QuadDec_L:Net_1203\[69]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\[2823] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\[2824] = \QuadDec_R:Cnt16:CounterUDB:overflow\[250]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\[2825] = \QuadDec_R:Cnt16:CounterUDB:status_1\[238]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\[2826] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[233]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\[2827] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2828] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[257]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\[2829] = \QuadDec_R:Net_1203\[263]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\D\[2837] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:prevCapture\\D\[2838] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:trig_last\\D\[2839] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\D\[2842] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:prevCompare1\\D\[2845] = \PWM_L:PWMUDB:cmp1\[478]
Removing Lhs of wire \PWM_L:PWMUDB:prevCompare2\\D\[2846] = \PWM_L:PWMUDB:cmp2\[481]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\D\[2847] = \PWM_L:PWMUDB:cmp1_status\[479]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\D\[2848] = \PWM_L:PWMUDB:cmp2_status\[482]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i_reg\\D\[2850] = \PWM_L:PWMUDB:pwm_i\[579]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i_reg\\D\[2851] = \PWM_L:PWMUDB:pwm1_i\[581]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i_reg\\D\[2852] = \PWM_L:PWMUDB:pwm2_i\[583]
Removing Lhs of wire \PWM_L:PWMUDB:tc_i_reg\\D\[2853] = \PWM_L:PWMUDB:status_2\[473]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\D\[2854] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:prevCapture\\D\[2855] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:trig_last\\D\[2856] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\D\[2859] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:prevCompare1\\D\[2862] = \PWM_R:PWMUDB:cmp1\[860]
Removing Lhs of wire \PWM_R:PWMUDB:prevCompare2\\D\[2863] = \PWM_R:PWMUDB:cmp2\[863]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\D\[2864] = \PWM_R:PWMUDB:cmp1_status\[861]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\D\[2865] = \PWM_R:PWMUDB:cmp2_status\[864]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i_reg\\D\[2867] = \PWM_R:PWMUDB:pwm_i\[961]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i_reg\\D\[2868] = \PWM_R:PWMUDB:pwm1_i\[963]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i_reg\\D\[2869] = \PWM_R:PWMUDB:pwm2_i\[965]
Removing Lhs of wire \PWM_R:PWMUDB:tc_i_reg\\D\[2870] = \PWM_R:PWMUDB:status_2\[855]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2871] = zero[22]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2886] = \UART:BUART:rx_bitclk_pre\[1321]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2895] = \UART:BUART:rx_parity_error_pre\[1397]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2896] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:capture_last\\D\[2900] = Net_882[1543]
Removing Lhs of wire \S1_Timer:TimerUDB:hwEnable_reg\\D\[2901] = \S1_Timer:TimerUDB:hwEnable\[1554]
Removing Lhs of wire \S1_Timer:TimerUDB:tc_reg_i\\D\[2902] = \S1_Timer:TimerUDB:status_tc\[1549]
Removing Lhs of wire \S1_Timer:TimerUDB:capture_out_reg_i\\D\[2903] = \S1_Timer:TimerUDB:capt_fifo_load\[1545]
Removing Lhs of wire \Servo_PWM:PWMUDB:min_kill_reg\\D\[2909] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCapture\\D\[2910] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:trig_last\\D\[2911] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:ltch_kill_reg\\D\[2914] = one[12]
Removing Lhs of wire \Servo_PWM:PWMUDB:prevCompare1\\D\[2917] = \Servo_PWM:PWMUDB:cmp1\[1806]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp1_status_reg\\D\[2918] = \Servo_PWM:PWMUDB:cmp1_status\[1807]
Removing Lhs of wire \Servo_PWM:PWMUDB:cmp2_status_reg\\D\[2919] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm_i_reg\\D\[2921] = \Servo_PWM:PWMUDB:pwm_i\[1906]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm1_i_reg\\D\[2922] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:pwm2_i_reg\\D\[2923] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:tc_i_reg\\D\[2924] = \Servo_PWM:PWMUDB:status_2\[1801]
Removing Lhs of wire \Color_Timer:TimerUDB:capture_last\\D\[2925] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:hwEnable_reg\\D\[2926] = \Color_Timer:TimerUDB:control_7\[2142]
Removing Lhs of wire \Color_Timer:TimerUDB:tc_reg_i\\D\[2927] = \Color_Timer:TimerUDB:status_tc\[2164]
Removing Lhs of wire \Color_Timer:TimerUDB:capture_out_reg_i\\D\[2928] = \Color_Timer:TimerUDB:capt_fifo_load\[2160]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCapture\\D\[2931] = Net_988[2133]
Removing Lhs of wire \Color_Counter:CounterUDB:overflow_reg_i\\D\[2933] = \Color_Counter:CounterUDB:overflow\[2370]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow_reg_i\\D\[2934] = \Color_Counter:CounterUDB:underflow\[2373]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_reg_i\\D\[2935] = \Color_Counter:CounterUDB:reload_tc\[2352]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCompare\\D\[2936] = \Color_Counter:CounterUDB:cmp_out_i\[2378]
Removing Lhs of wire \Color_Counter:CounterUDB:cmp_out_reg_i\\D\[2937] = \Color_Counter:CounterUDB:cmp_out_i\[2378]
Removing Lhs of wire \Color_Counter:CounterUDB:count_stored_i\\D\[2938] = Net_1005[2384]
Removing Lhs of wire \S2_Timer:TimerUDB:capture_last\\D\[2939] = Net_1065[2620]
Removing Lhs of wire \S2_Timer:TimerUDB:hwEnable_reg\\D\[2940] = \S2_Timer:TimerUDB:hwEnable\[2631]
Removing Lhs of wire \S2_Timer:TimerUDB:tc_reg_i\\D\[2941] = \S2_Timer:TimerUDB:status_tc\[2626]
Removing Lhs of wire \S2_Timer:TimerUDB:capture_out_reg_i\\D\[2942] = \S2_Timer:TimerUDB:capt_fifo_load\[2622]

------------------------------------------------------
Aliased 0 equations, 619 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_j\' (cost = 1):
\QuadDec_L:bQuadDec:A_j\ <= ((\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_k\' (cost = 3):
\QuadDec_L:bQuadDec:A_k\ <= ((not \QuadDec_L:bQuadDec:quad_A_delayed_0\ and not \QuadDec_L:bQuadDec:quad_A_delayed_1\ and not \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_j\' (cost = 1):
\QuadDec_L:bQuadDec:B_j\ <= ((\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_k\' (cost = 3):
\QuadDec_L:bQuadDec:B_k\ <= ((not \QuadDec_L:bQuadDec:quad_B_delayed_0\ and not \QuadDec_L:bQuadDec:quad_B_delayed_1\ and not \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_R:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_j\' (cost = 1):
\QuadDec_R:bQuadDec:A_j\ <= ((\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_k\' (cost = 3):
\QuadDec_R:bQuadDec:A_k\ <= ((not \QuadDec_R:bQuadDec:quad_A_delayed_0\ and not \QuadDec_R:bQuadDec:quad_A_delayed_1\ and not \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_j\' (cost = 1):
\QuadDec_R:bQuadDec:B_j\ <= ((\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_k\' (cost = 3):
\QuadDec_R:bQuadDec:B_k\ <= ((not \QuadDec_R:bQuadDec:quad_B_delayed_0\ and not \QuadDec_R:bQuadDec:quad_B_delayed_1\ and not \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1151\' (cost = 0):
\QuadDec_R:Net_1151\ <= (not \QuadDec_R:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1287\' (cost = 0):
\QuadDec_R:Net_1287\ <= (not \QuadDec_R:Net_1264\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp1\' (cost = 0):
\PWM_L:PWMUDB:cmp1\ <= (\PWM_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp2\' (cost = 0):
\PWM_L:PWMUDB:cmp2\ <= (\PWM_L:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp1\' (cost = 0):
\PWM_R:PWMUDB:cmp1\ <= (\PWM_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp2\' (cost = 0):
\PWM_R:PWMUDB:cmp2\ <= (\PWM_R:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S1_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_882 and \S1_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S1_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_882 and \S1_Timer:TimerUDB:capture_last\ and \S1_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:hwEnable\' (cost = 2):
\S1_Timer:TimerUDB:hwEnable\ <= ((\S1_Timer:TimerUDB:control_7\ and Net_882));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:status_tc\' (cost = 3):
\S1_Timer:TimerUDB:status_tc\ <= ((\S1_Timer:TimerUDB:run_mode\ and \S1_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN7_1 and not MODIN8_1)
	OR (MODIN7_1 and MODIN8_1));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN7_0 and not MODIN8_0)
	OR (MODIN7_0 and MODIN8_0));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:cmp1\' (cost = 0):
\Servo_PWM:PWMUDB:cmp1\ <= (\Servo_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Color_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Color_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Timer:TimerUDB:status_tc\' (cost = 3):
\Color_Timer:TimerUDB:status_tc\ <= ((\Color_Timer:TimerUDB:run_mode\ and \Color_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_rising\' (cost = 2):
\Color_Counter:CounterUDB:capt_rising\ <= ((not \Color_Counter:CounterUDB:prevCapture\ and Net_988));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_falling\' (cost = 1):
\Color_Counter:CounterUDB:capt_falling\ <= ((not Net_988 and \Color_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Color_Counter:CounterUDB:capt_either_edge\ <= ((not Net_988 and \Color_Counter:CounterUDB:prevCapture\)
	OR (not \Color_Counter:CounterUDB:prevCapture\ and Net_988));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:overflow\' (cost = 0):
\Color_Counter:CounterUDB:overflow\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:underflow\' (cost = 0):
\Color_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:overflow_status\' (cost = 1):
\Color_Counter:CounterUDB:overflow_status\ <= ((not \Color_Counter:CounterUDB:overflow_reg_i\ and \Color_Counter:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:underflow_status\' (cost = 0):
\Color_Counter:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:counter_enable\' (cost = 1):
\Color_Counter:CounterUDB:counter_enable\ <= ((not \Color_Counter:CounterUDB:disable_run_i\ and \Color_Counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S2_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1065 and \S2_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S2_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1065 and \S2_Timer:TimerUDB:capture_last\ and \S2_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:hwEnable\' (cost = 2):
\S2_Timer:TimerUDB:hwEnable\ <= ((\S2_Timer:TimerUDB:control_7\ and Net_1065));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:status_tc\' (cost = 3):
\S2_Timer:TimerUDB:status_tc\ <= ((\S2_Timer:TimerUDB:run_mode\ and \S2_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not \S2_Timer:TimerUDB:control_1\ and not \S2_Timer:TimerUDB:int_capt_count_1\)
	OR (\S2_Timer:TimerUDB:control_1\ and \S2_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \S2_Timer:TimerUDB:control_0\ and not \S2_Timer:TimerUDB:int_capt_count_0\)
	OR (\S2_Timer:TimerUDB:control_0\ and \S2_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not \S2_Timer:TimerUDB:control_1\ and not \S2_Timer:TimerUDB:control_0\ and not \S2_Timer:TimerUDB:int_capt_count_1\ and not \S2_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S2_Timer:TimerUDB:control_1\ and not \S2_Timer:TimerUDB:int_capt_count_1\ and \S2_Timer:TimerUDB:control_0\ and \S2_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S2_Timer:TimerUDB:control_0\ and not \S2_Timer:TimerUDB:int_capt_count_0\ and \S2_Timer:TimerUDB:control_1\ and \S2_Timer:TimerUDB:int_capt_count_1\)
	OR (\S2_Timer:TimerUDB:control_1\ and \S2_Timer:TimerUDB:control_0\ and \S2_Timer:TimerUDB:int_capt_count_1\ and \S2_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not \S2_Timer:TimerUDB:control_1\ and not \S2_Timer:TimerUDB:control_0\ and not \S2_Timer:TimerUDB:int_capt_count_1\ and not \S2_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S2_Timer:TimerUDB:control_1\ and not \S2_Timer:TimerUDB:int_capt_count_1\ and \S2_Timer:TimerUDB:control_0\ and \S2_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S2_Timer:TimerUDB:control_0\ and not \S2_Timer:TimerUDB:int_capt_count_0\ and \S2_Timer:TimerUDB:control_1\ and \S2_Timer:TimerUDB:int_capt_count_1\)
	OR (\S2_Timer:TimerUDB:control_1\ and \S2_Timer:TimerUDB:control_0\ and \S2_Timer:TimerUDB:int_capt_count_1\ and \S2_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\S2_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\' (cost = 0):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ <= (not \S2_Timer:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1248\' (cost = 2):
\QuadDec_R:Net_1248\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_R:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \Servo_PWM:PWMUDB:dith_count_0\ and \Servo_PWM:PWMUDB:dith_count_1\)
	OR (not \Servo_PWM:PWMUDB:dith_count_1\ and \Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:reload_tc\' (cost = 0):
\Color_Counter:CounterUDB:reload_tc\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\' (cost = 8):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ <= ((not \S2_Timer:TimerUDB:int_capt_count_0\ and \S2_Timer:TimerUDB:int_capt_count_1\)
	OR (not \S2_Timer:TimerUDB:int_capt_count_1\ and \S2_Timer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_872 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_872 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_872 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_872 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_872 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 158 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_L:PWMUDB:pwm_i\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_R:PWMUDB:pwm_i\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Servo_PWM:PWMUDB:final_capture\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Color_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Color_Counter:CounterUDB:underflow_status\ to zero
Aliasing \Color_Counter:CounterUDB:underflow\ to zero
Aliasing \PWM_L:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Servo_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[36] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:hwCapture\[230] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_capture\[497] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i\[579] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[758] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[768] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[778] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_capture\[879] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i\[961] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1140] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1150] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1160] = zero[22]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1285] = \UART:BUART:rx_bitclk\[1333]
Removing Lhs of wire \UART:BUART:rx_status_0\[1383] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_6\[1392] = zero[22]
Removing Lhs of wire \S1_Timer:TimerUDB:trig_reg\[1622] = \S1_Timer:TimerUDB:timer_enable\[1546]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_capture\[1824] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2085] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2095] = zero[22]
Removing Lhs of wire \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2105] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:capt_fifo_load\[2160] = zero[22]
Removing Lhs of wire \Color_Timer:TimerUDB:trig_reg\[2176] = \Color_Timer:TimerUDB:timer_enable\[2161]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow_status\[2356] = zero[22]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow\[2373] = zero[22]
Removing Lhs of wire \S2_Timer:TimerUDB:trig_reg\[2699] = \S2_Timer:TimerUDB:timer_enable\[2623]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\D\[2840] = \PWM_L:PWMUDB:control_7\[418]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\D\[2849] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\D\[2857] = \PWM_R:PWMUDB:control_7\[800]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\D\[2866] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2878] = \UART:BUART:tx_ctrl_mark_last\[1276]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2890] = zero[22]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2891] = zero[22]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2893] = zero[22]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2894] = \UART:BUART:rx_markspace_pre\[1396]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2899] = \UART:BUART:rx_parity_bit\[1402]
Removing Lhs of wire \Servo_PWM:PWMUDB:runmode_enable\\D\[2912] = \Servo_PWM:PWMUDB:control_7\[1746]
Removing Lhs of wire \Servo_PWM:PWMUDB:final_kill_reg\\D\[2920] = zero[22]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_872 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_872 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj" -dcpsoc3 Test_02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.549ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 31 August 2019 17:52:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Prelim\Codes\Trial_02\Test_02.cydsn\Test_02.cyprj -d CY8C5888LTI-LP097 Test_02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.095ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_R:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Color_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Color_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Color_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clk5'. Fanout=2, Signal=Net_1060
    Digital Clock 1: Automatic-assigning  clock 'clk1'. Fanout=6, Signal=Net_23
    Digital Clock 2: Automatic-assigning  clock 'clk2'. Fanout=2, Signal=Net_659
    Digital Clock 3: Automatic-assigning  clock 'clk3'. Fanout=1, Signal=Net_984
    Digital Clock 4: Automatic-assigning  clock 'clk4'. Fanout=2, Signal=Net_900
    Digital Clock 5: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'clk6'. Fanout=4, Signal=Net_1033
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \S1_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \S1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \Servo_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk3, EnableOut: Constant 1
    UDB Clk/Enable \Color_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk6, EnableOut: Constant 1
    UDB Clk/Enable \Color_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk6, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk6, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk6, EnableOut: Constant 1
    UDB Clk/Enable \S2_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
    UDB Clk/Enable \S2_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 14 pin(s) will be assigned a location by the fitter: BLUE_LED(0), Color_LED(0), Color_S0(0), Color_S1(0), Color_S2(0), Color_S3(0), ColorS_Out(0), GREEN_LED(0), limitSW_1(0), limitSW_2(0), S2_Echo(0), S2_Trigger(0), Servo1(0), Test_LED(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_R:Net_1264\, Duplicate of \QuadDec_R:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_R:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Net_1264\ (fanout=2)

    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PhaseA_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseA_L(0)__PA ,
            fb => Net_11 ,
            pad => PhaseA_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseB_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseB_L(0)__PA ,
            fb => Net_12 ,
            pad => PhaseB_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseA_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseA_R(0)__PA ,
            fb => Net_13 ,
            pad => PhaseA_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseB_R(0)__PA ,
            fb => Net_14 ,
            pad => PhaseB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_867 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_872 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Forward_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Forward_L(0)__PA ,
            pin_input => Net_825 ,
            pad => Forward_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Backward_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Backward_L(0)__PA ,
            pin_input => Net_826 ,
            pad => Backward_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Forwad_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Forwad_R(0)__PA ,
            pin_input => Net_849 ,
            pad => Forwad_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Backward_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Backward_R(0)__PA ,
            pin_input => Net_850 ,
            pad => Backward_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limitSW_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => limitSW_2(0)__PA ,
            pad => limitSW_2(0)_PAD );

    Pin : Name = limitSW_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => limitSW_1(0)__PA ,
            pad => limitSW_1(0)_PAD );

    Pin : Name = S1_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_Echo(0)__PA ,
            fb => Net_882 ,
            pad => S1_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_Trigger(0)__PA ,
            fb => Net_1061 ,
            pad => S1_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Inbuilt_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Inbuilt_LED(0)__PA ,
            pad => Inbuilt_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Test_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Test_LED(0)__PA ,
            pad => Test_LED(0)_PAD );

    Pin : Name = Servo1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo1(0)__PA ,
            pin_input => Net_985 ,
            pad => Servo1(0)_PAD );

    Pin : Name = ColorS_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ColorS_Out(0)__PA ,
            fb => Net_1005 ,
            pad => ColorS_Out(0)_PAD );

    Pin : Name = Color_S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S0(0)__PA ,
            pad => Color_S0(0)_PAD );

    Pin : Name = Color_S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S1(0)__PA ,
            pad => Color_S1(0)_PAD );

    Pin : Name = Color_S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S2(0)__PA ,
            pad => Color_S2(0)_PAD );

    Pin : Name = Color_S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S3(0)__PA ,
            pad => Color_S3(0)_PAD );

    Pin : Name = Color_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_LED(0)__PA ,
            pad => Color_LED(0)_PAD );

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_LED(0)__PA ,
            pad => GREEN_LED(0)_PAD );

    Pin : Name = BLUE_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE_LED(0)__PA ,
            pad => BLUE_LED(0)_PAD );

    Pin : Name = S2_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2_Echo(0)__PA ,
            fb => Net_1065 ,
            pad => S2_Echo(0)_PAD );

    Pin : Name = S2_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2_Trigger(0)__PA ,
            fb => Net_1053 ,
            pad => S2_Trigger(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_867, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_867 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_872 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\
        );
        Output = \S1_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:run_mode\ * \S1_Timer:TimerUDB:per_zero\
        );
        Output = \S1_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * \Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Servo_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Color_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\
        );
        Output = \Color_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=4)

    MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1034 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=3)

    MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:disable_run_i\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\S2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\
        );
        Output = \S2_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:run_mode\ * \S2_Timer:TimerUDB:per_zero\
        );
        Output = \S2_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare2\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_L:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_825, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_825 (fanout=1)

    MacroCell: Name=Net_826, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = Net_826 (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp2_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare2\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = \PWM_R:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_849, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_849 (fanout=1)

    MacroCell: Name=Net_850, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = Net_850 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_872
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_882
        );
        Output = \S1_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S1_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:control_7\ * Net_882
        );
        Output = \S1_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN7_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_0 * 
              MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_0 * 
              !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_1 * MODIN7_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_1 * MODIN8_1 * 
              !MODIN8_0
            + Net_1061 * MODIN7_1
        );
        Output = MODIN7_1 (fanout=3)

    MacroCell: Name=MODIN7_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              !MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_0
            + Net_1061 * MODIN7_0
        );
        Output = MODIN7_0 (fanout=3)

    MacroCell: Name=\S1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \S1_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:run_mode\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:per_zero\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S1_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S1_Timer:TimerUDB:timer_enable\ * \S1_Timer:TimerUDB:run_mode\ * 
              \S1_Timer:TimerUDB:per_zero\ * !Net_1061
            + !Net_1061 * \S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:control_7\
        );
        Output = \Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_PWM:PWMUDB:prevCompare1\ * \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_985, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * 
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_985 (fanout=1)

    MacroCell: Name=\Color_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:control_7\
        );
        Output = \Color_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Color_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:timer_enable\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:run_mode\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:per_zero\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Color_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Color_Timer:TimerUDB:timer_enable\ * 
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\ * !Net_1034
            + !Net_1034 * \Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1034 * \Color_Counter:CounterUDB:disable_run_i\
            + !Net_1034 * \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\S2_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1065
        );
        Output = \S2_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S2_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1065
        );
        Output = \S2_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\S2_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\
            + \S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + !\S2_Timer:TimerUDB:control_0\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:int_capt_count_1\ * Net_1053
        );
        Output = \S2_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\S2_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053
            + \S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053
            + \S2_Timer:TimerUDB:control_0\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053
            + !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + Net_1053 * \S2_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S2_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\S2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:int_capt_count_0\
            + !\S2_Timer:TimerUDB:control_1\ * \S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:control_1\ * \S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S2_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S2_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:run_mode\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:per_zero\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S2_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S2_Timer:TimerUDB:timer_enable\ * \S2_Timer:TimerUDB:run_mode\ * 
              \S2_Timer:TimerUDB:per_zero\ * !Net_1053
            + !Net_1053 * \S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_659 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_659 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_L:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_L:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
            chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_659 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_659 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_R:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_R:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
            chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_900 ,
            cs_addr_2 => Net_1061 ,
            cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
            f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S1_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_900 ,
            cs_addr_2 => Net_1061 ,
            cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
            f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S1_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S1_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S1_Timer:TimerUDB:status_2\ ,
            chain_in => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S1_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_984 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_984 ,
            cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Servo_PWM:PWMUDB:status_3\ ,
            chain_in => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => Net_1034 ,
            cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
            chain_out => \Color_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => Net_1034 ,
            cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
            chain_in => \Color_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Color_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Color_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => Net_1034 ,
            cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Color_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Color_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Color_Timer:TimerUDB:status_2\ ,
            chain_in => \Color_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            chain_out => \Color_Counter:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_Counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            chain_in => \Color_Counter:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Color_Counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Counter:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Color_Counter:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
            z0_comb => \Color_Counter:CounterUDB:status_1\ ,
            cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
            chain_in => \Color_Counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1060 ,
            cs_addr_2 => Net_1053 ,
            cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
            f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S2_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1060 ,
            cs_addr_2 => Net_1053 ,
            cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
            f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S2_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S2_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S2_Timer:TimerUDB:status_2\ ,
            chain_in => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S2_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => Net_23 ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_23 ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_R:Net_1260\ ,
            clock => Net_23 ,
            status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_23 ,
            status_3 => \QuadDec_R:bQuadDec:error\ ,
            status_2 => \QuadDec_R:Net_1260\ ,
            status_1 => \QuadDec_R:Net_611\ ,
            status_0 => \QuadDec_R:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_659 ,
            status_3 => \PWM_L:PWMUDB:status_3\ ,
            status_2 => \PWM_L:PWMUDB:status_2\ ,
            status_1 => \PWM_L:PWMUDB:status_1\ ,
            status_0 => \PWM_L:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_659 ,
            status_3 => \PWM_R:PWMUDB:status_3\ ,
            status_2 => \PWM_R:PWMUDB:status_2\ ,
            status_1 => \PWM_R:PWMUDB:status_1\ ,
            status_0 => \PWM_R:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S1_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1061 ,
            clock => Net_900 ,
            status_3 => \S1_Timer:TimerUDB:status_3\ ,
            status_2 => \S1_Timer:TimerUDB:status_2\ ,
            status_1 => \S1_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S1_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1062 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_984 ,
            status_3 => \Servo_PWM:PWMUDB:status_3\ ,
            status_2 => \Servo_PWM:PWMUDB:status_2\ ,
            status_0 => \Servo_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1034 ,
            clock => Net_1033 ,
            status_3 => \Color_Timer:TimerUDB:status_3\ ,
            status_2 => \Color_Timer:TimerUDB:status_2\ ,
            status_0 => \Color_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_988 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_1034 ,
            clock => Net_1033 ,
            status_6 => \Color_Counter:CounterUDB:status_6\ ,
            status_5 => \Color_Counter:CounterUDB:status_5\ ,
            status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
            status_2 => \Color_Counter:CounterUDB:overflow_status\ ,
            status_1 => \Color_Counter:CounterUDB:status_1\ ,
            status_0 => \Color_Counter:CounterUDB:status_0\ ,
            interrupt => Net_1036 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S2_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1053 ,
            clock => Net_1060 ,
            status_3 => \S2_Timer:TimerUDB:status_3\ ,
            status_2 => \S2_Timer:TimerUDB:status_2\ ,
            status_1 => \S2_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S2_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1054 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_23 ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_23 ,
            control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_659 ,
            control_7 => \PWM_L:PWMUDB:control_7\ ,
            control_6 => \PWM_L:PWMUDB:control_6\ ,
            control_5 => \PWM_L:PWMUDB:control_5\ ,
            control_4 => \PWM_L:PWMUDB:control_4\ ,
            control_3 => \PWM_L:PWMUDB:control_3\ ,
            control_2 => \PWM_L:PWMUDB:control_2\ ,
            control_1 => \PWM_L:PWMUDB:control_1\ ,
            control_0 => \PWM_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_659 ,
            control_7 => \PWM_R:PWMUDB:control_7\ ,
            control_6 => \PWM_R:PWMUDB:control_6\ ,
            control_5 => \PWM_R:PWMUDB:control_5\ ,
            control_4 => \PWM_R:PWMUDB:control_4\ ,
            control_3 => \PWM_R:PWMUDB:control_3\ ,
            control_2 => \PWM_R:PWMUDB:control_2\ ,
            control_1 => \PWM_R:PWMUDB:control_1\ ,
            control_0 => \PWM_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\S1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_900 ,
            control_7 => \S1_Timer:TimerUDB:control_7\ ,
            control_6 => \S1_Timer:TimerUDB:control_6\ ,
            control_5 => \S1_Timer:TimerUDB:control_5\ ,
            control_4 => \S1_Timer:TimerUDB:control_4\ ,
            control_3 => \S1_Timer:TimerUDB:control_3\ ,
            control_2 => \S1_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN8_1 ,
            control_0 => MODIN8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_984 ,
            control_7 => \Servo_PWM:PWMUDB:control_7\ ,
            control_6 => \Servo_PWM:PWMUDB:control_6\ ,
            control_5 => \Servo_PWM:PWMUDB:control_5\ ,
            control_4 => \Servo_PWM:PWMUDB:control_4\ ,
            control_3 => \Servo_PWM:PWMUDB:control_3\ ,
            control_2 => \Servo_PWM:PWMUDB:control_2\ ,
            control_1 => \Servo_PWM:PWMUDB:control_1\ ,
            control_0 => \Servo_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1033 ,
            control_7 => \Color_Timer:TimerUDB:control_7\ ,
            control_6 => \Color_Timer:TimerUDB:control_6\ ,
            control_5 => \Color_Timer:TimerUDB:control_5\ ,
            control_4 => \Color_Timer:TimerUDB:control_4\ ,
            control_3 => \Color_Timer:TimerUDB:control_3\ ,
            control_2 => \Color_Timer:TimerUDB:control_2\ ,
            control_1 => \Color_Timer:TimerUDB:control_1\ ,
            control_0 => \Color_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1033 ,
            control_7 => \Color_Counter:CounterUDB:control_7\ ,
            control_6 => \Color_Counter:CounterUDB:control_6\ ,
            control_5 => \Color_Counter:CounterUDB:control_5\ ,
            control_4 => \Color_Counter:CounterUDB:control_4\ ,
            control_3 => \Color_Counter:CounterUDB:control_3\ ,
            control_2 => \Color_Counter:CounterUDB:control_2\ ,
            control_1 => \Color_Counter:CounterUDB:control_1\ ,
            control_0 => \Color_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_Color:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Color:control_7\ ,
            control_6 => \Control_Reg_Color:control_6\ ,
            control_5 => \Control_Reg_Color:control_5\ ,
            control_4 => \Control_Reg_Color:control_4\ ,
            control_3 => \Control_Reg_Color:control_3\ ,
            control_2 => \Control_Reg_Color:control_2\ ,
            control_1 => \Control_Reg_Color:control_1\ ,
            control_0 => Net_1034 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\S2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1060 ,
            control_7 => \S2_Timer:TimerUDB:control_7\ ,
            control_6 => \S2_Timer:TimerUDB:control_6\ ,
            control_5 => \S2_Timer:TimerUDB:control_5\ ,
            control_4 => \S2_Timer:TimerUDB:control_4\ ,
            control_3 => \S2_Timer:TimerUDB:control_3\ ,
            control_2 => \S2_Timer:TimerUDB:control_2\ ,
            control_1 => \S2_Timer:TimerUDB:control_1\ ,
            control_0 => \S2_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1062 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1036 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1054 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  134 :   58 :  192 : 69.79 %
  Unique P-terms              :  235 :  149 :  384 : 61.20 %
  Total P-terms               :  256 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   13 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.680ms
Tech Mapping phase: Elapsed time ==> 0s.864ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : Backward_L(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Backward_R(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Forwad_R(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Forward_L(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Inbuilt_LED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PhaseA_L(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PhaseA_R(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PhaseB_L(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : PhaseB_R(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RED_LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : S1_Echo(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : S1_Trigger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.700ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.15
                   Pterms :            5.32
               Macrocells :            2.85
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.547ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.50 :       5.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:disable_run_i\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Color_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\
        );
        Output = \Color_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:control_7\
        );
        Output = \Color_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Color_Timer:TimerUDB:timer_enable\ * 
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\ * !Net_1034
            + !Net_1034 * \Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Color_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:timer_enable\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:run_mode\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:per_zero\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
        z0_comb => \Color_Counter:CounterUDB:status_1\ ,
        cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
        chain_in => \Color_Counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Counter:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1034 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1034 * \Color_Counter:CounterUDB:disable_run_i\
            + !Net_1034 * \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        chain_in => \Color_Counter:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Color_Counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Counter:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Color_Counter:CounterUDB:sC24:counterdp:u2\

statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_1034 ,
        clock => Net_1033 ,
        status_6 => \Color_Counter:CounterUDB:status_6\ ,
        status_5 => \Color_Counter:CounterUDB:status_5\ ,
        status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
        status_2 => \Color_Counter:CounterUDB:overflow_status\ ,
        status_1 => \Color_Counter:CounterUDB:status_1\ ,
        status_0 => \Color_Counter:CounterUDB:status_0\ ,
        interrupt => Net_1036 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_Color:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Color:control_7\ ,
        control_6 => \Control_Reg_Color:control_6\ ,
        control_5 => \Control_Reg_Color:control_5\ ,
        control_4 => \Control_Reg_Color:control_4\ ,
        control_3 => \Control_Reg_Color:control_3\ ,
        control_2 => \Control_Reg_Color:control_2\ ,
        control_1 => \Control_Reg_Color:control_1\ ,
        control_0 => Net_1034 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => Net_1034 ,
        cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
        chain_in => \Color_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Color_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Color_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1033 ,
        control_7 => \Color_Counter:CounterUDB:control_7\ ,
        control_6 => \Color_Counter:CounterUDB:control_6\ ,
        control_5 => \Color_Counter:CounterUDB:control_5\ ,
        control_4 => \Color_Counter:CounterUDB:control_4\ ,
        control_3 => \Color_Counter:CounterUDB:control_3\ ,
        control_2 => \Color_Counter:CounterUDB:control_2\ ,
        control_1 => \Color_Counter:CounterUDB:control_1\ ,
        control_0 => \Color_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => Net_1034 ,
        cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Color_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Color_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Color_Timer:TimerUDB:status_2\ ,
        chain_in => \Color_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Color_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1034 ,
        clock => Net_1033 ,
        status_3 => \Color_Timer:TimerUDB:status_3\ ,
        status_2 => \Color_Timer:TimerUDB:status_2\ ,
        status_0 => \Color_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_988 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_23 ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S1_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_882
        );
        Output = \S1_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\S1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\
        );
        Output = \S1_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN7_0, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              !MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_0
            + Net_1061 * MODIN7_0
        );
        Output = MODIN7_0 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_900 ,
        cs_addr_2 => Net_1061 ,
        cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
        f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S1_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_867, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_867 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_872
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_872 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_872 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Color_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1033 ,
        control_7 => \Color_Timer:TimerUDB:control_7\ ,
        control_6 => \Color_Timer:TimerUDB:control_6\ ,
        control_5 => \Color_Timer:TimerUDB:control_5\ ,
        control_4 => \Color_Timer:TimerUDB:control_4\ ,
        control_3 => \Color_Timer:TimerUDB:control_3\ ,
        control_2 => \Color_Timer:TimerUDB:control_2\ ,
        control_1 => \Color_Timer:TimerUDB:control_1\ ,
        control_0 => \Color_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_872 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Counter:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        chain_out => \Color_Counter:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_Counter:CounterUDB:sC24:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => Net_1034 ,
        cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
        chain_out => \Color_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_Timer:TimerUDB:sT24:timerdp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S1_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:control_7\ * Net_882
        );
        Output = \S1_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => Net_23 ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:run_mode\ * \S1_Timer:TimerUDB:per_zero\
        );
        Output = \S1_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \S1_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\S1_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:run_mode\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_882 * 
              !\S1_Timer:TimerUDB:per_zero\ * !Net_1061 * 
              !\S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S1_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S1_Timer:TimerUDB:timer_enable\ * \S1_Timer:TimerUDB:run_mode\ * 
              \S1_Timer:TimerUDB:per_zero\ * !Net_1061
            + !Net_1061 * \S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN7_1, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_900) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_0 * 
              MODIN8_1
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1061 * MODIN7_0 * 
              !MODIN8_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_1 * MODIN7_0
            + !Net_882 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN7_1 * MODIN8_1 * 
              !MODIN8_0
            + Net_1061 * MODIN7_1
        );
        Output = MODIN7_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_900 ,
        cs_addr_2 => Net_1061 ,
        cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
        f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S1_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S1_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S1_Timer:TimerUDB:status_2\ ,
        chain_in => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S1_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\S1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_900 ,
        control_7 => \S1_Timer:TimerUDB:control_7\ ,
        control_6 => \S1_Timer:TimerUDB:control_6\ ,
        control_5 => \S1_Timer:TimerUDB:control_5\ ,
        control_4 => \S1_Timer:TimerUDB:control_4\ ,
        control_3 => \S1_Timer:TimerUDB:control_3\ ,
        control_2 => \S1_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN8_1 ,
        control_0 => MODIN8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_825, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_825 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_826, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = Net_826 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_L:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_L:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare2\ * \PWM_L:PWMUDB:cmp2_less\
        );
        Output = \PWM_L:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_659 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_659 ,
        status_3 => \PWM_L:PWMUDB:status_3\ ,
        status_2 => \PWM_L:PWMUDB:status_2\ ,
        status_1 => \PWM_L:PWMUDB:status_1\ ,
        status_0 => \PWM_L:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_659 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_L:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_L:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
        chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_R:Net_1260\ ,
        clock => Net_23 ,
        status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_659 ,
        control_7 => \PWM_L:PWMUDB:control_7\ ,
        control_6 => \PWM_L:PWMUDB:control_6\ ,
        control_5 => \PWM_L:PWMUDB:control_5\ ,
        control_4 => \PWM_L:PWMUDB:control_4\ ,
        control_3 => \PWM_L:PWMUDB:control_3\ ,
        control_2 => \PWM_L:PWMUDB:control_2\ ,
        control_1 => \PWM_L:PWMUDB:control_1\ ,
        control_0 => \PWM_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\S2_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\
            + \S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + !\S2_Timer:TimerUDB:control_0\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:int_capt_count_1\ * Net_1053
        );
        Output = \S2_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\
        );
        Output = \S2_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1060 ,
        cs_addr_2 => Net_1053 ,
        cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
        f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S2_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Servo_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo_PWM:PWMUDB:prevCompare1\ * \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_985, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * 
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_985 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_984 ,
        cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Servo_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Servo_PWM:PWMUDB:status_3\ ,
        chain_in => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_23 ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_23 ,
        control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\S1_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1061 ,
        clock => Net_900 ,
        status_3 => \S1_Timer:TimerUDB:status_3\ ,
        status_2 => \S1_Timer:TimerUDB:status_2\ ,
        status_1 => \S1_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S1_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1062 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_849, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_849 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_850, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = Net_850 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_R:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp2_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_R:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare2\ * \PWM_R:PWMUDB:cmp2_less\
        );
        Output = \PWM_R:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_659 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_R:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_R:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
        chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_659 ,
        status_3 => \PWM_R:PWMUDB:status_3\ ,
        status_2 => \PWM_R:PWMUDB:status_2\ ,
        status_1 => \PWM_R:PWMUDB:status_1\ ,
        status_0 => \PWM_R:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_659 ,
        control_7 => \PWM_R:PWMUDB:control_7\ ,
        control_6 => \PWM_R:PWMUDB:control_6\ ,
        control_5 => \PWM_R:PWMUDB:control_5\ ,
        control_4 => \PWM_R:PWMUDB:control_4\ ,
        control_3 => \PWM_R:PWMUDB:control_3\ ,
        control_2 => \PWM_R:PWMUDB:control_2\ ,
        control_1 => \PWM_R:PWMUDB:control_1\ ,
        control_0 => \PWM_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_659 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_23 ,
        status_3 => \QuadDec_R:bQuadDec:error\ ,
        status_2 => \QuadDec_R:Net_1260\ ,
        status_1 => \QuadDec_R:Net_611\ ,
        status_0 => \QuadDec_R:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053
            + \S2_Timer:TimerUDB:control_1\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053
            + \S2_Timer:TimerUDB:control_0\ * !Net_1065 * 
              \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1053
            + !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + Net_1053 * \S2_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S2_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1065
        );
        Output = \S2_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:int_capt_count_0\
            + !\S2_Timer:TimerUDB:control_1\ * \S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              !\S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:control_1\ * !\S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:int_capt_count_0\
            + \S2_Timer:TimerUDB:control_1\ * \S2_Timer:TimerUDB:control_0\ * 
              !Net_1065 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * 
              \S2_Timer:TimerUDB:int_capt_count_1\ * !Net_1053 * 
              \S2_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S2_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1060 ,
        cs_addr_2 => Net_1053 ,
        cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
        f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S2_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S2_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S2_Timer:TimerUDB:status_2\ ,
        chain_in => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S2_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\S2_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1053 ,
        clock => Net_1060 ,
        status_3 => \S2_Timer:TimerUDB:status_3\ ,
        status_2 => \S2_Timer:TimerUDB:status_2\ ,
        status_1 => \S2_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S2_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1054 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\S2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1060 ,
        control_7 => \S2_Timer:TimerUDB:control_7\ ,
        control_6 => \S2_Timer:TimerUDB:control_6\ ,
        control_5 => \S2_Timer:TimerUDB:control_5\ ,
        control_4 => \S2_Timer:TimerUDB:control_4\ ,
        control_3 => \S2_Timer:TimerUDB:control_3\ ,
        control_2 => \S2_Timer:TimerUDB:control_2\ ,
        control_1 => \S2_Timer:TimerUDB:control_1\ ,
        control_0 => \S2_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_984) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:control_7\
        );
        Output = \Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo_PWM:PWMUDB:runmode_enable\ * \Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Servo_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S2_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1065
        );
        Output = \S2_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:timer_enable\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:run_mode\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1065 * 
              !\S2_Timer:TimerUDB:per_zero\ * !Net_1053 * 
              !\S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S2_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1060) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S2_Timer:TimerUDB:timer_enable\ * \S2_Timer:TimerUDB:run_mode\ * 
              \S2_Timer:TimerUDB:per_zero\ * !Net_1053
            + !Net_1053 * \S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:run_mode\ * \S2_Timer:TimerUDB:per_zero\
        );
        Output = \S2_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Servo_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_984 ,
        cs_addr_2 => \Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\Servo_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_984 ,
        status_3 => \Servo_PWM:PWMUDB:status_3\ ,
        status_2 => \Servo_PWM:PWMUDB:status_2\ ,
        status_0 => \Servo_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Servo_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_984 ,
        control_7 => \Servo_PWM:PWMUDB:control_7\ ,
        control_6 => \Servo_PWM:PWMUDB:control_6\ ,
        control_5 => \Servo_PWM:PWMUDB:control_5\ ,
        control_4 => \Servo_PWM:PWMUDB:control_4\ ,
        control_3 => \Servo_PWM:PWMUDB:control_3\ ,
        control_2 => \Servo_PWM:PWMUDB:control_2\ ,
        control_1 => \Servo_PWM:PWMUDB:control_1\ ,
        control_0 => \Servo_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1062 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1054 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1036 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = S2_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2_Echo(0)__PA ,
        fb => Net_1065 ,
        pad => S2_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = limitSW_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => limitSW_1(0)__PA ,
        pad => limitSW_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = limitSW_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => limitSW_2(0)__PA ,
        pad => limitSW_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S2_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2_Trigger(0)__PA ,
        fb => Net_1053 ,
        pad => S2_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Servo1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo1(0)__PA ,
        pin_input => Net_985 ,
        pad => Servo1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Test_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Test_LED(0)__PA ,
        pad => Test_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Color_S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S0(0)__PA ,
        pad => Color_S0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Color_S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S1(0)__PA ,
        pad => Color_S1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PhaseB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseB_R(0)__PA ,
        fb => Net_14 ,
        pad => PhaseB_R(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PhaseA_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseA_R(0)__PA ,
        fb => Net_13 ,
        pad => PhaseA_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PhaseB_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseB_L(0)__PA ,
        fb => Net_12 ,
        pad => PhaseB_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PhaseA_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseA_L(0)__PA ,
        fb => Net_11 ,
        pad => PhaseA_L(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Inbuilt_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Inbuilt_LED(0)__PA ,
        pad => Inbuilt_LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Color_S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S2(0)__PA ,
        pad => Color_S2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S1_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_Echo(0)__PA ,
        fb => Net_882 ,
        pad => S1_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S1_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_Trigger(0)__PA ,
        fb => Net_1061 ,
        pad => S1_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Color_S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S3(0)__PA ,
        pad => Color_S3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Color_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_LED(0)__PA ,
        pad => Color_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GREEN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_LED(0)__PA ,
        pad => GREEN_LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Forward_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Forward_L(0)__PA ,
        pin_input => Net_825 ,
        pad => Forward_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Backward_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Backward_L(0)__PA ,
        pin_input => Net_826 ,
        pad => Backward_L(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BLUE_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE_LED(0)__PA ,
        pad => BLUE_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Forwad_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Forwad_R(0)__PA ,
        pin_input => Net_849 ,
        pad => Forwad_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Backward_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Backward_R(0)__PA ,
        pin_input => Net_850 ,
        pad => Backward_R(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = ColorS_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ColorS_Out(0)__PA ,
        fb => Net_1005 ,
        pad => ColorS_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_872 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_867 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1060 ,
            dclk_0 => Net_1060_local ,
            dclk_glb_1 => Net_23 ,
            dclk_1 => Net_23_local ,
            dclk_glb_2 => Net_659 ,
            dclk_2 => Net_659_local ,
            dclk_glb_3 => Net_984 ,
            dclk_3 => Net_984_local ,
            dclk_glb_4 => Net_900 ,
            dclk_4 => Net_900_local ,
            dclk_glb_5 => \UART:Net_9\ ,
            dclk_5 => \UART:Net_9_local\ ,
            dclk_glb_6 => Net_1033 ,
            dclk_6 => Net_1033_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |     S2_Echo(0) | FB(Net_1065)
     |   2 |       |      NONE |     HI_Z_DIGITAL |   limitSW_1(0) | 
     |   3 |       |      NONE |     HI_Z_DIGITAL |   limitSW_2(0) | 
     |   4 |       |      NONE |         CMOS_OUT |  S2_Trigger(0) | FB(Net_1053)
     |   5 |       |      NONE |         CMOS_OUT |      Servo1(0) | In(Net_985)
     |   6 |       |      NONE |         CMOS_OUT |    Test_LED(0) | 
     |   7 |       |      NONE |         CMOS_OUT |    Color_S0(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------
   1 |   2 |       |      NONE |         CMOS_OUT |    Color_S1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    PhaseB_R(0) | FB(Net_14)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    PhaseA_R(0) | FB(Net_13)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    PhaseB_L(0) | FB(Net_12)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    PhaseA_L(0) | FB(Net_11)
-----+-----+-------+-----------+------------------+----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     RED_LED(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | Inbuilt_LED(0) | 
     |   2 |       |      NONE |         CMOS_OUT |    Color_S2(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     S1_Echo(0) | FB(Net_882)
     |   4 |     * |      NONE |         CMOS_OUT |  S1_Trigger(0) | FB(Net_1061)
     |   5 |       |      NONE |         CMOS_OUT |    Color_S3(0) | 
     |   6 |       |      NONE |         CMOS_OUT |   Color_LED(0) | 
     |   7 |       |      NONE |         CMOS_OUT |   GREEN_LED(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |   Forward_L(0) | In(Net_825)
     |   1 |     * |      NONE |         CMOS_OUT |  Backward_L(0) | In(Net_826)
     |   2 |       |      NONE |         CMOS_OUT |    BLUE_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    Forwad_R(0) | In(Net_849)
     |   4 |     * |      NONE |         CMOS_OUT |  Backward_R(0) | In(Net_850)
-----+-----+-------+-----------+------------------+----------------+-------------
  12 |   2 |       |      NONE |     HI_Z_DIGITAL |  ColorS_Out(0) | FB(Net_1005)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_872)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_867)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.329ms
Digital Placement phase: Elapsed time ==> 9s.815ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Test_02_r.vh2" --pcf-path "Test_02.pco" --des-name "Test_02" --dsf-path "Test_02.dsf" --sdc-path "Test_02.sdc" --lib-path "Test_02_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.654ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.632ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_02_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.756ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.849ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.749ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 24s.750ms
API generation phase: Elapsed time ==> 6s.040ms
Dependency generation phase: Elapsed time ==> 0s.136ms
Cleanup phase: Elapsed time ==> 0s.001ms
