<html>
<head>
<meta charset="UTF-8">
<title>*vl-1-bit-zmux*</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014_____A2VL-1-BIT-ZMUX_A2">Click for *vl-1-bit-zmux* in the Full Manual</a></h3>

<p>Primitive tri-state buffer module.</p><p>The Verilog meaning of this module is:</p> 
 
<pre class="code">module VL_1_BIT_ZMUX (out, sel, a);
  output out;
  input sel;
  input a;
  assign out = sel ? a : 1'bZ;
endmodule</pre> 
 
<p>VL takes this as a primitive.  It is used in <a href="VL2014____VL-MUX-OCCFORM.html">vl-mux-occform</a> as the 
basis for conditional expressions with <span class="v">Z</span> branches that are typically used 
to implement muxes.</p> 
 
<p>Verilog truth table:</p> 
 
<pre class="code"> sel    a    |   out         sel    a        out
-------------+---------     -------------+-----------
  0     0    |    z           x     0    |    x
  0     1    |    z           x     1    |    x
  0     x    |    z           x     x    |    x
  0     z    |    z           x     z    |    x
  1     0    |    0           z     0    |    x
  1     1    |    1           z     1    |    x
  1     x    |    x           z     x    |    x
  1     z    |    z           z     z    |    x</pre> 
 
<p>The corresponding <a href="ACL2____ESIM.html">esim</a> primitive is <a href="ACL2_____A2ESIM-TRI_A2.html">ACL2::*esim-tri*</a>, which 
drives its output to <span class="v">(tristate sel a)</span>; see <a href="ACL2____4V-TRISTATE.html">ACL2::4v-tristate</a>.  This 
matches the Verilog truth table exactly.</p><p><b>Definition: </b>*vl-1-bit-zmux*</p><pre class="code">(<a href="ACL2____DEFCONST.html">defconst</a>
 *vl-1-bit-zmux*
 (<a href="ACL2____B_A2.html">b*</a>
  ((name "VL_1_BIT_ZMUX")
   (atts '(("VL_PRIMITIVE") ("VL_HANDS_OFF")))
   ((<a href="ACL2____MV.html">mv</a> out-expr
        out-port out-portdecl out-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "out" :vl-output))
   ((<a href="ACL2____MV.html">mv</a> sel-expr
        sel-port sel-portdecl sel-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "sel" :vl-input))
   ((<a href="ACL2____MV.html">mv</a> a-expr a-port a-portdecl a-vardecl)
    (<a href="VL2014____VL-PRIMITIVE-MKPORT.html">vl-primitive-mkport</a> "a" :vl-input))
   (<a href="ACL2____ASSIGN.html">assign</a>
    (<a href="VL2014____MAKE-VL-ASSIGN.html">make-vl-assign</a>
        :lvalue out-expr
        :expr
        (<a href="VL2014____MAKE-VL-NONATOM.html">make-vl-nonatom</a> :op :vl-qmark
                         :args (<a href="COMMON-LISP____LIST.html">list</a> sel-expr a-expr |*sized-1'bz*|)
                         :finalwidth 1
                         :finaltype :vl-unsigned)
        :loc *vl-fakeloc*)))
  (<a href="ACL2____HONS-COPY.html">hons-copy</a>
       (<a href="VL2014____MAKE-VL-MODULE.html">make-vl-module</a>
            :name name
            :ports (<a href="COMMON-LISP____LIST.html">list</a> out-port sel-port a-port)
            :portdecls (<a href="COMMON-LISP____LIST.html">list</a> out-portdecl sel-portdecl a-portdecl)
            :vardecls (<a href="COMMON-LISP____LIST.html">list</a> out-vardecl sel-vardecl a-vardecl)
            :assigns (<a href="COMMON-LISP____LIST.html">list</a> assign)
            :minloc *vl-fakeloc*
            :maxloc *vl-fakeloc*
            :atts atts
            :origname name
            :esim acl2::*esim-tri*))))</pre> 
 

</body>
</html>
