$date
	Tue Oct 17 17:26:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MIN_OF_INPUTS_TB $end
$var wire 4 ! min [3:0] $end
$var reg 10 " in0 [9:0] $end
$var reg 10 # in1 [9:0] $end
$var reg 10 $ in2 [9:0] $end
$var reg 10 % in3 [9:0] $end
$scope module min_of_inputs $end
$var wire 10 & in0 [9:0] $end
$var wire 10 ' in1 [9:0] $end
$var wire 10 ( in2 [9:0] $end
$var wire 10 ) in3 [9:0] $end
$var reg 4 * min [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
b1011000 )
b1010100100 (
b11110010 '
b1 &
b1011000 %
b1010100100 $
b11110010 #
b1 "
b1 !
$end
#10
b10 !
b10 *
b1010100 %
b1010100 )
b1010100010 $
b1010100010 (
b11111001 #
b11111001 '
b1000 "
b1000 &
#20
