Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  3 23:03:12 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_3_control_sets_placed.rpt
| Design       : exp_3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |              79 |           33 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             590 |          172 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------+------------------+------------------+----------------+
|                  |                                               | U0/key_reg[1]_2  |                1 |              1 |
|  clk_IBUF_BUFG   | U0/inst/inst/Ps2Interface_i/bits_count        | U0/rst_n         |                1 |              4 |
|  clk_IBUF_BUFG   | U1/in0[3]_i_1_n_0                             | U0/rst_n         |                2 |              4 |
|  clk_IBUF_BUFG   | U1/in1[3]_i_1_n_0                             | U0/rst_n         |                1 |              4 |
|  clk_IBUF_BUFG   | U1/in2[3]_i_1_n_0                             | U0/rst_n         |                2 |              4 |
|  clk_IBUF_BUFG   | U1/in3[3]_i_1_n_0                             | U0/rst_n         |                2 |              4 |
|  clk_IBUF_BUFG   | U0/inst/inst/Ps2Interface_i/rx_valid          | U0/rst_n         |                2 |              8 |
|  clk_IBUF_BUFG   | U0/inst/inst/Ps2Interface_i/rx_finish         | U0/rst_n         |                1 |              8 |
|  clk_IBUF_BUFG   | U0/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | U0/rst_n         |                3 |             11 |
|  U3/UDisp/U0/CLK |                                               | U0/rst_n         |                7 |             12 |
|  clk_IBUF_BUFG   | U1/value[13]_i_1_n_0                          | U0/rst_n         |                6 |             14 |
|  clk_IBUF_BUFG   | U0/key                                        | U0/rst_n         |                6 |             17 |
|  clk_IBUF_BUFG   |                                               |                  |                6 |             19 |
|  clk_IBUF_BUFG   |                                               | U0/rst_n         |               26 |             67 |
|  clk_IBUF_BUFG   | U0/pulse_been_ready                           | U0/rst_n         |              146 |            512 |
+------------------+-----------------------------------------------+------------------+------------------+----------------+


