--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
P8_PIN_Verified.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: The_Main_Clock/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: The_Main_Clock/clkfbout
--------------------------------------------------------------------------------
Slack: 13.234ns (period - min period limit)
  Period: 14.286ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: The_Main_Clock/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: The_Main_Clock/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP 
"The_Main_Clock_clkout1" TS_clk_in         / 2.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 498055 paths analyzed, 582 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.127ns.
--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.WEA2), 10227 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_10_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.403ns (Levels of Logic = 9)
  Clock Path Skew:      -0.450ns (2.016 - 2.466)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_10_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y139.BQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<24>
                                                       CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.B2     net (fanout=12)       1.182   CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.COUT   Topcyb                0.483   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<1>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y76.WEA2    net (fanout=16)       1.911   CPU/BitEnable_DM<2>
    RAMB16_X1Y76.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.403ns (3.327ns logic, 10.076ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.383ns (Levels of Logic = 9)
  Clock Path Skew:      -0.452ns (2.016 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.351   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y76.WEA2    net (fanout=16)       1.911   CPU/BitEnable_DM<2>
    RAMB16_X1Y76.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.383ns (3.283ns logic, 10.100ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.360ns (Levels of Logic = 9)
  Clock Path Skew:      -0.452ns (2.016 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.328   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<2>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y76.WEA2    net (fanout=16)       1.911   CPU/BitEnable_DM<2>
    RAMB16_X1Y76.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.360ns (3.260ns logic, 10.100ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.WEA0), 10227 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_10_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.244ns (Levels of Logic = 9)
  Clock Path Skew:      -0.442ns (2.024 - 2.466)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_10_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y139.BQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<24>
                                                       CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.B2     net (fanout=12)       1.182   CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.COUT   Topcyb                0.483   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<1>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA0    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.244ns (3.327ns logic, 9.917ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.444ns (2.024 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.351   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA0    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.224ns (3.283ns logic, 9.941ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.201ns (Levels of Logic = 9)
  Clock Path Skew:      -0.444ns (2.024 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.328   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<2>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA0    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.201ns (3.260ns logic, 9.941ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.WEA3), 10227 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_10_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.244ns (Levels of Logic = 9)
  Clock Path Skew:      -0.442ns (2.024 - 2.466)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_10_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y139.BQ     Tcko                  0.430   CPU/PPPPPPPPPP_exmem/AO<24>
                                                       CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.B2     net (fanout=12)       1.182   CPU/PPPPPPPPPP_exmem/AO_10_1
    SLICE_X12Y136.COUT   Topcyb                0.483   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<1>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA3    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.244ns (3.327ns logic, 9.917ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.444ns (2.024 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.351   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lutdi2
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA3    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.224ns (3.283ns logic, 9.941ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/PPPPPPPPPP_exmem/AO_15_1 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          14.285ns
  Data Path Delay:      13.201ns (Levels of Logic = 9)
  Clock Path Skew:      -0.444ns (2.024 - 2.468)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 14.285ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/PPPPPPPPPP_exmem/AO_15_1 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y140.CMUX   Tshcko                0.518   CPU/PPPPPPPPPP_exmem/AO_20_1
                                                       CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.C2     net (fanout=13)       1.206   CPU/PPPPPPPPPP_exmem/AO_15_1
    SLICE_X12Y136.COUT   Topcyc                0.328   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_lut<2>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.CIN    net (fanout=1)        0.003   CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<3>
    SLICE_X12Y137.BMUX   Tcinb                 0.286   CPU/PPPPPPPPPP_exmem/AO<19>
                                                       CPU/DMXcp/Mcompar_Addr[31]_GND_52_o_LessThan_18_o_cy<5>
    SLICE_X12Y141.D2     net (fanout=3)        1.041   CPU/DMXcp/Addr[31]_GND_52_o_LessThan_18_o
    SLICE_X12Y141.D      Tilo                  0.254   CPU/PPPPPPPPPP_exmem/AO_16_1
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C6     net (fanout=1)        0.898   CPU/DMXcp/WORD_BYTE_OR_389_o32
    SLICE_X17Y139.C      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/WORD_BYTE_OR_389_o34
    SLICE_X17Y139.D5     net (fanout=2)        0.240   CPU/DMXcp/WORD_BYTE_OR_389_o3
    SLICE_X17Y139.D      Tilo                  0.259   CPU/AddrException<0>
                                                       CPU/DMXcp/Save_WORD_AND_199_o9
    SLICE_X17Y138.C4     net (fanout=12)       0.530   CPU/AddrException<0>
    SLICE_X17Y138.C      Tilo                  0.259   N102
                                                       CPU/Mmux_ExcCode21
    SLICE_X20Y138.B4     net (fanout=6)        0.593   CPU/ExcCode<1>
    SLICE_X20Y138.B      Tilo                  0.254   CPU/IFU/PC_counter<1>
                                                       CPU/CP0/GO_HANDLE
    SLICE_X44Y152.A6     net (fanout=108)      2.480   CPU/GOTO_HANDLER
    SLICE_X44Y152.A      Tilo                  0.254   CPU/BitEnable_DM<3>
                                                       CPU/BEgen/BE_final<2>31
    SLICE_X39Y158.C6     net (fanout=2)        1.198   CPU/BEgen/BE_final<2>3
    SLICE_X39Y158.C      Tilo                  0.259   CPU/BitEnable_DM<2>
                                                       CPU/BEgen/BE_final<2>1
    RAMB16_X1Y78.WEA3    net (fanout=16)       1.752   CPU/BitEnable_DM<2>
    RAMB16_X1Y78.CLKA    Trcck_WEA             0.330   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.201ns (3.260ns logic, 9.941ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP "The_Main_Clock_clkout1" TS_clk_in
        / 2.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/AO_9 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.987 - 0.804)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/AO_9 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y137.DQ     Tcko                  0.200   CPU/PPPPPPPPPP_exmem/AO<9>
                                                       CPU/PPPPPPPPPP_exmem/AO_9
    RAMB16_X1Y76.ADDRA10 net (fanout=35)       0.841   CPU/PPPPPPPPPP_exmem/AO<9>
    RAMB16_X1Y76.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.134ns logic, 0.841ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y76.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/AO_4 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.987 - 0.818)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/AO_4 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y138.AQ     Tcko                  0.198   CPU/PPPPPPPPPP_exmem/AO<23>
                                                       CPU/PPPPPPPPPP_exmem/AO_4
    RAMB16_X1Y76.ADDRA5  net (fanout=54)       0.841   CPU/PPPPPPPPPP_exmem/AO<4>
    RAMB16_X1Y76.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.132ns logic, 0.841ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y78.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_exmem/AO_9 (FF)
  Destination:          CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.995 - 0.804)
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_exmem/AO_9 to CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y137.DQ     Tcko                  0.200   CPU/PPPPPPPPPP_exmem/AO<9>
                                                       CPU/PPPPPPPPPP_exmem/AO_9
    RAMB16_X1Y78.ADDRA10 net (fanout=35)       0.971   CPU/PPPPPPPPPP_exmem/AO<9>
    RAMB16_X1Y78.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.134ns logic, 0.971ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_The_Main_Clock_clkout1 = PERIOD TIMEGRP "The_Main_Clock_clkout1" TS_clk_in
        / 2.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.715ns (period - min period limit)
  Period: 14.285ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y16.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 10.715ns (period - min period limit)
  Period: 14.285ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 10.715ns (period - min period limit)
  Period: 14.285ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: CPU/IFU/Instuctions_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP 
"The_Main_Clock_clkout0" TS_clk_in         / 1.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16093307 paths analyzed, 7353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.039ns.
--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_20 (SLICE_X21Y145.C6), 908 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_20 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.867ns (Levels of Logic = 7)
  Clock Path Skew:      -0.379ns (2.005 - 2.384)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B4     net (fanout=1)        3.084   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y147.A5     net (fanout=16)       0.839   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y147.A      Tilo                  0.254   Bridge/DEV4_WE
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A5     net (fanout=1)        0.895   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D4     net (fanout=1)        0.729   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136
    SLICE_X21Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<20>
    SLICE_X21Y145.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/PPPPPPPPPP_memwb/DR_20_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_20
    -------------------------------------------------  ---------------------------
    Total                                     11.867ns (4.007ns logic, 7.860ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_20 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.689ns (Levels of Logic = 7)
  Clock Path Skew:      -0.423ns (2.005 - 2.428)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y76.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X52Y148.D4     net (fanout=1)        2.007   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X52Y148.D      Tilo                  0.254   CPU/WORD_DMread<31>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251
    SLICE_X36Y142.B3     net (fanout=3)        2.099   CPU/WORD_DMread<31>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y147.A5     net (fanout=16)       0.839   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y147.A      Tilo                  0.254   Bridge/DEV4_WE
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A5     net (fanout=1)        0.895   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D4     net (fanout=1)        0.729   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136
    SLICE_X21Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<20>
    SLICE_X21Y145.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/PPPPPPPPPP_memwb/DR_20_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_20
    -------------------------------------------------  ---------------------------
    Total                                     11.689ns (4.007ns logic, 7.682ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_20 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.380ns (2.005 - 2.385)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y64.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B6     net (fanout=1)        2.696   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y147.A5     net (fanout=16)       0.839   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y147.A      Tilo                  0.254   Bridge/DEV4_WE
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A5     net (fanout=1)        0.895   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT134
    SLICE_X20Y150.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT132
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D4     net (fanout=1)        0.729   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT135
    SLICE_X21Y145.D      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT136
    SLICE_X21Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<20>
    SLICE_X21Y145.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<20>
                                                       CPU/PPPPPPPPPP_memwb/DR_20_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_20
    -------------------------------------------------  ---------------------------
    Total                                     11.479ns (4.007ns logic, 7.472ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_24 (SLICE_X24Y145.C6), 908 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_24 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.789ns (Levels of Logic = 7)
  Clock Path Skew:      -0.387ns (1.997 - 2.384)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B4     net (fanout=1)        3.084   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y149.C4     net (fanout=16)       0.931   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y149.C      Tilo                  0.255   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A1     net (fanout=1)        0.566   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D3     net (fanout=1)        0.926   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D      Tilo                  0.254   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176
    SLICE_X24Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<24>
    SLICE_X24Y145.CLK    Tas                   0.339   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/PPPPPPPPPP_memwb/DR_24_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_24
    -------------------------------------------------  ---------------------------
    Total                                     11.789ns (3.969ns logic, 7.820ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_24 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.611ns (Levels of Logic = 7)
  Clock Path Skew:      -0.431ns (1.997 - 2.428)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y76.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X52Y148.D4     net (fanout=1)        2.007   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X52Y148.D      Tilo                  0.254   CPU/WORD_DMread<31>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251
    SLICE_X36Y142.B3     net (fanout=3)        2.099   CPU/WORD_DMread<31>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y149.C4     net (fanout=16)       0.931   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y149.C      Tilo                  0.255   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A1     net (fanout=1)        0.566   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D3     net (fanout=1)        0.926   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D      Tilo                  0.254   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176
    SLICE_X24Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<24>
    SLICE_X24Y145.CLK    Tas                   0.339   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/PPPPPPPPPP_memwb/DR_24_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_24
    -------------------------------------------------  ---------------------------
    Total                                     11.611ns (3.969ns logic, 7.642ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_24 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.401ns (Levels of Logic = 7)
  Clock Path Skew:      -0.388ns (1.997 - 2.385)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y64.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B6     net (fanout=1)        2.696   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X24Y149.C4     net (fanout=16)       0.931   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X24Y149.C      Tilo                  0.255   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A1     net (fanout=1)        0.566   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
    SLICE_X24Y149.A      Tilo                  0.254   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT174
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D3     net (fanout=1)        0.926   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT175
    SLICE_X24Y145.D      Tilo                  0.254   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT176
    SLICE_X24Y145.C6     net (fanout=1)        0.143   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<24>
    SLICE_X24Y145.CLK    Tas                   0.339   CPU/PPPPPPPPPP_memwb/DR<24>
                                                       CPU/PPPPPPPPPP_memwb/DR_24_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_24
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (3.969ns logic, 7.432ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_memwb/DR_17 (SLICE_X23Y147.A5), 908 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_17 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.394ns (1.990 - 2.384)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y62.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B4     net (fanout=1)        3.084   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X23Y150.C5     net (fanout=16)       1.047   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X23Y150.C      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y150.A2     net (fanout=1)        0.542   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
    SLICE_X23Y150.A      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95
    SLICE_X23Y147.B5     net (fanout=1)        0.633   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y147.B      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96
    SLICE_X23Y147.A5     net (fanout=1)        0.230   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<17>
    SLICE_X23Y147.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/PPPPPPPPPP_memwb/DR_17_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_17
    -------------------------------------------------  ---------------------------
    Total                                     11.723ns (4.017ns logic, 7.706ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_17 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.545ns (Levels of Logic = 7)
  Clock Path Skew:      -0.438ns (1.990 - 2.428)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y76.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X52Y148.D4     net (fanout=1)        2.007   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7>
    SLICE_X52Y148.D      Tilo                  0.254   CPU/WORD_DMread<31>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux251
    SLICE_X36Y142.B3     net (fanout=3)        2.099   CPU/WORD_DMread<31>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X23Y150.C5     net (fanout=16)       1.047   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X23Y150.C      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y150.A2     net (fanout=1)        0.542   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
    SLICE_X23Y150.A      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95
    SLICE_X23Y147.B5     net (fanout=1)        0.633   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y147.B      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96
    SLICE_X23Y147.A5     net (fanout=1)        0.230   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<17>
    SLICE_X23Y147.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/PPPPPPPPPP_memwb/DR_17_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_17
    -------------------------------------------------  ---------------------------
    Total                                     11.545ns (4.017ns logic, 7.528ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          CPU/PPPPPPPPPP_memwb/DR_17 (FF)
  Requirement:          14.286ns
  Data Path Delay:      11.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.395ns (1.990 - 2.385)
  Source Clock:         clk2 rising at 14.285ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram to CPU/PPPPPPPPPP_memwb/DR_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y64.DOA7    Trcko_DOA             2.100   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X36Y148.B6     net (fanout=1)        2.696   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7>
    SLICE_X36Y148.B      Tilo                  0.254   CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       CPU/Mems_IPcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71
    SLICE_X36Y142.B1     net (fanout=3)        1.200   CPU/WORD_DMread<15>
    SLICE_X36Y142.B      Tilo                  0.254   CPU/LoadingDataMem/Mmux_TrueData311
                                                       CPU/LoadingDataMem/Alower<1>1
    SLICE_X31Y148.B6     net (fanout=3)        0.970   CPU/LoadingDataMem/Alower<1>_mmx_out
    SLICE_X31Y148.B      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT214
                                                       CPU/LoadingDataMem/Mmux_TrueData1021
    SLICE_X23Y150.C5     net (fanout=16)       1.047   CPU/LoadingDataMem/Mmux_TrueData102
    SLICE_X23Y150.C      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y150.A2     net (fanout=1)        0.542   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
    SLICE_X23Y150.A      Tilo                  0.259   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT93
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT95
    SLICE_X23Y147.B5     net (fanout=1)        0.633   CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT94
    SLICE_X23Y147.B      Tilo                  0.259   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/Mmux_CP0_RD[31]_CPU_RD[31]_mux_40_OUT96
    SLICE_X23Y147.A5     net (fanout=1)        0.230   CPU/CP0_RD[31]_CPU_RD[31]_mux_40_OUT<17>
    SLICE_X23Y147.CLK    Tas                   0.373   CPU/PPPPPPPPPP_memwb/DR<17>
                                                       CPU/PPPPPPPPPP_memwb/DR_17_rstpot
                                                       CPU/PPPPPPPPPP_memwb/DR_17
    -------------------------------------------------  ---------------------------
    Total                                     11.335ns (4.017ns logic, 7.318ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP "The_Main_Clock_clkout0" TS_clk_in
        / 1.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_ifid/IR_14 (SLICE_X34Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_ifid/IR_14 (FF)
  Destination:          CPU/PPPPPPPPPP_ifid/IR_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 28.571ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_ifid/IR_14 to CPU/PPPPPPPPPP_ifid/IR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.AQ      Tcko                  0.200   CPU/PPPPPPPPPP_ifid/IR<17>
                                                       CPU/PPPPPPPPPP_ifid/IR_14
    SLICE_X34Y81.A6      net (fanout=8)        0.026   CPU/PPPPPPPPPP_ifid/IR<14>
    SLICE_X34Y81.CLK     Tah         (-Th)    -0.190   CPU/PPPPPPPPPP_ifid/IR<17>
                                                       CPU/PPPPPPPPPP_ifid/IR_14_rstpot
                                                       CPU/PPPPPPPPPP_ifid/IR_14
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_ifid/IR_10 (SLICE_X38Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_ifid/IR_10 (FF)
  Destination:          CPU/PPPPPPPPPP_ifid/IR_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 28.571ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_ifid/IR_10 to CPU/PPPPPPPPPP_ifid/IR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.AQ      Tcko                  0.200   CPU/PPPPPPPPPP_ifid/IR<11>
                                                       CPU/PPPPPPPPPP_ifid/IR_10
    SLICE_X38Y81.A6      net (fanout=7)        0.026   CPU/PPPPPPPPPP_ifid/IR<10>
    SLICE_X38Y81.CLK     Tah         (-Th)    -0.190   CPU/PPPPPPPPPP_ifid/IR<11>
                                                       CPU/PPPPPPPPPP_ifid/IR_10_rstpot
                                                       CPU/PPPPPPPPPP_ifid/IR_10
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU/PPPPPPPPPP_ifid/IR_12 (SLICE_X38Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/PPPPPPPPPP_ifid/IR_12 (FF)
  Destination:          CPU/PPPPPPPPPP_ifid/IR_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1 rising at 28.571ns
  Destination Clock:    clk1 rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/PPPPPPPPPP_ifid/IR_12 to CPU/PPPPPPPPPP_ifid/IR_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.AQ      Tcko                  0.200   CPU/PPPPPPPPPP_ifid/IR<13>
                                                       CPU/PPPPPPPPPP_ifid/IR_12
    SLICE_X38Y82.A6      net (fanout=8)        0.027   CPU/PPPPPPPPPP_ifid/IR<12>
    SLICE_X38Y82.CLK     Tah         (-Th)    -0.190   CPU/PPPPPPPPPP_ifid/IR<13>
                                                       CPU/PPPPPPPPPP_ifid/IR_12_rstpot
                                                       CPU/PPPPPPPPPP_ifid/IR_12
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_The_Main_Clock_clkout0 = PERIOD TIMEGRP "The_Main_Clock_clkout0" TS_clk_in
        / 1.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 25.905ns (period - min period limit)
  Period: 28.571ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: The_Main_Clock/clkout1_buf/I0
  Logical resource: The_Main_Clock/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: The_Main_Clock/clkout0
--------------------------------------------------------------------------------
Slack: 28.091ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.571ns
  High pulse: 14.285ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: CPU/Regs/GRF_0<652>/SR
  Logical resource: CPU/Regs/GRF_0_649/SR
  Location pin: SLICE_X0Y67.SR
  Clock network: sys_rstn_INV_255_o
--------------------------------------------------------------------------------
Slack: 28.091ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.571ns
  High pulse: 14.285ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: CPU/Regs/GRF_0<652>/SR
  Logical resource: CPU/Regs/GRF_0_667/SR
  Location pin: SLICE_X0Y67.SR
  Clock network: sys_rstn_INV_255_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|     39.556ns|            0|            0|            0|     16591362|
| TS_The_Main_Clock_clkout1     |     14.286ns|     14.127ns|          N/A|            0|            0|       498055|            0|
| TS_The_Main_Clock_clkout0     |     28.571ns|     25.039ns|          N/A|            0|            0|     16093307|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   21.164|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16591362 paths, 0 nets, and 25025 connections

Design statistics:
   Minimum period:  25.039ns{1}   (Maximum frequency:  39.938MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 03 15:36:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 312 MB



