/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_27z;
  reg [15:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_3z : celloutsig_1_0z);
  assign celloutsig_0_3z = ~((in_data[83] | in_data[47]) & celloutsig_0_1z[5]);
  assign celloutsig_1_2z = ~((in_data[130] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_13z = celloutsig_1_10z[3] | ~(celloutsig_1_1z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_8z[0] ^ in_data[182]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[19:1] & in_data[71:53];
  assign celloutsig_1_18z = in_data[144:140] / { 1'h1, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[178:175], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z } / { 1'h1, celloutsig_1_18z[3:0], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_5z[4:3], celloutsig_1_5z[3], celloutsig_1_5z[1], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_5z[3], celloutsig_1_5z[3], celloutsig_1_5z[1] } >= { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[136:135], celloutsig_1_11z } >= { in_data[97:96], celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z } >= celloutsig_1_5z[16:9];
  assign celloutsig_0_2z = celloutsig_0_0z[14:11] >= celloutsig_0_1z[3:0];
  assign celloutsig_1_1z = in_data[105:97] != in_data[181:173];
  assign celloutsig_1_10z = - in_data[175:171];
  assign celloutsig_0_8z = - { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_1z = - celloutsig_0_0z[12:4];
  assign celloutsig_0_4z = | { celloutsig_0_2z, celloutsig_0_0z[16:13] };
  assign celloutsig_1_0z = | in_data[123:104];
  assign celloutsig_1_17z = ^ { celloutsig_1_8z[3], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_27z = in_data[41:30] >> celloutsig_0_8z[12:1];
  assign celloutsig_0_16z = { celloutsig_0_0z[10:2], celloutsig_0_2z } - { celloutsig_0_0z[16:9], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_28z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_28z = { in_data[40:35], celloutsig_0_16z };
  assign { celloutsig_1_5z[4], celloutsig_1_5z[8:7], celloutsig_1_5z[0], celloutsig_1_5z[3], celloutsig_1_5z[6], celloutsig_1_5z[1], celloutsig_1_5z[5], celloutsig_1_5z[18:9] } = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, in_data[114:105] } & { celloutsig_1_0z, in_data[106:105], celloutsig_1_4z, celloutsig_1_2z, in_data[104], celloutsig_1_4z, in_data[103], in_data[116:107] };
  assign celloutsig_1_5z[2] = celloutsig_1_5z[3];
  assign { out_data[132:128], out_data[107:96], out_data[43:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
