#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Aug  3 13:47:19 2024
# Process ID: 219214
# Current directory: /thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.runs/synth_1
# Command line: vivado -log CipherTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CipherTop.tcl
# Log file: /thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.runs/synth_1/CipherTop.vds
# Journal file: /thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.runs/synth_1/vivado.jou
# Running On: cadlab-linux-13.thayer.dartmouth.edu, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 16, Host memory: 33271 MB
#-----------------------------------------------------------
source CipherTop.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 21885 ; free virtual = 34602
Command: read_checkpoint -auto_incremental -incremental /thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CipherTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Vivado_Tcl 4-1101] Global synthesis options have changed for the design, incremental synthesis will not be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 219396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 20224 ; free virtual = 32941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CipherTop' [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:16]
INFO: [Synth 8-3491] module 'KeyExpansion' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/KeyExpansion.vhd:17' bound to instance 'key_generator' of component 'KeyExpansion' [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:114]
INFO: [Synth 8-638] synthesizing module 'KeyExpansion' [/thayerfs/home/f0070ys/ENGS31/AES/design/KeyExpansion.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'KeyExpansion' (1#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/KeyExpansion.vhd:27]
INFO: [Synth 8-3491] module 'Cipher' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:17' bound to instance 'cipher_comp' of component 'Cipher' [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Cipher' [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:28]
INFO: [Synth 8-3491] module 'AddRoundKey' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/AddRoundKey.vhd:17' bound to instance 'add_round_key' of component 'AddRoundKey' [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:116]
INFO: [Synth 8-638] synthesizing module 'AddRoundKey' [/thayerfs/home/f0070ys/ENGS31/AES/design/AddRoundKey.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'AddRoundKey' (2#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/AddRoundKey.vhd:29]
INFO: [Synth 8-3491] module 'SubBytes' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/SubBytes.vhd:16' bound to instance 'sub_bytes' of component 'SubBytes' [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:127]
INFO: [Synth 8-638] synthesizing module 'SubBytes' [/thayerfs/home/f0070ys/ENGS31/AES/design/SubBytes.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SubBytes' (3#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/SubBytes.vhd:26]
INFO: [Synth 8-3491] module 'ShiftRows' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/ShiftRows.vhd:16' bound to instance 'shift_rows' of component 'ShiftRows' [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ShiftRows' [/thayerfs/home/f0070ys/ENGS31/AES/design/ShiftRows.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ShiftRows' (4#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/ShiftRows.vhd:26]
INFO: [Synth 8-3491] module 'MixColumns' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/MixColumns.vhd:16' bound to instance 'mix_columns' of component 'MixColumns' [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:145]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [/thayerfs/home/f0070ys/ENGS31/AES/design/MixColumns.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (5#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/MixColumns.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Cipher' (6#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/Cipher.vhd:28]
	Parameter BAUD_PERIOD bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'Sci_Tx' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/SciTx.vhd:14' bound to instance 'sci_tx_comp' of component 'Sci_Tx' [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Sci_Tx' [/thayerfs/home/f0070ys/ENGS31/AES/design/SciTx.vhd:26]
	Parameter BAUD_PERIOD bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sci_Tx' (7#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/SciTx.vhd:26]
	Parameter BAUD_PERIOD bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'Sci_RX' declared at '/thayerfs/home/f0070ys/ENGS31/AES/design/SciRx.vhd:16' bound to instance 'sci_rx_comp' of component 'Sci_Rx' [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Sci_RX' [/thayerfs/home/f0070ys/ENGS31/AES/design/SciRx.vhd:28]
	Parameter BAUD_PERIOD bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sci_RX' (8#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/SciRx.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CipherTop' (9#1) [/thayerfs/home/f0070ys/ENGS31/AES/design/CipherTop.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 20966 ; free virtual = 33688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 20981 ; free virtual = 33703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 20981 ; free virtual = 33703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2704.770 ; gain = 0.000 ; free physical = 20973 ; free virtual = 33695
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/thayerfs/home/f0070ys/ENGS31/AES/Basys3_Constraints.xdc]
Finished Parsing XDC File [/thayerfs/home/f0070ys/ENGS31/AES/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/thayerfs/home/f0070ys/ENGS31/AES/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CipherTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CipherTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2774.789 ; gain = 0.000 ; free physical = 20988 ; free virtual = 33724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2774.789 ; gain = 0.000 ; free physical = 20988 ; free virtual = 33724
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21058 ; free virtual = 33795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21058 ; free virtual = 33795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21058 ; free virtual = 33794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21059 ; free virtual = 33797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21059 ; free virtual = 33797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Cipher'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Sci_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'Sci_RX'
INFO: [Synth 8-802] inferred FSM for state register 'receive_cs_reg' in module 'CipherTop'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               loadstate |                              001 |                              110
        addroundkeystate |                              010 |                              001
              readystate |                              011 |                              101
           subbytesstate |                              100 |                              010
          shiftrowsstate |                              101 |                              011
         mixcolumnsstate |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'Cipher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    load |                              010 |                               01
                transmit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'Sci_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   shift |                              010 |                               01
                   ready |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'Sci_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             receive_key |                             0001 |                               00
              update_key |                             0010 |                               01
            receive_data |                             0100 |                               10
      update_cipher_data |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_cs_reg' using encoding 'one-hot' in module 'CipherTop'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21090 ; free virtual = 33831
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Global synthesis options have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 24    
	   3 Input      8 Bit         XORs := 8     
	   5 Input      8 Bit         XORs := 4     
	   4 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 16    
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 88    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 96    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 25    
	   3 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21004 ; free virtual = 33757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------------------------+---------------+----------------+
|Module Name  | RTL Object                   | Depth x Width | Implemented As | 
+-------------+------------------------------+---------------+----------------+
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|KeyExpansion | sbox[0]                      | 256x8         | LUT            | 
|Cipher       | sub_bytes/state_out_reg[0,0] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[0,1] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[0,2] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[0,3] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[1,1] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[1,2] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[1,3] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[1,0] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[2,2] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[2,3] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[2,0] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[2,1] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[3,3] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[3,0] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[3,1] | 256x8         | Block RAM      | 
|Cipher       | sub_bytes/state_out_reg[3,2] | 256x8         | Block RAM      | 
+-------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20975 ; free virtual = 33735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20891 ; free virtual = 33651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20892 ; free virtual = 33652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20893 ; free virtual = 33653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20893 ; free virtual = 33653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20894 ; free virtual = 33654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20894 ; free virtual = 33654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20894 ; free virtual = 33655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20894 ; free virtual = 33655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |    37|
|4     |LUT2     |    64|
|5     |LUT3     |   106|
|6     |LUT4     |   126|
|7     |LUT5     |   587|
|8     |LUT6     |  1099|
|9     |MUXF7    |   305|
|10    |RAMB18E1 |     8|
|11    |FDCE     |    26|
|12    |FDPE     |     3|
|13    |FDRE     |  3750|
|14    |FDSE     |     2|
|15    |IBUF     |     3|
|16    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 20894 ; free virtual = 33655
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2774.789 ; gain = 0.000 ; free physical = 20933 ; free virtual = 33693
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2774.789 ; gain = 70.020 ; free physical = 21021 ; free virtual = 33782
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2774.789 ; gain = 0.000 ; free physical = 21024 ; free virtual = 33784
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.445 ; gain = 0.000 ; free physical = 20974 ; free virtual = 33734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bb62d596
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2801.445 ; gain = 96.676 ; free physical = 21139 ; free virtual = 33900
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f0070ys/ENGS31/AES/Vivado/AES/AES.runs/synth_1/CipherTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CipherTop_utilization_synth.rpt -pb CipherTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  3 13:48:50 2024...
