FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright (C) 2012 Dialog Semiconductor Ltd.
 */
#ifndef __DA9055_PDATA_H
#define __DA9055_PDATA_H

#define DA9055_MAX_REGULATORS	8

struct da9055;
struct gpio_desc;

enum gpio_select {
	NO_GPIO = 0,
	GPIO_1,
	GPIO_2
};

struct da9055_pdata {
	int (*init) (struct da9055 *da9055);
	int irq_base;
	int gpio_base;

	struct regulator_init_data *regulators[DA9055_MAX_REGULATORS];
	/* Enable RTC in RESET Mode */
	bool reset_enable;
	/*
	 * GPI muxed pin to control
	 * regulator state A/B, 0 if not available.
	 */
	int *gpio_ren;
	/*
	 * GPI muxed pin to control
/* bench 18524.1.0 8b7e0de1d77f */
/* bench 18524.1.1 512bd58e293a */
/* bench 18524.1.2 762d535d5615 */
/* bench 18524.1.3 8df2d677571f */
/* bench 18524.1.4 634db5b574f6 */
/* bench 18524.1.5 4aa556ad1fb8 */
/* bench 18524.1.6 ef77a808883b */
/* bench 18524.1.7 32b8e5dde5cc */
/* bench 18524.1.8 3e37ca371743 */
/* bench 18524.1.9 7e85300810d0 */
/* bench 18524.1.10 b587b6926183 */
/* bench 18524.1.11 2b29c876074b */
/* bench 18524.1.12 76b2c2cc03ab */
/* bench 2767.3.0 523526b808c6 */
/* bench 2767.3.1 4615db5336f6 */
/* bench 2767.3.2 e02906105aea */
/* bench 2767.3.3 af83799e4b2d */
/* bench 2767.3.4 48bbca83405d */
/* bench 2767.3.5 ca003aa3b713 */
/* bench 2767.3.6 59b841a5c444 */
/* bench 2767.3.7 0ba419aa4a74 */
/* bench 2767.3.8 868ad3b1bddd */
	/*
	 * Regulator mode control bits value (GPI offset) that
	 * controls the regulator state, 0 if not available.
	 */
	enum gpio_select *reg_ren;
	/*
	 * Regulator mode control bits value (GPI offset) that
	 * controls the regulator set A/B, 0 if  not available.
	 */
	enum gpio_select *reg_rsel;
	/* GPIO descriptors to enable regulator, NULL if not available */
	struct gpio_desc **ena_gpiods;
};
#endif /* __DA9055_PDATA_H */
