==============================================================
File generated on Sun Nov 08 02:43:37 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov  8 02:45:04 2020...
==============================================================
File generated on Sun Nov 08 02:47:02 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 02:48:29 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:02:06 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:05:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:21:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:40:41 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:46:49 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 03:48:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:02:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:05:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov  8 23:05:53 2020...
==============================================================
File generated on Sun Nov 08 23:06:21 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:10:07 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:17:00 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:40:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:42:27 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Nov 08 23:48:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 00:58:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 01:04:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 01:13:12 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov  9 02:03:44 2020...
==============================================================
File generated on Mon Nov 09 02:33:41 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 02:34:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:63:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:10566:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11069:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11433:36: warning: '&&' within '||' [-Wlogical-op-parentheses]
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                  ~~ ~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
kernel.cpp:11433:36: note: place parentheses around the '&&' expression to silence this warning
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                                   ^
                     (                                     )
kernel.cpp:11346:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11620:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11958:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12132:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12522:14: warning: '&&' within '||' [-Wlogical-op-parentheses]
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
     ~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
kernel.cpp:12522:14: note: place parentheses around the '&&' expression to silence this warning
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
             ^
     (                        )
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:13235:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 105.617 ; gain = 21.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 105.617 ; gain = 21.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1104) in function 'void maxpool_w2<float, 12, 96, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 169.918 ; gain = 85.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1221) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1247) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 180.410 ; gain = 95.910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:11391) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:11418) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1086) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:10238) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:10277) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:10359) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:12794) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:12817) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:12535) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:12594) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:12651) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:10097) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:11395) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:11402) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:11422) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:11429) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1097) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (./util.h:1100) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1245) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:10241) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:10288) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:10361) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:12794) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:12817) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:12540) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:12599) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:12656) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:10099) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:10100) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:11322) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:11323) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:11326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:11327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1060) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1061) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1077) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:10123) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:10125) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:10127) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:10130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:12512) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1060) accessed through non-constant indices on dimension 1 (./util.h:1099:56), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1060) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1061) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1221) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1247) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8967:4) to (kernel.cpp:8986:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9426:33) to (kernel.cpp:9511:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9612:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11368:6) to (kernel.cpp:11381:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11418:19) to (kernel.cpp:11490:5) in function 'relu'... converting 84 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11498:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11632:19) to (kernel.cpp:11651:5) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11664:18) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1100:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1106:2) to (./util.h:1240:5) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10406:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12535:16) to (kernel.cpp:12584:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12594:16) to (kernel.cpp:12642:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12651:16) to (kernel.cpp:12709:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12528:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12805:5) to (kernel.cpp:12811:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12754:3) in function 'cout_write_ddr_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12948:21) to (kernel.cpp:13000:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13116:4) to (kernel.cpp:13127:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10883:20) to (kernel.cpp:10902:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10909:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:7896:3) to (kernel.cpp:7926:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8276:21) to (kernel.cpp:8290:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8326:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:9349)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:11229)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:11529)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:10117)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:12720)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:10737)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:8101)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 240.570 ; gain = 156.070
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:9409:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:13613:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11260:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11557:2) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./util.h:1086:26) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:10223:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:10222:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:10237:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:10236:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:10276:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:10275:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:10274:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:10358:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:10357:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10155:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:12758:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:12768:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:12779:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:12803:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:10097:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:10093:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10092:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10091:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10877:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10809:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:7747:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:8827:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:9012:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 12, 96, 8, 2, 32>' to 'maxpool_w2' (./util.h:1082:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:12497).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gcontrol' (kernel.cpp:13605:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:13618:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12762:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12773:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12787:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12797:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12811:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12823:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9519:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9540:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9548:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9571:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9573:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7729:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7743:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7755:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:13223:1), pipe: (kernel.cpp:13618:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 472.680 ; gain = 388.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar4', kernel.cpp:7755) with incoming values : ('indvar_next9', kernel.cpp:7755) [102]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:7755) [109]  (1.23 ns)
	'select' operation ('indvar4_mid2', kernel.cpp:7755) [110]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:7755) [130]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.133 seconds; current allocated memory: 408.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 409.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_395', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.053 seconds; current allocated memory: 410.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 410.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 411.354 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.342 seconds; current allocated memory: 412.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:8979) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:8979) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:8976) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:8970) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:8973) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:8973) with incoming values : ('oo_4', kernel.cpp:8973) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:8978) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.339 seconds; current allocated memory: 413.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 413.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 413.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 414.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:9505->kernel.cpp:13404) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.672 seconds; current allocated memory: 415.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 416.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:10079) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:10079) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 417.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 418.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:10277) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:10277) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:10277) [278]  (0.494 ns)
	'or' operation ('tmp_317', kernel.cpp:10277) [280]  (0 ns)
	'or' operation ('tmp_535', kernel.cpp:10277) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:10277) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:10277) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.227 seconds; current allocated memory: 420.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.812 seconds; current allocated memory: 422.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_381', kernel.cpp:10893) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:10893) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:10892) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:10892) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:10892) with incoming values : ('h_2', kernel.cpp:10892) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:10892) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.055 seconds; current allocated memory: 423.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 423.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_120', kernel.cpp:11481) [579]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:11481) [583]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:11480) [586]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:11480) [587]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:11480) with incoming values : ('h4_2', kernel.cpp:11480) [205]  (0 ns)
	'add' operation ('h', kernel.cpp:11480) [578]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.586 seconds; current allocated memory: 426.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.394 seconds; current allocated memory: 429.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.301 seconds; current allocated memory: 439.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.145 seconds; current allocated memory: 467.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_135', kernel.cpp:11642) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:11642) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11641) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:11641) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:11641) with incoming values : ('h_2', kernel.cpp:11641) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:11641) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.496 seconds; current allocated memory: 468.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 469.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12684) of variable '__Result__', kernel.cpp:12671 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12655) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12684) of variable '__Result__', kernel.cpp:12671 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12655) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12626) of variable '__Result__', kernel.cpp:12613 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12598) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12626) of variable '__Result__', kernel.cpp:12613 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12598) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:12655) on array 'cout_burst_buf_V' [61]  (2.27 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:12664) [72]  (0 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:12666) [75]  (0.817 ns)
	'store' operation (kernel.cpp:12684) of variable '__Result__', kernel.cpp:12671 on array 'cout_burst_buf_V' [78]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.146 seconds; current allocated memory: 470.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 471.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'mul' operation of DSP[384] ('local_cout_idx', kernel.cpp:12772) [384]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.625 seconds; current allocated memory: 473.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.038 seconds; current allocated memory: 477.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.101 seconds; current allocated memory: 478.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 479.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.296 seconds; current allocated memory: 480.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.087 seconds; current allocated memory: 482.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.init_inst.gep.layer_config.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.477 seconds; current allocated memory: 484.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 485.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_27s_27_7_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 3.809 seconds; current allocated memory: 489.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 490.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 493.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.175 seconds; current allocated memory: 494.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 495.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 498.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_12s_8ns_12_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.468 seconds; current allocated memory: 501.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.184 seconds; current allocated memory: 506.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.103 seconds; current allocated memory: 508.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 35245 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.503 seconds; current allocated memory: 517.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_967_32_1_1' to 'top_kernel_mux_96OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_96OgC': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3QgW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 9.237 seconds; current allocated memory: 537.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 18.187 seconds; current allocated memory: 542.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 544.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_19s_19s_19_3_1' to 'top_kernel_mul_19UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_19UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Shg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.495 seconds; current allocated memory: 550.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 3.599 seconds; current allocated memory: 553.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.889 seconds; current allocated memory: 555.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'top_kernel_init_inst' to 'top_kernel_init_iYie' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.238 seconds; current allocated memory: 559.384 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Ngs_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3PgM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Rg6_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Shg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Thq_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_19UhA_MulnS_12'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bVhK_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrXh4_U(start_for_cout_wrXh4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_init_iYie_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:54 ; elapsed = 00:04:23 . Memory (MB): peak = 767.504 ; gain = 683.004
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 263.187 seconds; peak allocated memory: 559.384 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov  9 02:38:34 2020...
==============================================================
File generated on Mon Nov 09 03:32:48 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov  9 03:32:58 2020...
==============================================================
File generated on Mon Nov 09 03:36:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 03:55:31 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov  9 03:56:31 2020...
==============================================================
File generated on Mon Nov 09 03:57:32 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Nov 09 03:59:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:63:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:10566:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11069:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11433:36: warning: '&&' within '||' [-Wlogical-op-parentheses]
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                  ~~ ~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
kernel.cpp:11433:36: note: place parentheses around the '&&' expression to silence this warning
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                                   ^
                     (                                     )
kernel.cpp:11346:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11783:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12121:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12295:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12685:14: warning: '&&' within '||' [-Wlogical-op-parentheses]
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
     ~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
kernel.cpp:12685:14: note: place parentheses around the '&&' expression to silence this warning
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
             ^
     (                        )
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:13401:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.488 ; gain = 21.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.488 ; gain = 21.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1340) in function 'void maxpool_w2<float, 12, 96, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 169.074 ; gain = 84.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1457) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1483) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 179.844 ; gain = 95.363
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:11391) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:11418) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1322) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:10238) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:10277) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:10359) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:12957) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:12980) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:12698) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:12757) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:12814) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:10097) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:11395) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:11402) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:11422) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:11429) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1333) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (./util.h:1336) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1481) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:10241) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:10288) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:10361) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:12957) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:12980) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:12703) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:12762) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:12819) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:10099) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:10100) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:11322) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:11323) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:11326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:11327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1296) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1311) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1313) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:10123) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:10125) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:10127) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:10130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:12675) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1296) accessed through non-constant indices on dimension 1 (./util.h:1335:56), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1297) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1457) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1483) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8967:4) to (kernel.cpp:8986:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9426:33) to (kernel.cpp:9511:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9612:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11368:6) to (kernel.cpp:11381:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11418:19) to (kernel.cpp:11490:5) in function 'relu'... converting 84 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11498:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11795:19) to (kernel.cpp:11814:5) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11827:18) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1336:36) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1342:2) to (./util.h:1476:5) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10406:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12698:16) to (kernel.cpp:12747:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12757:16) to (kernel.cpp:12805:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12814:16) to (kernel.cpp:12872:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12691:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12968:5) to (kernel.cpp:12974:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12917:3) in function 'cout_write_ddr_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13111:21) to (kernel.cpp:13163:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13279:4) to (kernel.cpp:13290:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10883:20) to (kernel.cpp:10902:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10909:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:7896:3) to (kernel.cpp:7926:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8276:21) to (kernel.cpp:8290:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8326:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:9349)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:11229)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:11692)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:10117)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:12883)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:10737)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:8101)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 241.516 ; gain = 157.035
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:9409:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:13791:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11260:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11720:2) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./util.h:1322:26) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:10223:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:10222:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:10237:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:10236:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:10276:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:10275:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:10274:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:10358:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:10357:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10155:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:12921:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:12931:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:12942:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:12966:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:10097:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:10093:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10092:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10091:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10877:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10809:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:7747:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:8827:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:9012:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 12, 96, 8, 2, 32>' to 'maxpool_w2' (./util.h:1318:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:12660).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gcontrol' (kernel.cpp:13783:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:13796:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12925:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12936:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12950:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12960:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12974:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12986:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9519:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9540:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9548:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9571:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9573:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7729:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7743:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7755:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:13389:1), pipe: (kernel.cpp:13796:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:15 . Memory (MB): peak = 473.555 ; gain = 389.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar4', kernel.cpp:7755) with incoming values : ('indvar_next9', kernel.cpp:7755) [102]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:7755) [109]  (1.23 ns)
	'select' operation ('indvar4_mid2', kernel.cpp:7755) [110]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:7755) [130]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.438 seconds; current allocated memory: 408.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 409.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_395', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 410.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 410.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 411.371 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 412.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:8979) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:8979) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:8976) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:8970) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:8973) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:8973) with incoming values : ('oo_4', kernel.cpp:8973) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:8978) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 413.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 413.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 413.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 414.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:9505->kernel.cpp:13572) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.566 seconds; current allocated memory: 415.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 416.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:10079) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:10079) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.269 seconds; current allocated memory: 417.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 418.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:10277) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:10277) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:10277) [278]  (0.494 ns)
	'or' operation ('tmp_317', kernel.cpp:10277) [280]  (0 ns)
	'or' operation ('tmp_535', kernel.cpp:10277) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:10277) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:10277) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.175 seconds; current allocated memory: 420.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 422.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_381', kernel.cpp:10893) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:10893) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:10892) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:10892) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:10892) with incoming values : ('h_2', kernel.cpp:10892) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:10892) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.049 seconds; current allocated memory: 423.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 423.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_120', kernel.cpp:11481) [579]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:11481) [583]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:11480) [586]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:11480) [587]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:11480) with incoming values : ('h4_2', kernel.cpp:11480) [205]  (0 ns)
	'add' operation ('h', kernel.cpp:11480) [578]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.495 seconds; current allocated memory: 426.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.367 seconds; current allocated memory: 429.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.115 seconds; current allocated memory: 439.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.08 seconds; current allocated memory: 467.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_135', kernel.cpp:11805) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:11805) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11804) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:11804) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:11804) with incoming values : ('h_2', kernel.cpp:11804) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:11804) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.798 seconds; current allocated memory: 468.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 469.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12789) of variable '__Result__', kernel.cpp:12776 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12761) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12789) of variable '__Result__', kernel.cpp:12776 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12761) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V' [61]  (2.27 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:12827) [73]  (0 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:12829) [76]  (0.817 ns)
	'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' [78]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 470.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 471.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'mul' operation of DSP[384] ('local_cout_idx', kernel.cpp:12935) [384]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.556 seconds; current allocated memory: 473.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 477.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.059 seconds; current allocated memory: 478.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 479.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 480.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.012 seconds; current allocated memory: 482.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.init_inst.gep.layer_config.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.463 seconds; current allocated memory: 484.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 485.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_27s_27_7_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 3.875 seconds; current allocated memory: 489.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 490.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 493.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.114 seconds; current allocated memory: 494.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 495.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 498.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_12s_8ns_12_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.625 seconds; current allocated memory: 501.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.158 seconds; current allocated memory: 506.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.729 seconds; current allocated memory: 508.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 35245 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.589 seconds; current allocated memory: 517.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_967_32_1_1' to 'top_kernel_mux_96OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_96OgC': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3QgW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 9.497 seconds; current allocated memory: 537.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 19.287 seconds; current allocated memory: 542.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.379 seconds; current allocated memory: 544.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_19s_19s_19_3_1' to 'top_kernel_mul_19UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_19UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Shg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 550.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 3.508 seconds; current allocated memory: 553.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.686 seconds; current allocated memory: 555.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'top_kernel_init_inst' to 'top_kernel_init_iYie' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.001 seconds; current allocated memory: 559.385 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Ngs_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3PgM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Rg6_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Shg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Thq_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_19UhA_MulnS_12'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bVhK_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrXh4_U(start_for_cout_wrXh4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_init_iYie_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:48 ; elapsed = 00:04:03 . Memory (MB): peak = 768.121 ; gain = 683.641
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 243.082 seconds; peak allocated memory: 559.385 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Nov  9 04:03:40 2020...
==============================================================
File generated on Tue Nov 10 02:12:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:13:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:15:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:63:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:10566:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11069:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11433:36: warning: '&&' within '||' [-Wlogical-op-parentheses]
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                  ~~ ~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
kernel.cpp:11433:36: note: place parentheses around the '&&' expression to silence this warning
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                                   ^
                     (                                     )
kernel.cpp:11346:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11783:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12121:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12295:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12685:14: warning: '&&' within '||' [-Wlogical-op-parentheses]
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
     ~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
kernel.cpp:12685:14: note: place parentheses around the '&&' expression to silence this warning
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
             ^
     (                        )
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:13401:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.637 ; gain = 20.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.637 ; gain = 20.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1340) in function 'void maxpool_w2<float, 12, 96, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 169.938 ; gain = 85.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1457) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1483) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 181.129 ; gain = 96.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:11391) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:11418) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1322) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:10238) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:10277) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:10359) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:12957) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:12980) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:12698) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:12757) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:12814) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:10097) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:11395) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:11402) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:11422) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:11429) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1333) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./util.h:1336) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 95.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1481) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:10241) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:10288) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:10361) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:12957) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:12980) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:12703) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:12762) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:12819) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:10099) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:10100) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:11322) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:11323) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:11326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:11327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1296) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1297) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1311) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1313) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:10123) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:10125) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:10127) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:10130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:12675) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1296) accessed through non-constant indices on dimension 1 (./util.h:1335:56), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1296) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1297) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1457) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1483) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8967:4) to (kernel.cpp:8986:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9426:33) to (kernel.cpp:9511:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9612:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11368:6) to (kernel.cpp:11381:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11418:19) to (kernel.cpp:11490:5) in function 'relu'... converting 84 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11498:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11795:19) to (kernel.cpp:11814:5) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11827:18) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1335:56) to (./util.h:1476:5) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10406:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12698:16) to (kernel.cpp:12747:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12757:16) to (kernel.cpp:12805:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12814:16) to (kernel.cpp:12872:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12691:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12968:5) to (kernel.cpp:12974:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12917:3) in function 'cout_write_ddr_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13111:21) to (kernel.cpp:13163:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13279:4) to (kernel.cpp:13290:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10883:20) to (kernel.cpp:10902:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10909:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:7896:3) to (kernel.cpp:7926:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8276:21) to (kernel.cpp:8290:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8326:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:9349)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:11229)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:11692)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:10117)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:12883)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:10737)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:8101)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 235.680 ; gain = 150.758
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:9409:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:13791:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11260:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11720:2) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:10223:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:10222:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:10237:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:10236:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:10276:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:10275:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:10274:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:10358:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:10357:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10155:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:12921:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:12931:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:12942:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:12966:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:10097:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:10093:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10092:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10091:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10877:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10809:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:7747:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:8827:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:9012:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 12, 96, 8, 2, 32>' to 'maxpool_w2' (./util.h:1318:5)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:12660).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5 on port 'gcontrol' (kernel.cpp:13783:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:13796:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12925:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12936:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12950:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12960:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12974:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:12986:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9519:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9540:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9548:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9571:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9573:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7729:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7743:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7755:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:13389:1), pipe: (kernel.cpp:13796:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:12 . Memory (MB): peak = 420.762 ; gain = 335.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar4', kernel.cpp:7755) with incoming values : ('indvar_next9', kernel.cpp:7755) [102]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:7755) [109]  (1.23 ns)
	'select' operation ('indvar4_mid2', kernel.cpp:7755) [110]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:7755) [130]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.473 seconds; current allocated memory: 364.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 365.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_390', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 366.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 366.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 367.428 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 368.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:8979) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:8979) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:8976) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:8970) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:8973) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:8973) with incoming values : ('oo_4', kernel.cpp:8973) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:8978) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 369.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 369.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 369.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 370.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:9505->kernel.cpp:13572) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 371.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 372.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:10079) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:10079) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 373.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 374.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:10277) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:10277) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:10277) [278]  (0.494 ns)
	'or' operation ('tmp_317', kernel.cpp:10277) [280]  (0 ns)
	'or' operation ('tmp_527', kernel.cpp:10277) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:10277) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:10277) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.175 seconds; current allocated memory: 376.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.905 seconds; current allocated memory: 378.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_376', kernel.cpp:10893) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:10893) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:10892) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:10892) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:10892) with incoming values : ('h_2', kernel.cpp:10892) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:10892) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.504 seconds; current allocated memory: 379.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 379.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_120', kernel.cpp:11481) [579]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:11481) [583]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:11480) [586]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:11480) [587]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:11480) with incoming values : ('h4_2', kernel.cpp:11480) [205]  (0 ns)
	'add' operation ('h', kernel.cpp:11480) [578]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.519 seconds; current allocated memory: 382.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.268 seconds; current allocated memory: 385.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 76.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('iter') to 'select' operation ('iter') (combination delay: 3.644 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (3.644ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'maxpool_w2' consists of the following:
	'phi' operation ('iter') with incoming values : ('iter', ./util.h:1510) [805]  (0 ns)
	'add' operation ('iter', ./util.h:1509) [2837]  (1.51 ns)
	'icmp' operation ('tmp_156', ./util.h:1510) [2838]  (1.26 ns)
	'select' operation ('iter', ./util.h:1510) [2839]  (0.87 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.038 seconds; current allocated memory: 390.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 398.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_135', kernel.cpp:11805) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:11805) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11804) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:11804) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:11804) with incoming values : ('h_2', kernel.cpp:11804) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:11804) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.262 seconds; current allocated memory: 399.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 400.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12789) of variable '__Result__', kernel.cpp:12776 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12761) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12789) of variable '__Result__', kernel.cpp:12776 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12761) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:12818) on array 'cout_burst_buf_V' [61]  (2.27 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:12829) [70]  (0 ns)
	'select' operation ('cout_buf[1].V', kernel.cpp:12829) [75]  (0.817 ns)
	'store' operation (kernel.cpp:12847) of variable '__Result__', kernel.cpp:12834 on array 'cout_burst_buf_V' [78]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.014 seconds; current allocated memory: 401.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 402.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'mul' operation of DSP[384] ('local_cout_idx', kernel.cpp:12935) [384]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.446 seconds; current allocated memory: 405.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.383 seconds; current allocated memory: 408.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.039 seconds; current allocated memory: 409.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 411.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 411.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.041 seconds; current allocated memory: 413.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.init_inst.gep.layer_config.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.454 seconds; current allocated memory: 415.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 416.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_27s_27_7_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 3.827 seconds; current allocated memory: 420.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.449 seconds; current allocated memory: 421.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 424.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.131 seconds; current allocated memory: 426.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 426.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 429.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_12s_8ns_12_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.509 seconds; current allocated memory: 432.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.227 seconds; current allocated memory: 437.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.084 seconds; current allocated memory: 439.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 35245 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.541 seconds; current allocated memory: 448.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_967_32_1_1' to 'top_kernel_mux_96OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3QgW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'maxpool_w2' is 24320 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_96OgC': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3QgW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 6.505 seconds; current allocated memory: 463.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 7.233 seconds; current allocated memory: 467.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Rg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.396 seconds; current allocated memory: 469.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_19s_19s_19_3_1' to 'top_kernel_mul_19UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_19UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Shg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.452 seconds; current allocated memory: 475.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 3.545 seconds; current allocated memory: 478.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.697 seconds; current allocated memory: 480.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'top_kernel_init_inst' to 'top_kernel_init_iYie' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.501 seconds; current allocated memory: 484.359 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Ngs_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3PgM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Rg6_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Shg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Thq_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_19UhA_MulnS_12'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bVhK_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrXh4_U(start_for_cout_wrXh4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_init_iYie_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:03:25 . Memory (MB): peak = 660.008 ; gain = 575.086
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 205.531 seconds; peak allocated memory: 484.359 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 02:19:01 2020...
==============================================================
File generated on Tue Nov 10 02:24:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:26:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:29:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 02:34:53 2020...
==============================================================
File generated on Tue Nov 10 02:48:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:52:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 02:54:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 03:11:45 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 03:13:18 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 03:18:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 03:27:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 03:28:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 15:27:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 15:29:12 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 16:21:23 2020...
==============================================================
File generated on Tue Nov 10 16:56:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 16:57:45 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 16:59:13 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:04:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 17:04:43 2020...
==============================================================
File generated on Tue Nov 10 17:05:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 17:05:18 2020...
==============================================================
File generated on Tue Nov 10 17:06:31 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:07:05 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 17:07:08 2020...
==============================================================
File generated on Tue Nov 10 17:07:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 17:07:57 2020...
==============================================================
File generated on Tue Nov 10 17:08:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 17:08:38 2020...
==============================================================
File generated on Tue Nov 10 17:08:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:14:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:15:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:17:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:20:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:23:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:24:21 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:26:45 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:32:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:34:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:40:41 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:46:12 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 17:50:02 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 18:11:23 2020...
==============================================================
File generated on Tue Nov 10 18:18:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:01:41 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:05:46 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:08:55 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:10:01 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:14:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:16:05 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:19:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:27:46 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:63:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:10566:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11069:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11433:36: warning: '&&' within '||' [-Wlogical-op-parentheses]
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                  ~~ ~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
kernel.cpp:11433:36: note: place parentheses around the '&&' expression to silence this warning
      if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                                   ^
                     (                                     )
kernel.cpp:11346:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11951:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:12290:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12464:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12854:14: warning: '&&' within '||' [-Wlogical-op-parentheses]
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
     ~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
kernel.cpp:12854:14: note: place parentheses around the '&&' expression to silence this warning
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
             ^
     (                        )
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:13570:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 105.742 ; gain = 21.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 105.742 ; gain = 21.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1587) in function 'void maxpool_w2<float, 12, 96, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 169.812 ; gain = 85.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1707) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1733) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 180.723 ; gain = 96.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:11391) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:11418) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1568) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:10238) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:10277) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:10359) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:13126) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:13149) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:12867) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:12926) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:12983) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:10097) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:11395) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:11402) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:11422) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:11429) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1580) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./util.h:1583) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 95.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1731) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:10241) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:10288) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:10361) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:13126) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:13149) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:12872) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:12931) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:12988) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:10099) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:10100) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:11322) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:11323) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:11326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:11327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1542) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1543) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1557) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1559) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:10123) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:10125) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:10127) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:10130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:12844) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1542) accessed through non-constant indices on dimension 1 (./util.h:1582:58), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1542) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1543) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11443) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1707) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1733) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8967:4) to (kernel.cpp:8986:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9426:33) to (kernel.cpp:9511:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9612:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11368:6) to (kernel.cpp:11381:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11418:19) to (kernel.cpp:11490:5) in function 'relu'... converting 84 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11498:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11964:18) to (kernel.cpp:11983:4) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11996:17) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1582:58) to (./util.h:1726:7) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10406:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12867:16) to (kernel.cpp:12916:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12926:16) to (kernel.cpp:12974:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12983:16) to (kernel.cpp:13041:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12860:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13137:5) to (kernel.cpp:13143:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:13086:3) in function 'cout_write_ddr_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13280:21) to (kernel.cpp:13332:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13448:4) to (kernel.cpp:13459:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10883:20) to (kernel.cpp:10902:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10909:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:7896:3) to (kernel.cpp:7926:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8276:21) to (kernel.cpp:8290:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8326:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:9349)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:11229)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:11859)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:10117)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:13052)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:10737)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:8101)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 235.414 ; gain = 150.898
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:9409:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:13969:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11260:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11888:1) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:10223:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:10222:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:10237:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:10236:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:10276:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:10275:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:10274:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:10358:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:10357:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10155:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:13090:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:13100:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:13111:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:13135:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:10097:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:10093:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10092:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10091:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10877:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10809:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:7747:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:8827:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:9012:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 12, 96, 8, 2, 32>' to 'maxpool_w2' (./util.h:1539:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:12829).
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:13974:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13094:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13105:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13119:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13129:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13143:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13155:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9519:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9540:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9548:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9571:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9573:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7729:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7743:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7755:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:13558:1), pipe: (kernel.cpp:13974:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:10 . Memory (MB): peak = 421.109 ; gain = 336.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar2', kernel.cpp:7755) with incoming values : ('indvar_next9', kernel.cpp:7755) [102]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:7755) [109]  (1.23 ns)
	'select' operation ('indvar2_mid2', kernel.cpp:7755) [110]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:7755) [130]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.774 seconds; current allocated memory: 364.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 365.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_396', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 366.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 366.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 367.445 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 368.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:8979) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:8979) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:8976) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:8970) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:8973) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:8973) with incoming values : ('oo_4', kernel.cpp:8973) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:8978) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 369.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 369.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 369.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 370.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:9505->kernel.cpp:13741) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.573 seconds; current allocated memory: 371.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 372.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:10079) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:10079) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 373.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 374.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:10277) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:10277) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:10277) [278]  (0.494 ns)
	'or' operation ('tmp_317', kernel.cpp:10277) [280]  (0 ns)
	'or' operation ('tmp_527', kernel.cpp:10277) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:10277) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:10277) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.205 seconds; current allocated memory: 376.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.767 seconds; current allocated memory: 378.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_382', kernel.cpp:10893) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:10893) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:10892) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:10892) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:10892) with incoming values : ('h_2', kernel.cpp:10892) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:10892) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 379.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 379.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_119', kernel.cpp:11481) [579]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:11481) [583]  (0.485 ns)
	'select' operation ('sel_tmp6', kernel.cpp:11480) [586]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:11480) [587]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:11480) with incoming values : ('h4_2', kernel.cpp:11480) [205]  (0 ns)
	'add' operation ('h', kernel.cpp:11480) [578]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 382.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.243 seconds; current allocated memory: 385.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 111.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('iter') to 'select' operation ('iter') (combination delay: 3.644 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (3.644ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'maxpool_w2' consists of the following:
	'phi' operation ('iter') with incoming values : ('iter', ./util.h:1760) [809]  (0 ns)
	'add' operation ('iter', ./util.h:1759) [2858]  (1.51 ns)
	'icmp' operation ('tmp_163', ./util.h:1760) [2859]  (1.26 ns)
	'select' operation ('iter', ./util.h:1760) [2860]  (0.87 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.094 seconds; current allocated memory: 391.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.415 seconds; current allocated memory: 399.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_134', kernel.cpp:11974) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:11974) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11973) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:11973) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:11973) with incoming values : ('h_2', kernel.cpp:11973) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:11973) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.325 seconds; current allocated memory: 400.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 401.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:13016) of variable '__Result__', kernel.cpp:13003 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12987) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:13016) of variable '__Result__', kernel.cpp:13003 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12987) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12958) of variable '__Result__', kernel.cpp:12945 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12930) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12958) of variable '__Result__', kernel.cpp:12945 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12930) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:12987) on array 'cout_burst_buf_V' [61]  (2.27 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:12996) [73]  (0 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:12998) [76]  (0.817 ns)
	'store' operation (kernel.cpp:13016) of variable '__Result__', kernel.cpp:13003 on array 'cout_burst_buf_V' [78]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.018 seconds; current allocated memory: 402.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 403.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'mul' operation of DSP[384] ('local_cout_idx', kernel.cpp:13104) [384]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.482 seconds; current allocated memory: 406.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.373 seconds; current allocated memory: 409.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 410.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 411.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 412.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.136 seconds; current allocated memory: 414.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.407 seconds; current allocated memory: 416.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.467 seconds; current allocated memory: 417.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_27s_27_7_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 3.792 seconds; current allocated memory: 421.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.489 seconds; current allocated memory: 422.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 425.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.122 seconds; current allocated memory: 426.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 427.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 430.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_12s_8ns_12_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 432.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.203 seconds; current allocated memory: 437.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.127 seconds; current allocated memory: 439.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 35245 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.475 seconds; current allocated memory: 449.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32s_32_36_1' to 'top_kernel_urem_3OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_977_32_1_1' to 'top_kernel_mux_97QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3Rg6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'maxpool_w2' is 24320 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_97QgW': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3OgC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3Rg6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 6.604 seconds; current allocated memory: 465.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 7.385 seconds; current allocated memory: 469.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.388 seconds; current allocated memory: 471.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_19s_19s_19_3_1' to 'top_kernel_mul_19VhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_19VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.392 seconds; current allocated memory: 477.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 3.399 seconds; current allocated memory: 480.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrYie' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.776 seconds; current allocated memory: 483.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.286 seconds; current allocated memory: 486.378 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32Ngs_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3OgC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3PgM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3Rg6_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Shg_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Thq_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32UhA_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_19VhK_MulnS_12'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bWhU_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrYie_U(start_for_cout_wrYie)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:03:23 . Memory (MB): peak = 662.020 ; gain = 577.504
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 203.37 seconds; peak allocated memory: 486.378 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 20:31:08 2020...
==============================================================
File generated on Tue Nov 10 20:34:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:35:59 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 20:39:24 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:11:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:17:30 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:19:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:23:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:25:03 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:27:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:28:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:31:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 21:31:11 2020...
==============================================================
File generated on Tue Nov 10 21:31:35 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:33:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:35:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:38:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:43:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:46:11 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:48:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:50:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:52:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:53:08 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 21:55:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:02:13 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:06:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:07:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:10:23 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:15:15 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:24:12 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:26:42 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:28:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:34:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:35:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:36:58 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:38:33 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:50:01 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 22:52:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:05:23 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:07:57 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:16:15 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:19:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:21:39 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:23:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:25:47 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:27:31 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:32:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:35:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 23:35:57 2020...
==============================================================
File generated on Tue Nov 10 23:36:19 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:39:56 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:42:53 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:44:52 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:47:43 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_sw.cpp' ... 
WARNING: [HLS 200-40] In file included from cnn_sw.cpp:1:
cnn_sw.cpp:63:22: warning: conversion from string literal to 'char *' is deprecated [-Wdeprecated-writable-strings]
  char* prj_path_c = "E:/UCLA/FlexCNN_Syn/FlexCNN";
                     ^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
kernel.cpp:10566:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11069:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11436:37: warning: '&&' within '||' [-Wlogical-op-parentheses]
       if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                   ~~ ~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~
kernel.cpp:11436:37: note: place parentheses around the '&&' expression to silence this warning
       if (bias_en || BATCH_NORM_EN && !LINEAR_ACTIVATION_EN)
                                    ^
                      (                                     )
kernel.cpp:11346:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:11956:2: warning: switch condition has boolean value
 switch(en){
 ^      ~~
kernel.cpp:12295:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12469:3: warning: switch condition has boolean value
  switch(en){
  ^      ~~
kernel.cpp:12859:14: warning: '&&' within '||' [-Wlogical-op-parentheses]
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
     ~~~~~~~~^~~~~~~~~~~~~~~~~ ~~
kernel.cpp:12859:14: note: place parentheses around the '&&' expression to silence this warning
 if (en == 0 && up_sample == 0 || POOL_ODD == 1) write = 0;
             ^
     (                        )
8 warnings generated.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: kernel.cpp:13575:32
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.188 ; gain = 20.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 105.188 ; gain = 20.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (./util.h:1587) in function 'void maxpool_w2<float, 12, 96, 8, 2, 32>(hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, hls::stream<ap_uint<(FORWARD_REFERENCE) * (FORWARD_REFERENCE)> >&, unsigned int, bool, unsigned int, unsigned int, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 169.883 ; gain = 85.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11446) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1707) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1733) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 179.699 ; gain = 95.098
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (kernel.cpp:11391) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3' (kernel.cpp:11418) in function 'relu' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./util.h:1568) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1.1' (kernel.cpp:10238) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1.1' (kernel.cpp:10277) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.4.1.1' (kernel.cpp:10359) in function 'kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (kernel.cpp:13131) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (kernel.cpp:13154) in function 'cout_write_ddr_write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (kernel.cpp:12872) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (kernel.cpp:12931) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (kernel.cpp:12988) in function 'cout_write_fifo_read' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (kernel.cpp:10097) in function 'conv_core' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (kernel.cpp:11395) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (kernel.cpp:11402) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (kernel.cpp:11422) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (kernel.cpp:11429) in function 'relu' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./util.h:1580) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./util.h:1583) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 95.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./util.h:1731) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (kernel.cpp:10241) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1.1' (kernel.cpp:10288) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4.1.1.1' (kernel.cpp:10361) in function 'kernel' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (kernel.cpp:13131) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (kernel.cpp:13154) in function 'cout_write_ddr_write' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (kernel.cpp:12877) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (kernel.cpp:12936) in function 'cout_write_fifo_read' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (kernel.cpp:12993) in function 'cout_write_fifo_read' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1.1' (kernel.cpp:10099) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'conv_kernel_loop' (kernel.cpp:10100) in function 'conv_core': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (kernel.cpp:7736) in function 'cin_load_ddr_read' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'beta_buf' (kernel.cpp:11322) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'gamma_buf' (kernel.cpp:11323) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_buf' (kernel.cpp:11326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:11327) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1542) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1543) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'utmp.V' (./util.h:1557) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (./util.h:1559) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cin_local' (kernel.cpp:10123) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_local' (kernel.cpp:10125) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_local' (kernel.cpp:10127) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'cout_tmp.V' (kernel.cpp:10130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cout_buf.V' (kernel.cpp:12849) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'line_buf1' (./util.h:1542) accessed through non-constant indices on dimension 1 (./util.h:1582:58), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'line_buf1' (./util.h:1542) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buf2' (./util.h:1543) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'kernel' (kernel.cpp:10244) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'kernel' (kernel.cpp:10364) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'relu' (kernel.cpp:11398) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'relu' (kernel.cpp:11446) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<float, ap_uint<32> >' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1707) automatically.
INFO: [XFORM 203-602] Inlining function 'Reinterpret<ap_uint<32>, float>' into 'maxpool_w2<float, 12, 96, 8, 2, 32>' (./util.h:1733) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'engine', detected/extracted 6 process function(s): 
	 'cin_load'
	 'weight_load'
	 'conv'
	 'relu'
	 'pool'
	 'cout_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8967:4) to (kernel.cpp:8986:3) in function 'weight_load_conv_weight_write'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9426:33) to (kernel.cpp:9511:3) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:9612:18) in function 'weight_load'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11368:6) to (kernel.cpp:11381:5) in function 'relu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11418:19) to (kernel.cpp:11495:5) in function 'relu'... converting 93 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11503:18) in function 'relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:11969:18) to (kernel.cpp:11988:4) in function 'pool'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12001:17) in function 'pool'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./util.h:1582:58) to (./util.h:1726:7) in function 'maxpool_w2<float, 12, 96, 8, 2, 32>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10406:19) in function 'kernel'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12872:16) to (kernel.cpp:12921:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12931:16) to (kernel.cpp:12979:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:12988:16) to (kernel.cpp:13046:3) in function 'cout_write_fifo_read'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:12865:2) in function 'cout_write_fifo_read'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13142:5) to (kernel.cpp:13148:5) in function 'cout_write_ddr_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kernel.cpp:13091:3) in function 'cout_write_ddr_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13285:21) to (kernel.cpp:13337:7) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:13453:4) to (kernel.cpp:13464:8) in function 'cout_write'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10883:20) to (kernel.cpp:10902:6) in function 'conv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:10909:20) in function 'conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:7896:3) to (kernel.cpp:7926:2) in function 'cin_load_fifo_write'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8276:21) to (kernel.cpp:8290:7) in function 'cin_load'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:8326:3) in function 'cin_load'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load' (kernel.cpp:9349)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'relu' (kernel.cpp:11229)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pool' (kernel.cpp:11864)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel' (kernel.cpp:10117)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cout_write_ddr_write' (kernel.cpp:13057)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv' (kernel.cpp:10737)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'cin_load' (kernel.cpp:8101)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 235.645 ; gain = 151.043
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:9409:2) in function 'weight_load' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:13976:3) in function 'top_kernel' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11260:2) in function 'relu' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:11893:1) in function 'pool' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (kernel.cpp:10223:32) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (kernel.cpp:10222:30) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1' (kernel.cpp:10237:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (kernel.cpp:10236:28) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1.1' (kernel.cpp:10276:26) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3.1' (kernel.cpp:10275:24) in function 'kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.3' (kernel.cpp:10274:24) in function 'kernel'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4.1' (kernel.cpp:10358:32) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.4' (kernel.cpp:10357:30) in function 'kernel' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10155:2) in function 'kernel' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:13095:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (kernel.cpp:13105:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (kernel.cpp:13116:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (kernel.cpp:13140:19) in function 'cout_write_ddr_write' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (kernel.cpp:10097:15) in function 'conv_core'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (kernel.cpp:10093:15) in function 'conv_core' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10092:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10091:15) in function 'conv_core' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (kernel.cpp:10877:4) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (kernel.cpp:10809:28) in function 'conv' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (kernel.cpp:7747:19) in function 'cin_load_ddr_read'.
WARNING: [HLS 200-466] Port 'global_cout.V'() has different latency/depth on the same m_axi bundle:'gmem1'
WARNING: [HLS 200-466] Port 'global_bias.V'() has different latency/depth on the same m_axi bundle:'gmem2'
WARNING: [XFORM 203-631] Renaming function 'weight_load_conv_weight_write' to 'weight_load_conv_wei' (kernel.cpp:8827:3)
WARNING: [XFORM 203-631] Renaming function 'weight_load_bias_write' to 'weight_load_bias_wri' (kernel.cpp:9012:64)
WARNING: [XFORM 203-631] Renaming function 'maxpool_w2<float, 12, 96, 8, 2, 32>' to 'maxpool_w2' (./util.h:1539:7)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'cout_burst_buf.V' (kernel.cpp:12834).
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gcontrol' (kernel.cpp:13981:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13099:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13110:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13124:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13134:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13148:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'global_cout.V' (kernel.cpp:13160:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9519:94). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9540:99). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9548:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9571:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_weight.V' (kernel.cpp:9573:100). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7729:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7743:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'global_cin.V' (kernel.cpp:7755:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-713] Function 'engine' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel.cpp:13563:1), pipe: (kernel.cpp:13981:4). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:12 . Memory (MB): peak = 421.117 ; gain = 336.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('indvar_next9') (combination delay: 3.4845 ns) to honor II or Latency constraint in region 'L_memcpy.cin_burst_buf.V.addr1.global_cin.V'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gep.global_cin.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.4845ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_ddr_read' consists of the following:
	'phi' operation ('indvar2', kernel.cpp:7755) with incoming values : ('indvar_next9', kernel.cpp:7755) [102]  (0 ns)
	'icmp' operation ('exitcond', kernel.cpp:7755) [109]  (1.23 ns)
	'select' operation ('indvar2_mid2', kernel.cpp:7755) [110]  (0.817 ns)
	'add' operation ('indvar_next9', kernel.cpp:7755) [130]  (1.44 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.024 seconds; current allocated memory: 364.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 365.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('hh') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cin_load_fifo_write' consists of the following:
	'icmp' operation ('tmp_397', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 366.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 366.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 367.548 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 368.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('p') to 'select' operation ('p_3') (combination delay: 4.129 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.514ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load_conv_wei' consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:8979) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:8979) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:8976) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:8970) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:8973) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:8973) with incoming values : ('oo_4', kernel.cpp:8973) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:8978) [59]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.284 seconds; current allocated memory: 369.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 369.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bias_write_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 370.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 370.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.gamma_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_conv_burst_buf.V.addr.global_bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_burst_buf2.V.addr.global_weight.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'weight_load' consists of the following:
	'load' operation ('__Val2__') on local variable 'tmp.V' [88]  (0 ns)
	'mul' operation of DSP[123] ('tmp3_i_i', kernel.cpp:9505->kernel.cpp:13746) [123]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 371.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_conv_burst_buf_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_conv_burst_buf' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'weight_burst_buf2_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.253 seconds; current allocated memory: 372.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_core' consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:10079) [33]  (0 ns)
	'mul' operation of DSP[42] ('bound', kernel.cpp:10079) [42]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 373.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 374.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 3.51087 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (3.51087ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:10277) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:10277) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:10277) [278]  (0.494 ns)
	'or' operation ('tmp_313', kernel.cpp:10277) [280]  (0 ns)
	'or' operation ('tmp_524', kernel.cpp:10277) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:10277) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:10277) [326]  (1.33 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.211 seconds; current allocated memory: 376.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.822 seconds; current allocated memory: 378.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.1425ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'icmp' operation ('tmp_383', kernel.cpp:10893) [100]  (1.27 ns)
	'and' operation ('sel_tmp', kernel.cpp:10893) [104]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:10892) [107]  (0 ns)
	'select' operation ('h_2', kernel.cpp:10892) [108]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:10892) with incoming values : ('h_2', kernel.cpp:10892) [86]  (0 ns)
	'add' operation ('h', kernel.cpp:10892) [98]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.341 seconds; current allocated memory: 379.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 380.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:
	'icmp' operation ('tmp_120', kernel.cpp:11486) [589]  (1.26 ns)
	'and' operation ('sel_tmp4', kernel.cpp:11486) [594]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11485) [595]  (0 ns)
	'select' operation ('h4_2', kernel.cpp:11485) [596]  (0.87 ns)
	'phi' operation ('h4', kernel.cpp:11485) with incoming values : ('h4_2', kernel.cpp:11485) [205]  (0 ns)
	'add' operation ('h', kernel.cpp:11485) [588]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.584 seconds; current allocated memory: 382.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.615 seconds; current allocated memory: 385.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 111.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('iter') to 'select' operation ('iter') (combination delay: 3.644 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (3.644ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'maxpool_w2' consists of the following:
	'phi' operation ('iter') with incoming values : ('iter', ./util.h:1760) [809]  (0 ns)
	'add' operation ('iter', ./util.h:1759) [2858]  (1.51 ns)
	'icmp' operation ('tmp_164', ./util.h:1760) [2859]  (1.26 ns)
	'select' operation ('iter', ./util.h:1760) [2860]  (0.87 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.291 seconds; current allocated memory: 391.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.734 seconds; current allocated memory: 399.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1.1'.
WARNING: [SCHED 204-21] Estimated clock period (4.129ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pool' consists of the following:
	'icmp' operation ('tmp_135', kernel.cpp:11979) [109]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:11979) [113]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:11978) [116]  (0 ns)
	'select' operation ('h_2', kernel.cpp:11978) [117]  (0.87 ns)
	'phi' operation ('h', kernel.cpp:11978) with incoming values : ('h_2', kernel.cpp:11978) [97]  (0 ns)
	'add' operation ('h', kernel.cpp:11978) [108]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.812 seconds; current allocated memory: 400.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 401.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:13021) of variable '__Result__', kernel.cpp:13008 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12992) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:13021) of variable '__Result__', kernel.cpp:13008 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12992) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12963) of variable '__Result__', kernel.cpp:12950 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12935) on array 'cout_burst_buf_V'.
WARNING: [SCHED 204-68] The II Violation in module 'cout_write_fifo_read': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (kernel.cpp:12963) of variable '__Result__', kernel.cpp:12950 on array 'cout_burst_buf_V' and 'load' operation ('wide_tmp.V', kernel.cpp:12935) on array 'cout_burst_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'select' operation ('cout_buf[1].V') to 'store' operation of variable '__Result__' on array 'cout_burst_buf_V' (combination delay: 3.083 ns) to honor II or Latency constraint in region 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'and' operation ('sel_tmp4') to 'add' operation ('h') (combination delay: 3.719 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.349ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_fifo_read' consists of the following:
	'load' operation ('wide_tmp.V', kernel.cpp:12992) on array 'cout_burst_buf_V' [61]  (2.27 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:13001) [73]  (0 ns)
	'select' operation ('cout_buf[0].V', kernel.cpp:13003) [76]  (0.817 ns)
	'store' operation (kernel.cpp:13021) of variable '__Result__', kernel.cpp:13008 on array 'cout_burst_buf_V' [78]  (2.27 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.128 seconds; current allocated memory: 402.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 403.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.611'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.79'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr.33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.global_cout.V.cout_burst_buf.V.addr1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (2.94ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'cout_write_ddr_write' consists of the following:
	'mul' operation of DSP[384] ('local_cout_idx', kernel.cpp:13109) [384]  (2.94 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.707 seconds; current allocated memory: 406.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.621 seconds; current allocated memory: 409.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.076 seconds; current allocated memory: 410.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 412.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.421 seconds; current allocated memory: 412.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.474 seconds; current allocated memory: 415.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.666 seconds; current allocated memory: 416.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.603 seconds; current allocated memory: 417.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_ddr_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_32s_32_7_1' to 'top_kernel_mul_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_32s_32_7_1' to 'top_kernel_mul_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_16ns_27s_27_7_1' to 'top_kernel_mul_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32ns_26ns_58_7_1' to 'top_kernel_mul_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_58ns_26ns_58_62_1' to 'top_kernel_urem_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_16ns_32_7_1' to 'top_kernel_mul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_18s_18s_18_3_1' to 'top_kernel_mul_muhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_ddr_read'.
INFO: [HLS 200-111]  Elapsed time: 4.195 seconds; current allocated memory: 421.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load_fifo_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load_fifo_write'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 422.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cin_load13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_ping_V' to 'cin_load13_cin_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cin_load13_cin_burst_buf_pong_V' to 'cin_load13_cin_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_seq_1' to 'top_kernel_udiv_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cin_load13'.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 425.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_conv_wei' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_conv_wei'.
INFO: [HLS 200-111]  Elapsed time: 2.244 seconds; current allocated memory: 427.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_bias_wri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_bias_wri'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 427.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_load_weight_burst_buf2_V' to 'weight_load_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_beta_conv_burst_buf_s' to 'weight_load_beta_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_gamma_conv_burst_buf' to 'weight_load_gammancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_32_3_1' to 'top_kernel_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_ama_addmuladd_18ns_21ns_16ns_7ns_32_3_1' to 'top_kernel_ama_adpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_16ns_16ns_30_3_1' to 'top_kernel_mul_muqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_ama_adpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 430.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fadd_32ns_32ns_32_11_full_dsp_1' to 'top_kernel_fadd_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fmul_32ns_32ns_32_7_max_dsp_1' to 'top_kernel_fmul_3sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_832_32_1_1' to 'top_kernel_mux_83tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_12s_8ns_12_3_1' to 'top_kernel_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_83tde': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_core'.
INFO: [HLS 200-111]  Elapsed time: 2.592 seconds; current allocated memory: 433.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_0' to 'kernel_weight_locvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_1' to 'kernel_weight_locwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_2' to 'kernel_weight_locxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_3' to 'kernel_weight_locyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_4' to 'kernel_weight_loczec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_5' to 'kernel_weight_locAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_6' to 'kernel_weight_locBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_weight_local_7' to 'kernel_weight_locCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_34ns_34ns_68_7_1' to 'top_kernel_mul_34DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_13ns_68ns_81_19_1' to 'top_kernel_mul_13Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_29ns_16ns_45_7_1' to 'top_kernel_mul_29Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_45ns_16ns_61_19_1' to 'top_kernel_mul_45Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_mul_13ns_16ns_29_3_1' to 'top_kernel_mul_muHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_13Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_29Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_34DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_45Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111]  Elapsed time: 2.254 seconds; current allocated memory: 438.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.286 seconds; current allocated memory: 440.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_fptrunc_64ns_32_3_1' to 'top_kernel_fptrunIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fpext_32ns_64_2_1' to 'top_kernel_fpext_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_fcmp_32ns_32ns_1_3_1' to 'top_kernel_fcmp_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dmul_64ns_64ns_64_16_max_dsp_1' to 'top_kernel_dmul_6Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_dcmp_64ns_64ns_1_3_1' to 'top_kernel_dcmp_6Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32ns_32_36_1' to 'top_kernel_udiv_3Ngs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'relu' is 44023 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dcmp_6Mgi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_dmul_6Lf8': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fadd_3rcU': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fmul_3sc4': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fpext_JfO': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fptrunIfE': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 3.405 seconds; current allocated memory: 450.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_13ns_32_7_1' to 'top_kernel_mul_32OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32s_32_36_1' to 'top_kernel_urem_3PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_1' to 'top_kernel_udiv_3QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mux_977_32_1_1' to 'top_kernel_mux_97Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_urem_32ns_32ns_32_36_1' to 'top_kernel_urem_3Shg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'maxpool_w2' is 24320 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'top_kernel_fcmp_3KfY': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mux_97Rg6': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3PgM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_urem_3Shg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_w2'.
INFO: [HLS 200-111]  Elapsed time: 7.595 seconds; current allocated memory: 466.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111]  Elapsed time: 7.345 seconds; current allocated memory: 470.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_fifo_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_31ns_32s_32_7_1' to 'top_kernel_mul_31Thq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_31Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_fifo_read'.
INFO: [HLS 200-111]  Elapsed time: 2.428 seconds; current allocated memory: 472.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write_ddr_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_kernel_udiv_32ns_32s_32_36_seq_1' to 'top_kernel_udiv_3UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_32s_31ns_32_7_1' to 'top_kernel_mul_32VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_kernel_mul_19s_19s_19_3_1' to 'top_kernel_mul_19WhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_19WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_32bkb': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_mul_muhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3UhA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write_ddr_write'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 478.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cout_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_ping_s' to 'cout_write_cout_bXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cout_write_cout_burst_buf_pong_s' to 'cout_write_cout_bYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_kernel_udiv_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cout_write'.
INFO: [HLS 200-111]  Elapsed time: 4.274 seconds; current allocated memory: 481.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_cout_write_U0' to 'start_for_cout_wrZio' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'engine/m_axi_global_weight_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'engine'.
INFO: [HLS 200-111]  Elapsed time: 2.952 seconds; current allocated memory: 483.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gcontrol' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_prev_cin_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_cout_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/global_bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/layer_config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'global_cin_V', 'global_prev_cin_V', 'global_cout_V', 'global_weight_V', 'global_bias_V' and 'layer_config_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_kernel/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [HLS 200-111]  Elapsed time: 6.623 seconds; current allocated memory: 487.243 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16cud_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_16dEe_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32eOg_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_5fYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32g8j_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3kbM_div'
INFO: [RTMG 210-278] Implementing memory 'cin_load13_cin_buibs_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_weighlbW_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'weight_load_beta_mb6_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_34DeQ_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_13Ee0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_29Ffa_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_45Gfk_MulnS_8'
INFO: [RTMG 210-278] Implementing memory 'kernel_cin_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_weight_locvdy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cout_local_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3Ngs_div'
INFO: [RTMG 210-278] Implementing memory 'relu_beta_buf_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32OgC_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3PgM_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3QgW_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_urem_3Shg_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_31Thq_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_udiv_3UhA_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_32VhK_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'top_kernel_mul_19WhU_MulnS_12'
INFO: [RTMG 210-278] Implementing memory 'cout_write_cout_bXh4_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_cin_load_0_V_V_U(fifo_w256_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_weight_load_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'global_weight_V_offs_3_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_bias_V_offset_5_U(fifo_w58_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'global_cout_V_offset_2_U(fifo_w58_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_weight_load_1_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_beta_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_gamma_conv_V_V_U(fifo_w256_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_conv_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_conv_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_relu_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_relu_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_pool_V_V_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_pool_0_V_V_U(fifo_w256_d64_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'config_data_write_V_s_U(fifo_w192_d16_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_U0_U(start_for_conv_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cout_wrZio_U(start_for_cout_wrZio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_U0_U(start_for_relu_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pool_U0_U(start_for_pool_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_config_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:03:35 . Memory (MB): peak = 662.859 ; gain = 578.258
INFO: [SYSC 207-301] Generating SystemC RTL for top_kernel.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-112] Total elapsed time: 215.712 seconds; peak allocated memory: 487.243 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 10 23:51:18 2020...
==============================================================
File generated on Tue Nov 10 23:53:01 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Nov 10 23:53:40 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 00:42:36 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 00:48:41 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 00:51:46 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 01:51:28 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 01:56:22 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:00:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:02:34 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 02:04:19 2020...
==============================================================
File generated on Wed Nov 11 02:06:16 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 02:07:17 2020...
==============================================================
File generated on Wed Nov 11 02:07:56 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:13:12 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 02:13:15 2020...
==============================================================
File generated on Wed Nov 11 02:15:14 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:18:54 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:21:10 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:24:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:26:44 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:29:25 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:30:59 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 02:33:45 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 02:35:20 2020...
==============================================================
File generated on Wed Nov 11 02:36:04 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 02:38:03 2020...
==============================================================
File generated on Wed Nov 11 02:38:38 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Nov 11 03:12:17 -0600 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 04:01:38 2020...
