\hypertarget{group__I2C__OAR1__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+OAR1 Bit Position Definitions}
\label{group__I2C__OAR1__Bit__Positions}\index{I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+OAR1 register.  


Collaboration diagram for I2\+C\+\_\+\+OAR1 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__OAR1__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__OAR1__Bit__Positions_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__OAR1__Bit__Positions_gaaf18c3716ca88d63e5379897a7db908c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__OAR1__Bit__Positions_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~15
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+OAR1 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__OAR1__Bit__Positions_gaaf18c3716ca88d63e5379897a7db908c}\label{group__I2C__OAR1__Bit__Positions_gaaf18c3716ca88d63e5379897a7db908c}} 
\index{I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}!I2C\_OAR1\_ADD@{I2C\_OAR1\_ADD}}
\index{I2C\_OAR1\_ADD@{I2C\_OAR1\_ADD}!I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR1\_ADD}{I2C\_OAR1\_ADD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD~1}

Interface Address \mbox{\Hypertarget{group__I2C__OAR1__Bit__Positions_ga8b7c20c81f79d17921718412b8fca6d7}\label{group__I2C__OAR1__Bit__Positions_ga8b7c20c81f79d17921718412b8fca6d7}} 
\index{I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}!I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}}
\index{I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}!I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR1\_ADD0}{I2C\_OAR1\_ADD0}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD0~0}

Addressing Mode Bit 0 \mbox{\Hypertarget{group__I2C__OAR1__Bit__Positions_ga7d8df80cd27313c896e887aae81fa639}\label{group__I2C__OAR1__Bit__Positions_ga7d8df80cd27313c896e887aae81fa639}} 
\index{I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}!I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}}
\index{I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}!I2C\_OAR1 Bit Position Definitions@{I2C\_OAR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_OAR1\_ADDMODE}{I2C\_OAR1\_ADDMODE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE~15}

Addressing Mode 