// Seed: 1844056589
module module_0 (
    input tri1 id_0
    , id_24,
    output tri0 id_1,
    output tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wand id_9,
    input wor id_10,
    input tri id_11,
    input wand id_12
    , id_25,
    input supply1 id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wand id_17,
    input tri0 id_18,
    input wand id_19,
    input supply1 id_20,
    input supply1 id_21,
    input supply1 id_22
);
  logic id_26;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd69,
    parameter id_6 = 32'd67
) (
    input supply0 id_0
    , id_21,
    input supply1 id_1
    , id_22,
    input tri0 id_2,
    output wire _id_3,
    output wire id_4,
    input wor id_5,
    input supply1 _id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    input wand id_16,
    output supply0 id_17,
    output wand id_18,
    input tri id_19
);
  logic [id_6  -  1  ==  1 : id_3] id_23;
  ;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_11,
      id_8,
      id_14,
      id_12,
      id_14,
      id_16,
      id_12,
      id_12,
      id_9,
      id_2,
      id_10,
      id_7,
      id_12,
      id_1,
      id_1,
      id_8,
      id_8,
      id_5,
      id_16
  );
endmodule
