### Finite state machine using vhdl to detect 3 or more consequetive '0's in a bitstream 
modeled using mealy machine concept, where the output depends on both the input and current state.

>WAVEFORM

