m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/edocit/quartus_lite_workspace/clock_divider/simulation/modelsim
Eclock_divider
Z1 w1670760013
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 21
R0
Z5 8/home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl
Z6 F/home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl
l0
L9 1
V4Mie:gf0fRB03kbK;5mB83
!s100 XB]N:[;R1kgY<f7lKEB3<3
Z7 OV;C;2020.1;71
32
Z8 !s110 1670760045
!i10b 1
Z9 !s108 1670760045.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl|
Z11 !s107 /home/edocit/quartus_lite_workspace/clock_divider/clock_divider.vhdl|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abhv
R2
R3
R4
Z14 DEx4 work 13 clock_divider 0 22 4Mie:gf0fRB03kbK;5mB83
!i122 21
l20
Z15 L16 26
VRkQ1R88Nf6AfeKlDnm<>[0
!s100 e?:M3V3_HSaG^egEahj;l2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclock_divider_tb
Z16 w1670758508
R2
R3
R4
!i122 20
R0
Z17 8/home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl
Z18 F/home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl
l0
L9 1
V`I@m@b9?geDjJSgzA6J^:2
!s100 DLJLjK@QNol5VkTe82iHA3
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl|
Z20 !s107 /home/edocit/quartus_lite_workspace/clock_divider/clock_divider_tb.vhdl|
!i113 1
R12
R13
Abhv
R2
R3
R4
DEx4 work 16 clock_divider_tb 0 22 `I@m@b9?geDjJSgzA6J^:2
!i122 20
l41
L15 53
VPTSzUB^iCV6G@jAd@:NQA1
!s100 9P9?@`_O7SlGA12KF07gA1
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
