m255
K3
13
cModel Technology
Z0 dC:\hlocal\DSOC1718\Practica3
Ybfm
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 IOGiOO2LDGlA3mNmlX0kRH2
Z3 V;CIbMRSRADND8PFPJ^`8M0
S1
Z4 dC:\hlocal\DSOC1718\Practica3
Z5 w1516126550
Z6 8./bfm.sv
Z7 F./bfm.sv
L0 2
Z8 OL;L;10.1d;51
r1
31
Z9 !s108 1516132158.065000
Z10 !s107 and_seq_item.sv|mul_seq_item.sv|xor_seq_item.sv|add_seq_item.sv|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_deprecated_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_reg_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_callback_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_sequence_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/tlm1/uvm_tlm_imps.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_tlm_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_printer_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_object_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_phase_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_message_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_version_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/uvm_macros.svh|general_seq_item.sv|./bfm.sv|./imports.sv|
Z11 !s90 -reportprogress|300|-f|filelist.f|
Z12 o-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z13 !s92 +incdir+ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z14 !s100 =Q@k]_V_9dezg8KhD0ldG3
Z15 !s105 bfm_sv_unit
!i10b 1
!s85 0
Ximports
R1
Z16 DXx6 mtiUvm 7 uvm_pkg 0 22 `>KRBZTQ0m_DO96aG71kW3
!i10b 1
!s100 21Q?nUF;n_WWPbBZbejHB0
Ii4@cO6ELYohnRhPo7^6g40
Vi4@cO6ELYohnRhPo7^6g40
S1
R4
Z17 w1516131875
8C:/hlocal/DSOC1718/Practica3/imports.sv
FC:/hlocal/DSOC1718/Practica3/imports.sv
Z18 Fgeneral_seq_item.sv
Z19 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/uvm_macros.svh
Z20 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_version_defines.svh
Z21 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_message_defines.svh
Z22 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_phase_defines.svh
Z23 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_object_defines.svh
Z24 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_printer_defines.svh
Z25 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_tlm_defines.svh
Z26 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/tlm1/uvm_tlm_imps.svh
Z27 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_sequence_defines.svh
Z28 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_callback_defines.svh
Z29 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_reg_defines.svh
Z30 FC:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_deprecated_defines.svh
Z31 Fadd_seq_item.sv
R19
Z32 Fxor_seq_item.sv
Z33 Fmul_seq_item.sv
Z34 Fand_seq_item.sv
L0 2
R8
r1
!s85 0
31
!s108 1516132203.013000
!s107 and_seq_item.sv|mul_seq_item.sv|xor_seq_item.sv|add_seq_item.sv|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_deprecated_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_reg_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_callback_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_sequence_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/tlm1/uvm_tlm_imps.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_tlm_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_printer_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_object_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_phase_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_message_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/macros/uvm_version_defines.svh|C:/software/electronica/questa_sim64_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src/uvm_macros.svh|general_seq_item.sv|C:/hlocal/DSOC1718/Practica3/imports.sv|
!s90 -reportprogress|300|-L|mtiAvm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|C:/hlocal/DSOC1718/Practica3/imports.sv|
R12
