vhdl xil_defaultlib  \
"../../../bd/embsys/ip/embsys_microblaze_0_0/sim/embsys_microblaze_0_0.vhd" \
"../../../bd/embsys/ip/embsys_microblaze_0_axi_intc_0/sim/embsys_microblaze_0_axi_intc_0.vhd" \
"../../../bd/embsys/ip/embsys_mdm_1_0/sim/embsys_mdm_1_0.vhd" \
"../../../bd/embsys/ip/embsys_rst_clk_wiz_0_100M_0/sim/embsys_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_smc_0/bd_0/ip/ip_1/sim/bd_b4d2_psr0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_smc_0/bd_0/ip/ip_2/sim/bd_b4d2_psr_aclk_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_smc_0/bd_0/ip/ip_3/sim/bd_b4d2_psr_aclk1_0.vhd" \
"../../../bd/embsys/ip/embsys_rst_mig_7series_0_50M_0/sim/embsys_rst_mig_7series_0_50M_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_uartlite_0_0/sim/embsys_axi_uartlite_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_gpio_0_0/sim/embsys_axi_gpio_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_gpio_1_0/sim/embsys_axi_gpio_1_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_gpio_2_0/sim/embsys_axi_gpio_2_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_timebase_wdt_0_0/sim/embsys_axi_timebase_wdt_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_timer_0_0/sim/embsys_axi_timer_0_0.vhd" \
"../../../bd/embsys/ip/embsys_fit_timer_0_0/sim/embsys_fit_timer_0_0.vhd" \
"../../../bd/embsys/ip/embsys_axi_timer_1_1/sim/embsys_axi_timer_1_1.vhd" \
"../../../bd/embsys/ip/embsys_dlmb_v10_0/sim/embsys_dlmb_v10_0.vhd" \
"../../../bd/embsys/ip/embsys_ilmb_v10_0/sim/embsys_ilmb_v10_0.vhd" \
"../../../bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/sim/embsys_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/sim/embsys_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd" \
"../../../bd/embsys/ip/embsys_axi_timer_2_0/sim/embsys_axi_timer_2_0.vhd" \

nosort
