Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 12:50:30 2024
| Host         : DariaIsPeach running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/matrixmul_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.024ns (41.309%)  route 4.296ns (58.691%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.984     8.293    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.024ns (41.309%)  route 4.296ns (58.691%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.984     8.293    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 3.024ns (41.383%)  route 4.283ns (58.617%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.971     8.280    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 3.024ns (41.615%)  route 4.243ns (58.385%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.930     8.240    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.024ns (41.850%)  route 4.202ns (58.150%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.890     8.199    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.024ns (41.850%)  route 4.202ns (58.150%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.889     8.199    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.024ns (41.885%)  route 4.196ns (58.115%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.883     8.193    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.024ns (41.912%)  route 4.191ns (58.088%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.879     8.188    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 3.024ns (41.916%)  route 4.190ns (58.084%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.878     8.187    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 3.024ns (42.025%)  route 4.172ns (57.975%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.859     8.169    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  0.836    




