# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
  wire input 1 \CI
  wire width 2 output 2 \CO
  wire width 2 input 3 \G
  wire width 2 input 4 \P
  cell $lcu \UUT
    parameter \WIDTH 2
    connect \CI \CI
    connect \CO \CO
    connect \G \G
    connect \P \P
  end
end
