

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Mon Oct  7 15:43:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.646 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   376239|   376239|  1.253 ms|  1.253 ms|  376239|  376239|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop8_loop9_loop10  |   376237|   376237|        39|          1|          1|  376200|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      327|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |       78|     -|        0|        0|    7|
|Multiplexer          |        -|     -|        -|      342|    -|
|Register             |        -|     -|     5063|      448|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       78|   103|    14283|     6637|    7|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|     3|        1|        1|    2|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     1|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U83   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U84   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U85   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U86   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U87   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U88   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U89   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U90   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U91   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U92   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U93   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U94   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U95   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U96   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U97   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U98   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U99   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U100  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U101  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U102  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U103   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U104   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U105   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U106   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U107   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U108   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U109   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U110   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U111   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U112   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U113   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U114   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U115   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U116   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U118   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U119   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U120   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U121   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U122   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 100| 9220| 5520|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U124  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_5ns_5ns_12_4_1_U123  |mac_muladd_8ns_5ns_5ns_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_7ns_7ns_15_4_1_U125  |mac_muladd_8ns_7ns_7ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v26_U    |node2_v26_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19800|   32|     1|       633600|
    |v26_1_U  |node2_v26_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19800|   32|     1|       633600|
    |v27_U    |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_1_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_2_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_3_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_4_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_5_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    |v27_6_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|   3420|   32|     1|       109440|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                         |       78|  0|   0|    7|  63540|  288|     9|      2033280|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln82_1_fu_969_p2                |         +|   0|  0|  26|          19|           1|
    |add_ln82_fu_978_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln83_1_fu_1002_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln83_fu_1061_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln84_fu_1098_p2                 |         +|   0|  0|  14|           7|           1|
    |empty_9_fu_1132_p2                  |         +|   0|  0|  15|           8|           8|
    |and_ln82_fu_1055_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1498                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1502                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op142_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp48_fu_1138_p2                    |      icmp|   0|  0|  15|           8|           1|
    |cmp76_9_fu_1144_p2                  |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln82_fu_963_p2                 |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln83_fu_984_p2                 |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln84_fu_1049_p2                |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln90_fu_1092_p2                |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage0_iter38  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |or_ln83_fu_1067_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln82_1_fu_990_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln82_fu_1037_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln83_1_fu_1080_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln83_2_fu_1008_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln83_fu_1072_p3              |    select|   0|  0|   7|           1|           1|
    |v37_1_fu_1284_p3                    |    select|   0|  0|  32|           1|           1|
    |v37_fu_1277_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln82_fu_1044_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 327|         138|          91|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_empty_10_reg_688   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_11_reg_698   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_12_reg_708   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_13_reg_718   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_14_reg_728   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_15_reg_738   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_empty_16_reg_748   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_10_reg_688   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_11_reg_698   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_12_reg_708   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_13_reg_718   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_14_reg_728   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_15_reg_738   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_empty_16_reg_748   |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v28_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v29_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v30_load               |   9|          2|    7|         14|
    |indvar_flatten15_fu_158                 |   9|          2|   19|         38|
    |indvar_flatten_fu_150                   |   9|          2|   12|         24|
    |v28_fu_154                              |   9|          2|    8|         16|
    |v29_fu_146                              |   9|          2|    5|         10|
    |v30_fu_142                              |   9|          2|    7|         14|
    |v64_0_blk_n                             |   9|          2|    1|          2|
    |v64_1_blk_n                             |   9|          2|    1|          2|
    |v65_0_blk_n                             |   9|          2|    1|          2|
    |v65_1_blk_n                             |   9|          2|    1|          2|
    |v65_2_blk_n                             |   9|          2|    1|          2|
    |v65_3_blk_n                             |   9|          2|    1|          2|
    |v65_4_blk_n                             |   9|          2|    1|          2|
    |v65_5_blk_n                             |   9|          2|    1|          2|
    |v65_6_blk_n                             |   9|          2|    1|          2|
    |v65_7_blk_n                             |   9|          2|    1|          2|
    |v65_8_blk_n                             |   9|          2|    1|          2|
    |v65_9_blk_n                             |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 342|         76|  564|       1128|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_16_reg_748              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_16_reg_748              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_16_reg_748              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_16_reg_748              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_16_reg_748              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_10_reg_688              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_11_reg_698              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_12_reg_708              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_13_reg_718              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_14_reg_728              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_15_reg_738              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_16_reg_748              |  32|   0|   32|          0|
    |cmp48_reg_1475                                     |   1|   0|    1|          0|
    |cmp76_9_reg_1481                                   |   1|   0|    1|          0|
    |empty_10_reg_688                                   |  32|   0|   32|          0|
    |empty_12_reg_708                                   |  32|   0|   32|          0|
    |empty_16_reg_748                                   |  32|   0|   32|          0|
    |empty_fu_162                                       |  32|   0|   32|          0|
    |icmp_ln82_reg_1432                                 |   1|   0|    1|          0|
    |icmp_ln83_reg_1436                                 |   1|   0|    1|          0|
    |icmp_ln90_reg_1471                                 |   1|   0|    1|          0|
    |indvar_flatten15_fu_158                            |  19|   0|   19|          0|
    |indvar_flatten_fu_150                              |  12|   0|   12|          0|
    |mux_case_81_fu_166                                 |  32|   0|   32|          0|
    |mux_case_93_fu_170                                 |  32|   0|   32|          0|
    |select_ln82_1_reg_1443                             |   8|   0|    8|          0|
    |select_ln83_1_reg_1459                             |   5|   0|    5|          0|
    |select_ln83_reg_1453                               |   7|   0|    7|          0|
    |tmp10_reg_2119                                     |  32|   0|   32|          0|
    |tmp11_reg_2159                                     |  32|   0|   32|          0|
    |tmp12_reg_2184                                     |  32|   0|   32|          0|
    |tmp13_reg_2124                                     |  32|   0|   32|          0|
    |tmp14_reg_2164                                     |  32|   0|   32|          0|
    |tmp15_reg_2129                                     |  32|   0|   32|          0|
    |tmp16_reg_2169                                     |  32|   0|   32|          0|
    |tmp17_reg_2189                                     |  32|   0|   32|          0|
    |tmp1_reg_2104                                      |  32|   0|   32|          0|
    |tmp2_reg_2139                                      |  32|   0|   32|          0|
    |tmp3_reg_2174                                      |  32|   0|   32|          0|
    |tmp4_reg_2109                                      |  32|   0|   32|          0|
    |tmp5_reg_2144                                      |  32|   0|   32|          0|
    |tmp6_reg_2114                                      |  32|   0|   32|          0|
    |tmp7_reg_2149                                      |  32|   0|   32|          0|
    |tmp8_reg_2179                                      |  32|   0|   32|          0|
    |tmp9_reg_2154                                      |  32|   0|   32|          0|
    |tmp_reg_2134                                       |  32|   0|   32|          0|
    |v26_1_addr_reg_1832                                |  15|   0|   15|          0|
    |v26_addr_reg_1826                                  |  15|   0|   15|          0|
    |v27_1_addr_reg_1535                                |  12|   0|   12|          0|
    |v27_2_addr_reg_1540                                |  12|   0|   12|          0|
    |v27_3_addr_reg_1545                                |  12|   0|   12|          0|
    |v27_4_addr_reg_1550                                |  12|   0|   12|          0|
    |v27_5_addr_reg_1555                                |  12|   0|   12|          0|
    |v27_6_addr_reg_1560                                |  12|   0|   12|          0|
    |v27_addr_reg_1530                                  |  12|   0|   12|          0|
    |v28_fu_154                                         |   8|   0|    8|          0|
    |v29_fu_146                                         |   5|   0|    5|          0|
    |v30_fu_142                                         |   7|   0|    7|          0|
    |v35_16_reg_1669                                    |  32|   0|   32|          0|
    |v35_9_reg_1675                                     |  32|   0|   32|          0|
    |v37_1_reg_1843                                     |  32|   0|   32|          0|
    |v37_reg_1838                                       |  32|   0|   32|          0|
    |v38_10_reg_1883                                    |  32|   0|   32|          0|
    |v38_11_reg_2074                                    |  32|   0|   32|          0|
    |v38_12_reg_2079                                    |  32|   0|   32|          0|
    |v38_13_reg_2084                                    |  32|   0|   32|          0|
    |v38_14_reg_2089                                    |  32|   0|   32|          0|
    |v38_15_reg_2094                                    |  32|   0|   32|          0|
    |v38_16_reg_2099                                    |  32|   0|   32|          0|
    |v38_17_reg_1888                                    |  32|   0|   32|          0|
    |v38_18_reg_1893                                    |  32|   0|   32|          0|
    |v38_1_reg_2059                                     |  32|   0|   32|          0|
    |v38_20_reg_1878                                    |  32|   0|   32|          0|
    |v38_2_reg_1848                                     |  32|   0|   32|          0|
    |v38_3_reg_1853                                     |  32|   0|   32|          0|
    |v38_4_reg_1858                                     |  32|   0|   32|          0|
    |v38_5_reg_1863                                     |  32|   0|   32|          0|
    |v38_6_reg_2064                                     |  32|   0|   32|          0|
    |v38_7_reg_2069                                     |  32|   0|   32|          0|
    |v38_8_reg_1868                                     |  32|   0|   32|          0|
    |v38_9_reg_1873                                     |  32|   0|   32|          0|
    |v38_reg_2054                                       |  32|   0|   32|          0|
    |v39_1_reg_2200                                     |  32|   0|   32|          0|
    |v39_reg_2194                                       |  32|   0|   32|          0|
    |v60_0_0_load_reg_1948                              |  32|   0|   32|          0|
    |v60_0_1_load_reg_1953                              |  32|   0|   32|          0|
    |v60_1_0_load_reg_1686                              |  32|   0|   32|          0|
    |v60_1_1_load_reg_1691                              |  32|   0|   32|          0|
    |v60_2_0_load_reg_1696                              |  32|   0|   32|          0|
    |v60_2_1_load_reg_1701                              |  32|   0|   32|          0|
    |v60_3_0_load_reg_1958                              |  32|   0|   32|          0|
    |v60_3_1_load_reg_1963                              |  32|   0|   32|          0|
    |v60_4_0_load_reg_1706                              |  32|   0|   32|          0|
    |v60_4_1_load_reg_1711                              |  32|   0|   32|          0|
    |v60_5_0_load_reg_1716                              |  32|   0|   32|          0|
    |v60_5_1_load_reg_1721                              |  32|   0|   32|          0|
    |v60_6_0_load_reg_1968                              |  32|   0|   32|          0|
    |v60_6_1_load_reg_1973                              |  32|   0|   32|          0|
    |v60_7_0_load_reg_1978                              |  32|   0|   32|          0|
    |v60_7_1_load_reg_1983                              |  32|   0|   32|          0|
    |v60_8_0_load_reg_1988                              |  32|   0|   32|          0|
    |v60_8_1_load_reg_1993                              |  32|   0|   32|          0|
    |v60_9_0_load_reg_1761                              |  32|   0|   32|          0|
    |v60_9_1_load_reg_1766                              |  32|   0|   32|          0|
    |v65_1_read_reg_1485                                |  32|   0|   32|          0|
    |v65_2_read_reg_1490                                |  32|   0|   32|          0|
    |v65_3_read_reg_1495                                |  32|   0|   32|          0|
    |v65_4_read_reg_1500                                |  32|   0|   32|          0|
    |v65_5_read_reg_1505                                |  32|   0|   32|          0|
    |v65_6_read_reg_1510                                |  32|   0|   32|          0|
    |v65_7_read_reg_1515                                |  32|   0|   32|          0|
    |v65_8_read_reg_1520                                |  32|   0|   32|          0|
    |v65_9_read_reg_1525                                |  32|   0|   32|          0|
    |zext_ln95_3_reg_1605                               |  12|   0|   64|         52|
    |zext_ln95_reg_1465                                 |   5|   0|   12|          7|
    |cmp48_reg_1475                                     |  64|  32|    1|          0|
    |cmp76_9_reg_1481                                   |  64|  32|    1|          0|
    |empty_10_reg_688                                   |  64|  32|   32|          0|
    |empty_12_reg_708                                   |  64|  32|   32|          0|
    |empty_16_reg_748                                   |  64|  32|   32|          0|
    |icmp_ln82_reg_1432                                 |  64|  32|    1|          0|
    |icmp_ln90_reg_1471                                 |  64|  32|    1|          0|
    |select_ln82_1_reg_1443                             |  64|  32|    8|          0|
    |select_ln83_reg_1453                               |  64|  32|    7|          0|
    |v26_1_addr_reg_1832                                |  64|  32|   15|          0|
    |v26_addr_reg_1826                                  |  64|  32|   15|          0|
    |v35_16_reg_1669                                    |  64|  32|   32|          0|
    |v35_9_reg_1675                                     |  64|  32|   32|          0|
    |zext_ln95_3_reg_1605                               |  64|  32|   64|         52|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |5063| 448| 4499|        111|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v65_1_dout            |   in|   32|     ap_fifo|         v65_1|       pointer|
|v65_1_num_data_valid  |   in|   13|     ap_fifo|         v65_1|       pointer|
|v65_1_fifo_cap        |   in|   13|     ap_fifo|         v65_1|       pointer|
|v65_1_empty_n         |   in|    1|     ap_fifo|         v65_1|       pointer|
|v65_1_read            |  out|    1|     ap_fifo|         v65_1|       pointer|
|v65_2_dout            |   in|   32|     ap_fifo|         v65_2|       pointer|
|v65_2_num_data_valid  |   in|   13|     ap_fifo|         v65_2|       pointer|
|v65_2_fifo_cap        |   in|   13|     ap_fifo|         v65_2|       pointer|
|v65_2_empty_n         |   in|    1|     ap_fifo|         v65_2|       pointer|
|v65_2_read            |  out|    1|     ap_fifo|         v65_2|       pointer|
|v65_3_dout            |   in|   32|     ap_fifo|         v65_3|       pointer|
|v65_3_num_data_valid  |   in|   13|     ap_fifo|         v65_3|       pointer|
|v65_3_fifo_cap        |   in|   13|     ap_fifo|         v65_3|       pointer|
|v65_3_empty_n         |   in|    1|     ap_fifo|         v65_3|       pointer|
|v65_3_read            |  out|    1|     ap_fifo|         v65_3|       pointer|
|v65_4_dout            |   in|   32|     ap_fifo|         v65_4|       pointer|
|v65_4_num_data_valid  |   in|   13|     ap_fifo|         v65_4|       pointer|
|v65_4_fifo_cap        |   in|   13|     ap_fifo|         v65_4|       pointer|
|v65_4_empty_n         |   in|    1|     ap_fifo|         v65_4|       pointer|
|v65_4_read            |  out|    1|     ap_fifo|         v65_4|       pointer|
|v65_5_dout            |   in|   32|     ap_fifo|         v65_5|       pointer|
|v65_5_num_data_valid  |   in|   13|     ap_fifo|         v65_5|       pointer|
|v65_5_fifo_cap        |   in|   13|     ap_fifo|         v65_5|       pointer|
|v65_5_empty_n         |   in|    1|     ap_fifo|         v65_5|       pointer|
|v65_5_read            |  out|    1|     ap_fifo|         v65_5|       pointer|
|v65_6_dout            |   in|   32|     ap_fifo|         v65_6|       pointer|
|v65_6_num_data_valid  |   in|   13|     ap_fifo|         v65_6|       pointer|
|v65_6_fifo_cap        |   in|   13|     ap_fifo|         v65_6|       pointer|
|v65_6_empty_n         |   in|    1|     ap_fifo|         v65_6|       pointer|
|v65_6_read            |  out|    1|     ap_fifo|         v65_6|       pointer|
|v65_7_dout            |   in|   32|     ap_fifo|         v65_7|       pointer|
|v65_7_num_data_valid  |   in|   13|     ap_fifo|         v65_7|       pointer|
|v65_7_fifo_cap        |   in|   13|     ap_fifo|         v65_7|       pointer|
|v65_7_empty_n         |   in|    1|     ap_fifo|         v65_7|       pointer|
|v65_7_read            |  out|    1|     ap_fifo|         v65_7|       pointer|
|v65_8_dout            |   in|   32|     ap_fifo|         v65_8|       pointer|
|v65_8_num_data_valid  |   in|   13|     ap_fifo|         v65_8|       pointer|
|v65_8_fifo_cap        |   in|   13|     ap_fifo|         v65_8|       pointer|
|v65_8_empty_n         |   in|    1|     ap_fifo|         v65_8|       pointer|
|v65_8_read            |  out|    1|     ap_fifo|         v65_8|       pointer|
|v65_9_dout            |   in|   32|     ap_fifo|         v65_9|       pointer|
|v65_9_num_data_valid  |   in|   13|     ap_fifo|         v65_9|       pointer|
|v65_9_fifo_cap        |   in|   13|     ap_fifo|         v65_9|       pointer|
|v65_9_empty_n         |   in|    1|     ap_fifo|         v65_9|       pointer|
|v65_9_read            |  out|    1|     ap_fifo|         v65_9|       pointer|
|v65_0_dout            |   in|   32|     ap_fifo|         v65_0|       pointer|
|v65_0_num_data_valid  |   in|   13|     ap_fifo|         v65_0|       pointer|
|v65_0_fifo_cap        |   in|   13|     ap_fifo|         v65_0|       pointer|
|v65_0_empty_n         |   in|    1|     ap_fifo|         v65_0|       pointer|
|v65_0_read            |  out|    1|     ap_fifo|         v65_0|       pointer|
|v64_0_din             |  out|   32|     ap_fifo|         v64_0|       pointer|
|v64_0_num_data_valid  |   in|   16|     ap_fifo|         v64_0|       pointer|
|v64_0_fifo_cap        |   in|   16|     ap_fifo|         v64_0|       pointer|
|v64_0_full_n          |   in|    1|     ap_fifo|         v64_0|       pointer|
|v64_0_write           |  out|    1|     ap_fifo|         v64_0|       pointer|
|v64_1_din             |  out|   32|     ap_fifo|         v64_1|       pointer|
|v64_1_num_data_valid  |   in|   16|     ap_fifo|         v64_1|       pointer|
|v64_1_fifo_cap        |   in|   16|     ap_fifo|         v64_1|       pointer|
|v64_1_full_n          |   in|    1|     ap_fifo|         v64_1|       pointer|
|v64_1_write           |  out|    1|     ap_fifo|         v64_1|       pointer|
|v60_0_0_address0      |  out|   12|   ap_memory|       v60_0_0|         array|
|v60_0_0_ce0           |  out|    1|   ap_memory|       v60_0_0|         array|
|v60_0_0_q0            |   in|   32|   ap_memory|       v60_0_0|         array|
|v60_0_1_address0      |  out|   12|   ap_memory|       v60_0_1|         array|
|v60_0_1_ce0           |  out|    1|   ap_memory|       v60_0_1|         array|
|v60_0_1_q0            |   in|   32|   ap_memory|       v60_0_1|         array|
|v60_1_0_address0      |  out|   12|   ap_memory|       v60_1_0|         array|
|v60_1_0_ce0           |  out|    1|   ap_memory|       v60_1_0|         array|
|v60_1_0_q0            |   in|   32|   ap_memory|       v60_1_0|         array|
|v60_1_1_address0      |  out|   12|   ap_memory|       v60_1_1|         array|
|v60_1_1_ce0           |  out|    1|   ap_memory|       v60_1_1|         array|
|v60_1_1_q0            |   in|   32|   ap_memory|       v60_1_1|         array|
|v60_2_0_address0      |  out|   12|   ap_memory|       v60_2_0|         array|
|v60_2_0_ce0           |  out|    1|   ap_memory|       v60_2_0|         array|
|v60_2_0_q0            |   in|   32|   ap_memory|       v60_2_0|         array|
|v60_2_1_address0      |  out|   12|   ap_memory|       v60_2_1|         array|
|v60_2_1_ce0           |  out|    1|   ap_memory|       v60_2_1|         array|
|v60_2_1_q0            |   in|   32|   ap_memory|       v60_2_1|         array|
|v60_3_0_address0      |  out|   12|   ap_memory|       v60_3_0|         array|
|v60_3_0_ce0           |  out|    1|   ap_memory|       v60_3_0|         array|
|v60_3_0_q0            |   in|   32|   ap_memory|       v60_3_0|         array|
|v60_3_1_address0      |  out|   12|   ap_memory|       v60_3_1|         array|
|v60_3_1_ce0           |  out|    1|   ap_memory|       v60_3_1|         array|
|v60_3_1_q0            |   in|   32|   ap_memory|       v60_3_1|         array|
|v60_4_0_address0      |  out|   12|   ap_memory|       v60_4_0|         array|
|v60_4_0_ce0           |  out|    1|   ap_memory|       v60_4_0|         array|
|v60_4_0_q0            |   in|   32|   ap_memory|       v60_4_0|         array|
|v60_4_1_address0      |  out|   12|   ap_memory|       v60_4_1|         array|
|v60_4_1_ce0           |  out|    1|   ap_memory|       v60_4_1|         array|
|v60_4_1_q0            |   in|   32|   ap_memory|       v60_4_1|         array|
|v60_5_0_address0      |  out|   12|   ap_memory|       v60_5_0|         array|
|v60_5_0_ce0           |  out|    1|   ap_memory|       v60_5_0|         array|
|v60_5_0_q0            |   in|   32|   ap_memory|       v60_5_0|         array|
|v60_5_1_address0      |  out|   12|   ap_memory|       v60_5_1|         array|
|v60_5_1_ce0           |  out|    1|   ap_memory|       v60_5_1|         array|
|v60_5_1_q0            |   in|   32|   ap_memory|       v60_5_1|         array|
|v60_6_0_address0      |  out|   12|   ap_memory|       v60_6_0|         array|
|v60_6_0_ce0           |  out|    1|   ap_memory|       v60_6_0|         array|
|v60_6_0_q0            |   in|   32|   ap_memory|       v60_6_0|         array|
|v60_6_1_address0      |  out|   12|   ap_memory|       v60_6_1|         array|
|v60_6_1_ce0           |  out|    1|   ap_memory|       v60_6_1|         array|
|v60_6_1_q0            |   in|   32|   ap_memory|       v60_6_1|         array|
|v60_7_0_address0      |  out|   12|   ap_memory|       v60_7_0|         array|
|v60_7_0_ce0           |  out|    1|   ap_memory|       v60_7_0|         array|
|v60_7_0_q0            |   in|   32|   ap_memory|       v60_7_0|         array|
|v60_7_1_address0      |  out|   12|   ap_memory|       v60_7_1|         array|
|v60_7_1_ce0           |  out|    1|   ap_memory|       v60_7_1|         array|
|v60_7_1_q0            |   in|   32|   ap_memory|       v60_7_1|         array|
|v60_8_0_address0      |  out|   12|   ap_memory|       v60_8_0|         array|
|v60_8_0_ce0           |  out|    1|   ap_memory|       v60_8_0|         array|
|v60_8_0_q0            |   in|   32|   ap_memory|       v60_8_0|         array|
|v60_8_1_address0      |  out|   12|   ap_memory|       v60_8_1|         array|
|v60_8_1_ce0           |  out|    1|   ap_memory|       v60_8_1|         array|
|v60_8_1_q0            |   in|   32|   ap_memory|       v60_8_1|         array|
|v60_9_0_address0      |  out|   12|   ap_memory|       v60_9_0|         array|
|v60_9_0_ce0           |  out|    1|   ap_memory|       v60_9_0|         array|
|v60_9_0_q0            |   in|   32|   ap_memory|       v60_9_0|         array|
|v60_9_1_address0      |  out|   12|   ap_memory|       v60_9_1|         array|
|v60_9_1_ce0           |  out|    1|   ap_memory|       v60_9_1|         array|
|v60_9_1_q0            |   in|   32|   ap_memory|       v60_9_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

