// Seed: 2154685493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_8;
  id_9 :
  assert property (@(id_9) 1)
  else;
  assign id_8[1] = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always
    if (id_6) begin
      id_5 = 1;
    end else begin
      $display(id_6);
    end
  wire id_8;
  assign id_3 = 1;
  module_0(
      id_3, id_6, id_6, id_2, id_4, id_4, id_6
  );
endmodule
