#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun  4 23:28:24 2020
# Process ID: 28181
# Current directory: /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1
# Command line: vivado -log microblaze_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source microblaze_bd_wrapper.tcl -notrace
# Log file: /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper.vdi
# Journal file: /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source microblaze_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.391 ; gain = 13.016 ; free physical = 525 ; free virtual = 3375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.023 ; gain = 49.633 ; free physical = 473 ; free virtual = 3345
Command: link_design -top microblaze_bd_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_gpio_0_0/microblaze_bd_axi_gpio_0_0.dcp' for cell 'microblaze_bd_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_0_0/microblaze_bd_axi_uartlite_0_0.dcp' for cell 'microblaze_bd_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_1_0/microblaze_bd_axi_uartlite_1_0.dcp' for cell 'microblaze_bd_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0.dcp' for cell 'microblaze_bd_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_mdm_1_0/microblaze_bd_mdm_1_0.dcp' for cell 'microblaze_bd_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_microblaze_0_0/microblaze_bd_microblaze_0_0.dcp' for cell 'microblaze_bd_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_rst_clk_wiz_1_100M_0/microblaze_bd_rst_clk_wiz_1_100M_0.dcp' for cell 'microblaze_bd_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_xbar_0/microblaze_bd_xbar_0.dcp' for cell 'microblaze_bd_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_dlmb_bram_if_cntlr_0/microblaze_bd_dlmb_bram_if_cntlr_0.dcp' for cell 'microblaze_bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_dlmb_v10_0/microblaze_bd_dlmb_v10_0.dcp' for cell 'microblaze_bd_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_ilmb_bram_if_cntlr_0/microblaze_bd_ilmb_bram_if_cntlr_0.dcp' for cell 'microblaze_bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_ilmb_v10_0/microblaze_bd_ilmb_v10_0.dcp' for cell 'microblaze_bd_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_lmb_bram_0/microblaze_bd_lmb_bram_0.dcp' for cell 'microblaze_bd_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1833.875 ; gain = 0.000 ; free physical = 203 ; free virtual = 3076
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_microblaze_0_0/microblaze_bd_microblaze_0_0.xdc] for cell 'microblaze_bd_i/microblaze_0/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_microblaze_0_0/microblaze_bd_microblaze_0_0.xdc] for cell 'microblaze_bd_i/microblaze_0/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_dlmb_v10_0/microblaze_bd_dlmb_v10_0.xdc] for cell 'microblaze_bd_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_dlmb_v10_0/microblaze_bd_dlmb_v10_0.xdc] for cell 'microblaze_bd_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_ilmb_v10_0/microblaze_bd_ilmb_v10_0.xdc] for cell 'microblaze_bd_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_ilmb_v10_0/microblaze_bd_ilmb_v10_0.xdc] for cell 'microblaze_bd_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_mdm_1_0/microblaze_bd_mdm_1_0.xdc] for cell 'microblaze_bd_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_mdm_1_0/microblaze_bd_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2559.074 ; gain = 548.828 ; free physical = 132 ; free virtual = 2580
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_mdm_1_0/microblaze_bd_mdm_1_0.xdc] for cell 'microblaze_bd_i/mdm_1/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0_board.xdc] for cell 'microblaze_bd_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0_board.xdc] for cell 'microblaze_bd_i/clk_wiz_1/inst'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0.xdc] for cell 'microblaze_bd_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_clk_wiz_1_0/microblaze_bd_clk_wiz_1_0.xdc] for cell 'microblaze_bd_i/clk_wiz_1/inst'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_rst_clk_wiz_1_100M_0/microblaze_bd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_bd_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_rst_clk_wiz_1_100M_0/microblaze_bd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblaze_bd_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_rst_clk_wiz_1_100M_0/microblaze_bd_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_bd_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_rst_clk_wiz_1_100M_0/microblaze_bd_rst_clk_wiz_1_100M_0.xdc] for cell 'microblaze_bd_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_0_0/microblaze_bd_axi_uartlite_0_0_board.xdc] for cell 'microblaze_bd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_0_0/microblaze_bd_axi_uartlite_0_0_board.xdc] for cell 'microblaze_bd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_0_0/microblaze_bd_axi_uartlite_0_0.xdc] for cell 'microblaze_bd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_0_0/microblaze_bd_axi_uartlite_0_0.xdc] for cell 'microblaze_bd_i/axi_uartlite_0/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_gpio_0_0/microblaze_bd_axi_gpio_0_0_board.xdc] for cell 'microblaze_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_gpio_0_0/microblaze_bd_axi_gpio_0_0_board.xdc] for cell 'microblaze_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_gpio_0_0/microblaze_bd_axi_gpio_0_0.xdc] for cell 'microblaze_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_gpio_0_0/microblaze_bd_axi_gpio_0_0.xdc] for cell 'microblaze_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_1_0/microblaze_bd_axi_uartlite_1_0_board.xdc] for cell 'microblaze_bd_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_1_0/microblaze_bd_axi_uartlite_1_0_board.xdc] for cell 'microblaze_bd_i/axi_uartlite_1/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_1_0/microblaze_bd_axi_uartlite_1_0.xdc] for cell 'microblaze_bd_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_axi_uartlite_1_0/microblaze_bd_axi_uartlite_1_0.xdc] for cell 'microblaze_bd_i/axi_uartlite_1/U0'
Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/constrs_1/new/soc_pins.xdc]
Finished Parsing XDC File [/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/constrs_1/new/soc_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_bd_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.srcs/sources_1/bd/microblaze_bd/ip/microblaze_bd_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2743.164 ; gain = 0.000 ; free physical = 213 ; free virtual = 2595
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 84 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2743.164 ; gain = 1171.141 ; free physical = 213 ; free virtual = 2595
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2743.164 ; gain = 0.000 ; free physical = 198 ; free virtual = 2582

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b289a937

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2743.164 ; gain = 0.000 ; free physical = 197 ; free virtual = 2581

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ef8dc4d

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 146 ; free virtual = 2411
INFO: [Opt 31-389] Phase Retarget created 223 cells and removed 301 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 117752de5

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 146 ; free virtual = 2411
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ab8d061d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 151 ; free virtual = 2438
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 667 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG microblaze_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 41 load(s) on clock net microblaze_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1740a93ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 151 ; free virtual = 2438
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1740a93ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 155 ; free virtual = 2443
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13e1fb00d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 155 ; free virtual = 2443
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             223  |             301  |                                              8  |
|  Constant propagation         |              26  |              77  |                                              1  |
|  Sweep                        |               4  |             667  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 155 ; free virtual = 2443
Ending Logic Optimization Task | Checksum: bf73304c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.902 ; gain = 0.000 ; free physical = 155 ; free virtual = 2443

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.789 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: bf73304c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 257 ; free virtual = 2421
Ending Power Optimization Task | Checksum: bf73304c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3076.609 ; gain = 324.707 ; free physical = 261 ; free virtual = 2424

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bf73304c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 261 ; free virtual = 2425

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 261 ; free virtual = 2425
Ending Netlist Obfuscation Task | Checksum: bf73304c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 261 ; free virtual = 2425
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3076.609 ; gain = 333.445 ; free physical = 261 ; free virtual = 2425
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 265 ; free virtual = 2429
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 248 ; free virtual = 2418
INFO: [Common 17-1381] The checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_bd_wrapper_drc_opted.rpt -pb microblaze_bd_wrapper_drc_opted.pb -rpx microblaze_bd_wrapper_drc_opted.rpx
Command: report_drc -file microblaze_bd_wrapper_drc_opted.rpt -pb microblaze_bd_wrapper_drc_opted.pb -rpx microblaze_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 2423
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9128608e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 224 ; free virtual = 2423
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 220 ; free virtual = 2419

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 139d70a74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 199 ; free virtual = 2414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 164f5713e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 186 ; free virtual = 2419

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 164f5713e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 185 ; free virtual = 2418
Phase 1 Placer Initialization | Checksum: 164f5713e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 177 ; free virtual = 2417

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 163018d94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 165 ; free virtual = 2412

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 169 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 0 new cell, deleted 70 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 123 ; free virtual = 2383

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1111a77e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 134 ; free virtual = 2380
Phase 2.2 Global Placement Core | Checksum: 1338aca0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 133 ; free virtual = 2382
Phase 2 Global Placement | Checksum: 1338aca0a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 134 ; free virtual = 2383

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186ae26b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 133 ; free virtual = 2383

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d0f9479

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 131 ; free virtual = 2380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c878f329

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 131 ; free virtual = 2380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f01d95a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 131 ; free virtual = 2380

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27ded25cf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1eadc4839

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10d7f2e45

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376
Phase 3 Detail Placement | Checksum: 10d7f2e45

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1560de7e2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1560de7e2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.912. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 135e81834

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376
Phase 4.1 Post Commit Optimization | Checksum: 135e81834

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 135e81834

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2378

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 135e81834

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2377

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2377
Phase 4.4 Final Placement Cleanup | Checksum: 1c238feb5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2377
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c238feb5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2378
Ending Placer Task | Checksum: 1393513ce

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 127 ; free virtual = 2378
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 143 ; free virtual = 2394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 143 ; free virtual = 2394
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 133 ; free virtual = 2389
INFO: [Common 17-1381] The checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file microblaze_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 136 ; free virtual = 2393
INFO: [runtcl-4] Executing : report_utilization -file microblaze_bd_wrapper_utilization_placed.rpt -pb microblaze_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file microblaze_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 137 ; free virtual = 2396
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 132 ; free virtual = 2363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 139 ; free virtual = 2340
INFO: [Common 17-1381] The checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5ab0d697 ConstDB: 0 ShapeSum: de843d37 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: eae3cbdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 154 ; free virtual = 2236
Post Restoration Checksum: NetGraph: e505cefd NumContArr: 5ddfcdf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: eae3cbdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 154 ; free virtual = 2238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: eae3cbdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 114 ; free virtual = 2197

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: eae3cbdc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 120 ; free virtual = 2187
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ccee80e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 126 ; free virtual = 2172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.965  | TNS=0.000  | WHS=-0.146 | THS=-41.747|

Phase 2 Router Initialization | Checksum: 12aa65748

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3076.609 ; gain = 0.000 ; free physical = 124 ; free virtual = 2170

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2416
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2416
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 26af9d1bf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 322 ; free virtual = 2152

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25cd9b92f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 316 ; free virtual = 2159
Phase 4 Rip-up And Reroute | Checksum: 25cd9b92f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 316 ; free virtual = 2159

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2153b2b00

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 315 ; free virtual = 2157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.830  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2153b2b00

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 315 ; free virtual = 2157

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2153b2b00

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 315 ; free virtual = 2157
Phase 5 Delay and Skew Optimization | Checksum: 2153b2b00

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 315 ; free virtual = 2157

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b0821d09

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 313 ; free virtual = 2155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.830  | TNS=0.000  | WHS=0.076  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c3f932e1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 312 ; free virtual = 2156
Phase 6 Post Hold Fix | Checksum: 1c3f932e1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 312 ; free virtual = 2155

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.642251 %
  Global Horizontal Routing Utilization  = 0.848608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 271d1fe79

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 313 ; free virtual = 2156

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 271d1fe79

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 312 ; free virtual = 2155

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19afef584

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 308 ; free virtual = 2155

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.830  | TNS=0.000  | WHS=0.076  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19afef584

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 307 ; free virtual = 2157
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 342 ; free virtual = 2193

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 3158.559 ; gain = 81.949 ; free physical = 332 ; free virtual = 2196
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.559 ; gain = 0.000 ; free physical = 329 ; free virtual = 2196
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3158.559 ; gain = 0.000 ; free physical = 302 ; free virtual = 2189
INFO: [Common 17-1381] The checkpoint '/home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file microblaze_bd_wrapper_drc_routed.rpt -pb microblaze_bd_wrapper_drc_routed.pb -rpx microblaze_bd_wrapper_drc_routed.rpx
Command: report_drc -file microblaze_bd_wrapper_drc_routed.rpt -pb microblaze_bd_wrapper_drc_routed.pb -rpx microblaze_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3246.602 ; gain = 88.043 ; free physical = 247 ; free virtual = 2200
INFO: [runtcl-4] Executing : report_methodology -file microblaze_bd_wrapper_methodology_drc_routed.rpt -pb microblaze_bd_wrapper_methodology_drc_routed.pb -rpx microblaze_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_bd_wrapper_methodology_drc_routed.rpt -pb microblaze_bd_wrapper_methodology_drc_routed.pb -rpx microblaze_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/javier/Desktop/Debian2/02_microblaze_axi_Artix7/02_microblaze_axi.runs/impl_1/microblaze_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file microblaze_bd_wrapper_power_routed.rpt -pb microblaze_bd_wrapper_power_summary_routed.pb -rpx microblaze_bd_wrapper_power_routed.rpx
Command: report_power -file microblaze_bd_wrapper_power_routed.rpt -pb microblaze_bd_wrapper_power_summary_routed.pb -rpx microblaze_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file microblaze_bd_wrapper_route_status.rpt -pb microblaze_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file microblaze_bd_wrapper_timing_summary_routed.rpt -pb microblaze_bd_wrapper_timing_summary_routed.pb -rpx microblaze_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file microblaze_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file microblaze_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file microblaze_bd_wrapper_bus_skew_routed.rpt -pb microblaze_bd_wrapper_bus_skew_routed.pb -rpx microblaze_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 23:31:09 2020...
