set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk_i]
create_clock -period 10.000 -name synth_clk -waveform {0.000 5.000} -add [get_ports clk_i]
set_property IOSTANDARD LVCMOS33 [get_ports avvia_ciclo]
set_property PACKAGE_PIN N17 [get_ports avvia_ciclo]
set_property PACKAGE_PIN H17 [get_ports icap_ready]
set_property IOSTANDARD LVCMOS33 [get_ports icap_ready]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property PACKAGE_PIN M18 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports r_w]
set_property PACKAGE_PIN J15 [get_ports r_w]
set_property -dict {PACKAGE_PIN K17 IOSTANDARD LVCMOS33} [get_ports quad_spi_line_i]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD LVCMOS33} [get_ports quad_spi_line_o]
set_property -dict {PACKAGE_PIN L13 IOSTANDARD LVCMOS33} [get_ports cs_n]

set_property INIT_00 256'h0000000000000000000000000000000000000000000000000000000000000000 [get_cells icap/frame_da_salvare/BRAM_SINGLE_MACRO_inst/genblk3_0.bram36_single_bl.bram36_single_bl]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_i_IBUF_BUFG]
