# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -gui work.fsm_tb(testbench) -voptargs=+acc
# vsim -gui work.fsm_tb(testbench) -voptargs="+acc" 
# Start time: 14:58:54 on Dec 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "ReactionGameFSM(RTL)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
add wave -position end  sim:/fsm_tb/Clk
add wave -position end  sim:/fsm_tb/A_Sync
add wave -position end  sim:/fsm_tb/B_Sync
add wave -position end  sim:/fsm_tb/nResetAsync
add wave -position end  sim:/fsm_tb/LED
add wave -position end  sim:/fsm_tb/HEX0
add wave -position end  sim:/fsm_tb/HEX1
add wave -position end  sim:/fsm_tb/HEX2
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/StrobeGen/oStrobe
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/StrobeGen/iClk
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:01:44 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:01:44 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:01:44 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# ** Error: C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd(47): near ")": syntax error
# ** Error: C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd(55): Statement cannot be labeled.
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# ** Note: C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd(115): VHDL Compiler exiting
# End time: 15:01:44 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:02:00 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:02:00 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:02:00 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# End time: 15:02:00 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 70 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 90 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
run
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 110 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 130 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 170 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 190 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
run
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 210 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 230 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 250 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 270 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 290 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
run
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 310 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 330 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 350 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 370 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 390 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
run
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 410 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 430 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 450 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 470 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
# ** Warning: NUMERIC_STD."=": null argument detected, returning FALSE
#    Time: 490 ns  Iteration: 1  Instance: /fsm_tb/Entity_FSM/StrobeGen
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:09 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:03:09 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:09 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# End time: 15:03:10 on Dec 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:17 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity StrobeGen
# End time: 15:03:17 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-RTL-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:17 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpStrobesAndClocks/rtl/StrobeGen-RTL-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of StrobeGen
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity StrobeGen
# End time: 15:03:17 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:23 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:03:23 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:23 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# End time: 15:03:23 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:03:28 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_TB
# -- Compiling architecture Testbench of FSM_TB
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# End time: 15:03:28 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/oCount
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/EnableCounter
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:06:27 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_TB
# -- Compiling architecture Testbench of FSM_TB
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# End time: 15:06:27 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:07:02 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_TB
# -- Compiling architecture Testbench of FSM_TB
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# End time: 15:07:02 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterMid/oCount
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/oOverflow
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:12:17 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:12:17 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:12:17 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:12:18 on Dec 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:13:19 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_TB
# -- Compiling architecture Testbench of FSM_TB
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# End time: 15:13:19 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterHigh/oCount
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterMid/oOverflow
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:20 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:15:20 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:15:20 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:15:21 on Dec 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:18:10 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:18:10 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:18:10 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:18:10 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterHigh/iEnable
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/iClk
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/iEnable
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/oOverflow
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterLow/oCount
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterMid/iEnable
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterMid/oOverflow
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterMid/oCount
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterHigh/iEnable
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterHigh/oOverflow
add wave -position end  sim:/fsm_tb/Entity_FSM/CounterHigh/oCount
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:30 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:38:30 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:30 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:38:30 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:31 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:38:31 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:38:31 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:38:31 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:53 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:44:53 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:53 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:44:53 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:59 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:44:59 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:44:59 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# End time: 15:44:59 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:45:06 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/tb/src/ReactionGame_TB-ea.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_TB
# -- Compiling architecture Testbench of FSM_TB
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# End time: 15:45:06 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:16 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:47:16 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:16 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:47:16 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:39 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity ReactionGameStruct
# End time: 15:47:39 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:39 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpReactionGameStruct/rtl/ReactionTimeGameStruct-Struct-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture struct of ReactionGameStruct
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity ReactionGameStruct
# -- Loading entity StrobeGen
# -- Loading entity ReactionGameFSM
# -- Loading entity Counter
# -- Loading entity Hex2SevenSegment
# End time: 15:47:40 on Dec 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:54:48 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Compiling entity Counter
# End time: 15:54:48 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:54:48 on Dec 20,2025
# vcom -reportprogress 300 -work work C:/HSD_SEM_3/CHD3/Uebung10/units/grpCounter/rtl/Counter-Rtl-a.vhd 
# -- Loading package STANDARD
# -- Compiling architecture RTL of Counter
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Global
# -- Loading entity Counter
# End time: 15:54:48 on Dec 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamestruct(struct)#1
# Loading work.strobegen(rtl)#1
# Loading work.reactiongamefsm(rtl)#1
# Loading work.counter(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/fsm_tb/HEX0
# End time: 17:07:31 on Dec 20,2025, Elapsed time: 2:08:37
# Errors: 0, Warnings: 2
