[1] 2014. Intel Software Guard Extensions Programming Reference. https://software. intel.com/sites/default/files/managed/48/88/329298-002.pdf/. (2014). Order Num- ber: 329298-002, October 2014.
[2] 2015. Intel Software Guard Extensions (Intel SGX. https://software.intel.com/ sites/default/files/332680-001.pdf. (2015). June 2015.
[3] 2016. Intel 64 and IA-32 Architectures Software Developer’s Manual, Combined Volumes:1,2A,2B,2C,3A,3B,3C and 3D. https://software.intel.com/sites/default/ files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf. (2016). Order Number: 325462-061US, December 2016.
[4] 2016. Intel 64 and IA-32 Architectures Software Developer’s Manual, Combined Volumes:1,2A,2B,2C,3A,3B,3C and 3D. (2016). Order Number: 325462-058US April 2016.
[5] 2017. Graphene / Graphene-SGX Library OS - a library OS for Linux multi-process applications, with Intel SGX support. https://github.com/oscarlab/graphene/. (2017). Accessed May 16, 2017.
[6] 2017. Intel SGX and Side-Channels. https://software.intel.com/en- us/articles/ intel- sgx- and- side- channels. (2017). Added March 26, 2017.
[7] 2017. IntelÂő Software Guard Extensions Enclave Writer’s Guide. https://software.intel.com/sites/default/files/managed/ae/48/ Software-Guard-Extensions-Enclave-Writers-Guide.pdf. (2017). Revision 1.02, Accessed May, 2017.
[8] Onur Aciiçmez. 2007. Yet another MicroArchitectural Attack: exploiting I-Cache. In ACM workshop on Computer security architecture.
[9] Onur Aciiçmez, Billy Bob Brumley, and Philipp Grabher. 2010. New results on instruction cache attacks. In 12th international conference on Cryptographic hardware and embedded systems.
[10] Ittai Anati, Shay Gueron, Simon Johnson, and Vincent Scarlata. 2013. Innovative technology for CPU based attestation and sealing. In Proceedings of the 2nd international workshop on hardware and architectural support for security and privacy, Vol. 13.
[11] Haitham Akkary Andy Glew, Glenn Hinton. 1997. Method and apparatus for per- forming page table walks in a microprocessor capable of processing speculative instructions. US Patent 5680565 A. (1997).
[12] Naomi Benger, Joop van de Pol, Nigel P. Smart, and Yuval Yarom. 2014. "Ooh Aah... Just a Little Bit": A small amount of side channel can go a long way. In 16th International Workshop on Cryptographic Hardware and Embedded Systems.
[13] Daniel J Bernstein, Niels Duif, Tanja Lange, Peter Schwabe, and Bo-Yin Yang. 2012. High-speed high-security signatures. Journal of Cryptographic Engineering (2012), 1–13.
[14] Ferdinand Brasser, Urs Müller, Alexandra Dmitrienko, Kari Kostiainen, Srdjan Capkun, and Ahmad-Reza Sadeghi. 2017. Software Grand Exposure: SGX Cache Attacks Are Practical. arXiv preprint arXiv:1702.07521 (2017).
[15] Sanchuan Chen, Xiaokuan Zhang, Michael Reiter, and Yinqian Zhang. 2017. Detecting Privileged Side-Channel Attacks in Shielded Execution with DÉJÀ
VU. In 12th ACM Symposium on Information, Computer and Communications
Security.
[16] Victor Costan, Ilia Lebedev, and Srinivas Devadas. 2016. Sanctum: Minimal
Hardware Extensions for Strong Software Isolation. In 25th USENIX Security
Symposium. USENIX Association.
[17] Johannes Götzfried, Moritz Eckert, Sebastian Schinzel, and Tilo Müller. 2017.
Cache Attacks on Intel SGX.. In EUROSEC. 2–1.
[18] Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. 2015. Cache Template
Attacks: Automating Attacks on Inclusive Last-level Caches. In 24th USENIX
Security Symposium.
[19] D. Gullasch, E. Bangerter, and S. Krenn. 2011. Cache games – Bringing access-
based cache attacks on AES to practice. In 32nd IEEE Symposium on Security and
Privacy.
[20] Marcus Hähnel, Weidong Cui, and Marcus Peinado. 2017. High-Resolution Side
Channels for Untrusted Operating Systems. In 2017 USENIX Annual Technical
Conference (USENIX ATC 17). USENIX Association, Santa Clara, CA, 299–312.
[21] Ralf Hund, Carsten Willems, and Thorsten Holz. 2013. Practical Timing Side Channel Attacks Against Kernel Space ASLR. In 34th IEEE Symposium on Security
and Privacy.
[22] Mehmet Sinan Inci, Berk Gulmezoglu, Gorka Irazoqui, Thomas Eisenbarth, and
Berk Sunar. 2015. Seriously, get off my cloud! Cross-VM RSA Key Recovery in a
Public Cloud. Cryptology ePrint Archive. (2015).
[23] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. S$A: A Shared Cache
Attack that Works Across Cores and Defies VM Sandboxing—and its Application
to AES. In IEEE Symposium on Security and Privacy.
[24] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. Systematic reverse
engineering of cache slice selection in Intel processors. In Digital System Design
(DSD), 2015 Euromicro Conference on. IEEE, 629–636.
[25] Gorka Irazoqui, Mehmet Sinan Inci, Thomas Eisenbarth, , and Berk Sunar. 2014.
Wait a minute! A fast, Cross-VM attack on AES. In 17th International Symposium
Research in Attacks, Intrusions and Defenses.
[26] Mehmet Kayaalp, Nael Abu-Ghazaleh, Dmitry Ponomarev, and Aamer Jaleel.
2016. A High-resolution Side-channel Attack on Last-level Cache. In 53rd Annual
Design Automation Conference.
[27] Butler W. Lampson. 1973. A note on the confinement problem. Commun. ACM
16, 10 (Oct. 1973).
[28] Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hyesoon Kim, and Marcus
Peinado. 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In 26th USENIX Security Symposium (USENIX Security 17). USENIX Association, Vancouver, BC.
[29] Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémentine Maurice, and Stefan Mangard. 2016. ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium.
[30] Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. 2015. Last- Level Cache Side-Channel Attacks are Practical. In IEEE Symposium on Security and Privacy.
[31] Ahmad Moghimi, Gorka Irazoqui, and Thomas Eisenbarth. 2017. Cachezoom: How SGX amplifies the power of cache attacks. arXiv preprint arXiv:1703.06986 (2017).
[32] Michael Neve and Jean-Pierre Seifert. 2007. Advances on access-driven cache attacks on AES. In 13th international conference on selected areas in cryptography.
[33] Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadhavan, and Angelos D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications. In 22nd ACM SIGSAC Conference on Computer and Com- munications Security.
[34] Dag Arne Osvik, Adi Shamir, and Eran Tromer. 2006. Cache attacks and coun- termeasures: the case of AES. In 6th Cryptographers’ track at the RSA conference on Topics in Cryptology.
[35] Colin Percival. 2005. Cache Missing for Fun and Profit. In BSDCon 2005.
[36] Peter Pessl, Daniel Gruss, Clementine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM addressing for cross-cpu attacks. In
Proceedings of the 25th USENIX Security Symposium.
[37] Jaebaek Seo, Byoungyoung Lee, Sungmin Kim, Ming-Wei Shih, Insik Shin,
Dongsu Han, and Taesoo Kim. 2017. SGX-Shield: Enabling Address Space Layout Randomization for SGX Programs. In Proceedings of the 2017 Annual Network and Distributed System Security Symposium (NDSS). San Diego, CA.
[38] Ming-Wei Shih, Sangho Lee, Taesoo Kim, and Marcus Peinado. 2017. T-SGX: Eradicating Controlled-Channel Attacks Against Enclave Programs. In Proceed- ings of the 2017 Annual Network and Distributed System Security Symposium (NDSS). San Diego, CA.
[39] Shweta Shinde, Zheng Leong Chua, Viswesh Narayanan, and Prateek Saxena. 2016. Preventing Page Faults from Telling Your Secrets. In 11th ACM Symposium on Information, Computer and Communications Security.
[40] Eran Tromer, Dag Arne Osvik, and Adi Shamir. 2010. Efficient Cache Attacks on AES, and Countermeasures. Journal of Cryptology 23, 2 (Jan. 2010), 37–71.
[41] Chia-Che Tsai, Kumar Saurabh Arora, Nehal Bandi, Bhushan Jain, William
Jannen, Jitin John, Harry A Kalodner, Vrushali Kulkarni, Daniela Oliveira, and Donald E Porter. 2014. Cooperation and security isolation of library OSes for multi-process applications. In Proceedings of the Ninth European Conference on Computer Systems. ACM, 9.
[42] Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. 2016. One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation. In USENIX Security Symposium.
[43] Yuanzhong Xu, Weidong Cui, and Marcus Peinado. 2015. Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In 36th IEEE Symposium on Security and Privacy.
[44] Yuval Yarom and Naomi Benger. 2014. Recovering OpenSSL ECDSA Nonces Using the FLUSH+RELOAD Cache Side-channel Attack. In Cryptology ePrint Archive.
[45] Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack. In USENIX Security Symposium.
[46] Xiaokuan Zhang, Yuan Xiao, and Yinqian Zhang. 2016. Return-Oriented Flush-
Reload Side Channels on ARM and Their Implications for Android Devices. In
ACM Conference on Computer and Communications Security.
[47] Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2012. Cross- VM Side Channels and Their Use to Extract Private Keys. In ACM Conference on
Computer and Communications Security.
[48] Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2014. Cross-
Tenant Side-Channel attacks in PaaS clouds. In ACM Conference on Computer and Communications Security.
