

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 22:29:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_21
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168  |dut_Pipeline_VITIS_LOOP_28_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|    127|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|      49|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      64|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168  |dut_Pipeline_VITIS_LOOP_28_2  |        0|   0|  15|  127|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                    |                              |        0|   0|  15|  127|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bram1_0_U  |bram1_0_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    3|     1|           24|
    |bram1_1_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_3_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_7_U  |bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_2_U  |bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_6_U  |bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_4_U  |bram1_4_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_5_U  |bram1_5_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |        8|  0|   0|    0|    64|   37|     8|          296|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  5|   0|    5|          0|
    |bram1_0_load_reg_248                                  |  3|   0|    3|          0|
    |bram1_1_load_reg_253                                  |  4|   0|    4|          0|
    |bram1_2_load_reg_258                                  |  5|   0|    5|          0|
    |bram1_3_load_reg_263                                  |  4|   0|    4|          0|
    |bram1_4_load_reg_268                                  |  6|   0|    6|          0|
    |bram1_5_load_reg_273                                  |  6|   0|    6|          0|
    |bram1_6_load_reg_278                                  |  5|   0|    5|          0|
    |bram1_7_load_reg_283                                  |  4|   0|    4|          0|
    |grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168_ap_start_reg  |  1|   0|    1|          0|
    |trunc_ln28_reg_203                                    |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 49|   0|   49|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           dut|  return value|
|start_index      |   in|    8|     ap_none|   start_index|        scalar|
|output_r_TDATA   |  out|    8|        axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%start_index_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %start_index" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9]   --->   Operation 6 'read' 'start_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i8 %start_index_read" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 7 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1514 = trunc i8 %start_index_read"   --->   Operation 8 'trunc' 'trunc_ln1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %trunc_ln1514" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 9 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bram1_0_addr = getelementptr i3 %bram1_0, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 10 'getelementptr' 'bram1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bram1_1_addr = getelementptr i4 %bram1_1, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 11 'getelementptr' 'bram1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram1_2_addr = getelementptr i5 %bram1_2, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 12 'getelementptr' 'bram1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bram1_3_addr = getelementptr i4 %bram1_3, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 13 'getelementptr' 'bram1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bram1_4_addr = getelementptr i6 %bram1_4, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 14 'getelementptr' 'bram1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bram1_5_addr = getelementptr i6 %bram1_5, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 15 'getelementptr' 'bram1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bram1_6_addr = getelementptr i5 %bram1_6, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 16 'getelementptr' 'bram1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bram1_7_addr = getelementptr i4 %bram1_7, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 17 'getelementptr' 'bram1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 18 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 19 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 20 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 21 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 22 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 23 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 24 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 25 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 26 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 27 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 28 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 29 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 30 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 31 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 32 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 33 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 35 [2/2] (4.12ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 35 'call' 'call_ln28' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 36 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %start_index"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %start_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_7, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 42 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_6, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 43 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_5, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 44 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_4, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 45 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_3, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 46 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_2, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 47 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_1, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 48 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i3 %bram1_0, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 49 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:33]   --->   Operation 50 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ bram1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bram1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_index_read  (read         ) [ 000000]
trunc_ln28        (trunc        ) [ 001110]
trunc_ln1514      (trunc        ) [ 000000]
zext_ln30         (zext         ) [ 000000]
bram1_0_addr      (getelementptr) [ 001000]
bram1_1_addr      (getelementptr) [ 001000]
bram1_2_addr      (getelementptr) [ 001000]
bram1_3_addr      (getelementptr) [ 001000]
bram1_4_addr      (getelementptr) [ 001000]
bram1_5_addr      (getelementptr) [ 001000]
bram1_6_addr      (getelementptr) [ 001000]
bram1_7_addr      (getelementptr) [ 001000]
bram1_0_load      (load         ) [ 000110]
bram1_1_load      (load         ) [ 000110]
bram1_2_load      (load         ) [ 000110]
bram1_3_load      (load         ) [ 000110]
bram1_4_load      (load         ) [ 000110]
bram1_5_load      (load         ) [ 000110]
bram1_6_load      (load         ) [ 000110]
bram1_7_load      (load         ) [ 000110]
empty             (wait         ) [ 000000]
call_ln28         (call         ) [ 000000]
spectopmodule_ln9 (spectopmodule) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
specmemcore_ln14  (specmemcore  ) [ 000000]
ret_ln33          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start_index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bram1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bram1_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bram1_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bram1_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bram1_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bram1_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="start_index_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_index_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bram1_0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_0_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="bram1_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bram1_2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="bram1_3_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_3_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bram1_4_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_4_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bram1_5_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_5_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bram1_6_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_6_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bram1_7_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram1_7_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_0_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_1_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_2_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_3_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_4_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_5_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_6_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bram1_7_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="2"/>
<pin id="171" dir="0" index="2" bw="3" slack="1"/>
<pin id="172" dir="0" index="3" bw="4" slack="1"/>
<pin id="173" dir="0" index="4" bw="5" slack="1"/>
<pin id="174" dir="0" index="5" bw="4" slack="1"/>
<pin id="175" dir="0" index="6" bw="6" slack="1"/>
<pin id="176" dir="0" index="7" bw="6" slack="1"/>
<pin id="177" dir="0" index="8" bw="5" slack="1"/>
<pin id="178" dir="0" index="9" bw="4" slack="1"/>
<pin id="179" dir="0" index="10" bw="8" slack="0"/>
<pin id="180" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln28_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln1514_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1514/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln30_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="trunc_ln28_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="2"/>
<pin id="205" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="208" class="1005" name="bram1_0_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="1"/>
<pin id="210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_0_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="bram1_1_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_1_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="bram1_2_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_2_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="bram1_3_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="1"/>
<pin id="225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_3_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="bram1_4_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_4_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="bram1_5_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_5_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="bram1_6_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_6_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="bram1_7_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_7_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="bram1_0_load_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bram1_0_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="bram1_1_load_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bram1_1_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="bram1_2_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bram1_2_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="bram1_3_load_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bram1_3_load "/>
</bind>
</comp>

<comp id="268" class="1005" name="bram1_4_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bram1_4_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="bram1_5_load_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="1"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bram1_5_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="bram1_6_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bram1_6_load "/>
</bind>
</comp>

<comp id="283" class="1005" name="bram1_7_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bram1_7_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="64" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="71" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="78" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="85" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="92" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="99" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="106" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="113" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="186"><net_src comp="58" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="58" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="202"><net_src comp="191" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="206"><net_src comp="183" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="211"><net_src comp="64" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="216"><net_src comp="71" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="221"><net_src comp="78" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="226"><net_src comp="85" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="231"><net_src comp="92" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="236"><net_src comp="99" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="241"><net_src comp="106" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="246"><net_src comp="113" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="251"><net_src comp="120" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="256"><net_src comp="126" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="261"><net_src comp="132" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="266"><net_src comp="138" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="168" pin=5"/></net>

<net id="271"><net_src comp="144" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="276"><net_src comp="150" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="168" pin=7"/></net>

<net id="281"><net_src comp="156" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="286"><net_src comp="162" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="168" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 4 }
 - Input state : 
	Port: dut : start_index | {1 }
	Port: dut : bram1_0 | {1 2 }
	Port: dut : bram1_1 | {1 2 }
	Port: dut : bram1_2 | {1 2 }
	Port: dut : bram1_3 | {1 2 }
	Port: dut : bram1_4 | {1 2 }
	Port: dut : bram1_5 | {1 2 }
	Port: dut : bram1_6 | {1 2 }
	Port: dut : bram1_7 | {1 2 }
  - Chain level:
	State 1
		zext_ln30 : 1
		bram1_0_addr : 2
		bram1_1_addr : 2
		bram1_2_addr : 2
		bram1_3_addr : 2
		bram1_4_addr : 2
		bram1_5_addr : 2
		bram1_6_addr : 2
		bram1_7_addr : 2
		bram1_0_load : 3
		bram1_1_load : 3
		bram1_2_load : 3
		bram1_3_load : 3
		bram1_4_load : 3
		bram1_5_load : 3
		bram1_6_load : 3
		bram1_7_load : 3
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   call   | grp_dut_Pipeline_VITIS_LOOP_28_2_fu_168 |    12   |    78   |
|----------|-----------------------------------------|---------|---------|
|   read   |       start_index_read_read_fu_58       |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln28_fu_183            |    0    |    0    |
|          |           trunc_ln1514_fu_187           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   zext   |             zext_ln30_fu_191            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    12   |    78   |
|----------|-----------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|bram1_0|    1   |    0   |    0   |
|bram1_1|    1   |    0   |    0   |
|bram1_2|    1   |    0   |    0   |
|bram1_3|    1   |    0   |    0   |
|bram1_4|    1   |    0   |    0   |
|bram1_5|    1   |    0   |    0   |
|bram1_6|    1   |    0   |    0   |
|bram1_7|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    8   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bram1_0_addr_reg_208|    3   |
|bram1_0_load_reg_248|    3   |
|bram1_1_addr_reg_213|    3   |
|bram1_1_load_reg_253|    4   |
|bram1_2_addr_reg_218|    3   |
|bram1_2_load_reg_258|    5   |
|bram1_3_addr_reg_223|    3   |
|bram1_3_load_reg_263|    4   |
|bram1_4_addr_reg_228|    3   |
|bram1_4_load_reg_268|    6   |
|bram1_5_addr_reg_233|    3   |
|bram1_5_load_reg_273|    6   |
|bram1_6_addr_reg_238|    3   |
|bram1_6_load_reg_278|    5   |
|bram1_7_addr_reg_243|    3   |
|bram1_7_load_reg_283|    4   |
| trunc_ln28_reg_203 |    6   |
+--------------------+--------+
|        Total       |   67   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   12   |   78   |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   67   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   12   |   79   |   150  |
+-----------+--------+--------+--------+--------+
