Simulator report for System
Wed Jan 29 08:26:28 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 319 nodes    ;
; Simulation Coverage         ;      64.26 % ;
; Total Number of Transitions ; 2602         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.26 % ;
; Total nodes checked                                 ; 319          ;
; Total output ports checked                          ; 319          ;
; Total output ports with complete 1/0-value coverage ; 205          ;
; Total output ports with no 1/0-value coverage       ; 34           ;
; Total output ports with no 1-value coverage         ; 66           ;
; Total output ports with no 0-value coverage         ; 82           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                           ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; |System|clk                                                                ; |System|clk                                                                ; out              ;
; |System|Data_Read[0]                                                       ; |System|Data_Read[0]                                                       ; pin_out          ;
; |System|Data_Read[1]                                                       ; |System|Data_Read[1]                                                       ; pin_out          ;
; |System|Data_Read[4]                                                       ; |System|Data_Read[4]                                                       ; pin_out          ;
; |System|Data_Read[5]                                                       ; |System|Data_Read[5]                                                       ; pin_out          ;
; |System|RAM:RAMc|Dout[7]~reg0                                              ; |System|RAM:RAMc|Dout[7]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[6]~reg0                                              ; |System|RAM:RAMc|Dout[6]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[5]~reg0                                              ; |System|RAM:RAMc|Dout[5]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[4]~reg0                                              ; |System|RAM:RAMc|Dout[4]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[1]~reg0                                              ; |System|RAM:RAMc|Dout[1]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[0]~reg0                                              ; |System|RAM:RAMc|Dout[0]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[0]                                                   ; |System|RAM:RAMc|Dout[0]                                                   ; out              ;
; |System|RAM:RAMc|Dout[1]                                                   ; |System|RAM:RAMc|Dout[1]                                                   ; out              ;
; |System|RAM:RAMc|Dout[4]                                                   ; |System|RAM:RAMc|Dout[4]                                                   ; out              ;
; |System|RAM:RAMc|Dout[5]                                                   ; |System|RAM:RAMc|Dout[5]                                                   ; out              ;
; |System|ROM:ROMc|Dout[5]~reg0                                              ; |System|ROM:ROMc|Dout[5]~reg0                                              ; regout           ;
; |System|ROM:ROMc|Dout[4]~reg0                                              ; |System|ROM:ROMc|Dout[4]~reg0                                              ; regout           ;
; |System|ROM:ROMc|Dout[1]~reg0                                              ; |System|ROM:ROMc|Dout[1]~reg0                                              ; regout           ;
; |System|ROM:ROMc|Dout[0]~reg0                                              ; |System|ROM:ROMc|Dout[0]~reg0                                              ; regout           ;
; |System|ROM:ROMc|Dout[0]~en                                                ; |System|ROM:ROMc|Dout[0]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[0]                                                   ; |System|ROM:ROMc|Dout[0]                                                   ; out              ;
; |System|ROM:ROMc|Dout[1]~en                                                ; |System|ROM:ROMc|Dout[1]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[1]                                                   ; |System|ROM:ROMc|Dout[1]                                                   ; out              ;
; |System|ROM:ROMc|Dout[2]~en                                                ; |System|ROM:ROMc|Dout[2]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[3]~en                                                ; |System|ROM:ROMc|Dout[3]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[4]~en                                                ; |System|ROM:ROMc|Dout[4]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[4]                                                   ; |System|ROM:ROMc|Dout[4]                                                   ; out              ;
; |System|ROM:ROMc|Dout[5]~en                                                ; |System|ROM:ROMc|Dout[5]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[5]                                                   ; |System|ROM:ROMc|Dout[5]                                                   ; out              ;
; |System|ROM:ROMc|Dout[6]~en                                                ; |System|ROM:ROMc|Dout[6]~en                                                ; regout           ;
; |System|ROM:ROMc|Dout[7]~en                                                ; |System|ROM:ROMc|Dout[7]~en                                                ; regout           ;
; |System|FSM:FSMc|PS~0                                                      ; |System|FSM:FSMc|PS~0                                                      ; out0             ;
; |System|FSM:FSMc|PS.S2                                                     ; |System|FSM:FSMc|PS.S2                                                     ; regout           ;
; |System|FSM:FSMc|PS.S3                                                     ; |System|FSM:FSMc|PS.S3                                                     ; regout           ;
; |System|FSM:FSMc|PS.S4                                                     ; |System|FSM:FSMc|PS.S4                                                     ; regout           ;
; |System|FSM:FSMc|PS.S5                                                     ; |System|FSM:FSMc|PS.S5                                                     ; regout           ;
; |System|FSM:FSMc|PS.S6                                                     ; |System|FSM:FSMc|PS.S6                                                     ; regout           ;
; |System|FSM:FSMc|PS.S7                                                     ; |System|FSM:FSMc|PS.S7                                                     ; regout           ;
; |System|FSM:FSMc|WideOr0                                                   ; |System|FSM:FSMc|WideOr0                                                   ; out0             ;
; |System|FSM:FSMc|WideOr1                                                   ; |System|FSM:FSMc|WideOr1                                                   ; out0             ;
; |System|FSM:FSMc|PS.S8                                                     ; |System|FSM:FSMc|PS.S8                                                     ; regout           ;
; |System|FSM:FSMc|PS~1                                                      ; |System|FSM:FSMc|PS~1                                                      ; out0             ;
; |System|FSM:FSMc|WideOr0~1                                                 ; |System|FSM:FSMc|WideOr0~1                                                 ; out0             ;
; |System|FSM:FSMc|WideOr1~0                                                 ; |System|FSM:FSMc|WideOr1~0                                                 ; out0             ;
; |System|FSM:FSMc|PS~4                                                      ; |System|FSM:FSMc|PS~4                                                      ; out0             ;
; |System|FSM:FSMc|WideOr0~2                                                 ; |System|FSM:FSMc|WideOr0~2                                                 ; out0             ;
; |System|FSM:FSMc|WideOr0~3                                                 ; |System|FSM:FSMc|WideOr0~3                                                 ; out0             ;
; |System|FSM:FSMc|WideOr1~1                                                 ; |System|FSM:FSMc|WideOr1~1                                                 ; out0             ;
; |System|FSM:FSMc|PS~6                                                      ; |System|FSM:FSMc|PS~6                                                      ; out0             ;
; |System|FSM:FSMc|PS~10                                                     ; |System|FSM:FSMc|PS~10                                                     ; out0             ;
; |System|rtl~1                                                              ; |System|rtl~1                                                              ; out0             ;
; |System|rtl~2                                                              ; |System|rtl~2                                                              ; out0             ;
; |System|rtl~3                                                              ; |System|rtl~3                                                              ; out0             ;
; |System|RAM:RAMc|ram~68                                                    ; |System|RAM:RAMc|ram~68                                                    ; out              ;
; |System|RAM:RAMc|ram~72                                                    ; |System|RAM:RAMc|ram~72                                                    ; out              ;
; |System|RAM:RAMc|ram~84                                                    ; |System|RAM:RAMc|ram~84                                                    ; out0             ;
; |System|RAM:RAMc|ram~85                                                    ; |System|RAM:RAMc|ram~85                                                    ; out0             ;
; |System|RAM:RAMc|ram~86                                                    ; |System|RAM:RAMc|ram~86                                                    ; out0             ;
; |System|RAM:RAMc|ram~87                                                    ; |System|RAM:RAMc|ram~87                                                    ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~1              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~1              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~3              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~3              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~5              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~5              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~6              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~6              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~7              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~7              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~8              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~8              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~9              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~9              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~11             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~11             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~13             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~13             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~14             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~14             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~15             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~15             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~16             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~16             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                           ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; |System|Reset                                                              ; |System|Reset                                                              ; out              ;
; |System|Data_Read[2]                                                       ; |System|Data_Read[2]                                                       ; pin_out          ;
; |System|Data_Read[3]                                                       ; |System|Data_Read[3]                                                       ; pin_out          ;
; |System|RAM:RAMc|Dout[3]~reg0                                              ; |System|RAM:RAMc|Dout[3]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[2]~reg0                                              ; |System|RAM:RAMc|Dout[2]~reg0                                              ; regout           ;
; |System|RAM:RAMc|Dout[2]                                                   ; |System|RAM:RAMc|Dout[2]                                                   ; out              ;
; |System|RAM:RAMc|Dout[3]                                                   ; |System|RAM:RAMc|Dout[3]                                                   ; out              ;
; |System|ROM:ROMc|Dout[2]                                                   ; |System|ROM:ROMc|Dout[2]                                                   ; out              ;
; |System|ROM:ROMc|Dout[3]                                                   ; |System|ROM:ROMc|Dout[3]                                                   ; out              ;
; |System|FSM:FSMc|PS.S1                                                     ; |System|FSM:FSMc|PS.S1                                                     ; regout           ;
; |System|FSM:FSMc|WideOr2                                                   ; |System|FSM:FSMc|WideOr2                                                   ; out0             ;
; |System|FSM:FSMc|WideOr3                                                   ; |System|FSM:FSMc|WideOr3                                                   ; out0             ;
; |System|FSM:FSMc|PS~2                                                      ; |System|FSM:FSMc|PS~2                                                      ; out0             ;
; |System|FSM:FSMc|WideOr0~0                                                 ; |System|FSM:FSMc|WideOr0~0                                                 ; out0             ;
; |System|FSM:FSMc|PS~14                                                     ; |System|FSM:FSMc|PS~14                                                     ; out0             ;
; |System|rtl~0                                                              ; |System|rtl~0                                                              ; out0             ;
; |System|RAM:RAMc|ram~12                                                    ; |System|RAM:RAMc|ram~12                                                    ; regout           ;
; |System|RAM:RAMc|ram~52                                                    ; |System|RAM:RAMc|ram~52                                                    ; out              ;
; |System|RAM:RAMc|ram~13                                                    ; |System|RAM:RAMc|ram~13                                                    ; regout           ;
; |System|RAM:RAMc|ram~53                                                    ; |System|RAM:RAMc|ram~53                                                    ; out              ;
; |System|RAM:RAMc|ram~14                                                    ; |System|RAM:RAMc|ram~14                                                    ; regout           ;
; |System|RAM:RAMc|ram~54                                                    ; |System|RAM:RAMc|ram~54                                                    ; out              ;
; |System|RAM:RAMc|ram~15                                                    ; |System|RAM:RAMc|ram~15                                                    ; regout           ;
; |System|RAM:RAMc|ram~55                                                    ; |System|RAM:RAMc|ram~55                                                    ; out              ;
; |System|RAM:RAMc|ram~16                                                    ; |System|RAM:RAMc|ram~16                                                    ; regout           ;
; |System|RAM:RAMc|ram~56                                                    ; |System|RAM:RAMc|ram~56                                                    ; out              ;
; |System|RAM:RAMc|ram~17                                                    ; |System|RAM:RAMc|ram~17                                                    ; regout           ;
; |System|RAM:RAMc|ram~57                                                    ; |System|RAM:RAMc|ram~57                                                    ; out              ;
; |System|RAM:RAMc|ram~21                                                    ; |System|RAM:RAMc|ram~21                                                    ; regout           ;
; |System|RAM:RAMc|ram~61                                                    ; |System|RAM:RAMc|ram~61                                                    ; out              ;
; |System|RAM:RAMc|ram~22                                                    ; |System|RAM:RAMc|ram~22                                                    ; regout           ;
; |System|RAM:RAMc|ram~62                                                    ; |System|RAM:RAMc|ram~62                                                    ; out              ;
; |System|RAM:RAMc|ram~23                                                    ; |System|RAM:RAMc|ram~23                                                    ; regout           ;
; |System|RAM:RAMc|ram~63                                                    ; |System|RAM:RAMc|ram~63                                                    ; out              ;
; |System|RAM:RAMc|ram~25                                                    ; |System|RAM:RAMc|ram~25                                                    ; regout           ;
; |System|RAM:RAMc|ram~65                                                    ; |System|RAM:RAMc|ram~65                                                    ; out              ;
; |System|RAM:RAMc|ram~28                                                    ; |System|RAM:RAMc|ram~28                                                    ; regout           ;
; |System|RAM:RAMc|ram~30                                                    ; |System|RAM:RAMc|ram~30                                                    ; regout           ;
; |System|RAM:RAMc|ram~70                                                    ; |System|RAM:RAMc|ram~70                                                    ; out              ;
; |System|RAM:RAMc|ram~31                                                    ; |System|RAM:RAMc|ram~31                                                    ; regout           ;
; |System|RAM:RAMc|ram~71                                                    ; |System|RAM:RAMc|ram~71                                                    ; out              ;
; |System|RAM:RAMc|ram~32                                                    ; |System|RAM:RAMc|ram~32                                                    ; regout           ;
; |System|RAM:RAMc|ram~38                                                    ; |System|RAM:RAMc|ram~38                                                    ; regout           ;
; |System|RAM:RAMc|ram~78                                                    ; |System|RAM:RAMc|ram~78                                                    ; out              ;
; |System|RAM:RAMc|ram~39                                                    ; |System|RAM:RAMc|ram~39                                                    ; regout           ;
; |System|RAM:RAMc|ram~79                                                    ; |System|RAM:RAMc|ram~79                                                    ; out              ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~1 ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]   ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                           ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; |System|Data_Read[6]                                                       ; |System|Data_Read[6]                                                       ; pin_out          ;
; |System|Data_Read[7]                                                       ; |System|Data_Read[7]                                                       ; pin_out          ;
; |System|RAM:RAMc|Dout[0]~en                                                ; |System|RAM:RAMc|Dout[0]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[1]~en                                                ; |System|RAM:RAMc|Dout[1]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[2]~en                                                ; |System|RAM:RAMc|Dout[2]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[3]~en                                                ; |System|RAM:RAMc|Dout[3]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[4]~en                                                ; |System|RAM:RAMc|Dout[4]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[5]~en                                                ; |System|RAM:RAMc|Dout[5]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[6]~en                                                ; |System|RAM:RAMc|Dout[6]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[6]                                                   ; |System|RAM:RAMc|Dout[6]                                                   ; out              ;
; |System|RAM:RAMc|Dout[7]~en                                                ; |System|RAM:RAMc|Dout[7]~en                                                ; regout           ;
; |System|RAM:RAMc|Dout[7]                                                   ; |System|RAM:RAMc|Dout[7]                                                   ; out              ;
; |System|ROM:ROMc|Dout[6]                                                   ; |System|ROM:ROMc|Dout[6]                                                   ; out              ;
; |System|ROM:ROMc|Dout[7]                                                   ; |System|ROM:ROMc|Dout[7]                                                   ; out              ;
; |System|RAM:RAMc|ram~18                                                    ; |System|RAM:RAMc|ram~18                                                    ; regout           ;
; |System|RAM:RAMc|ram~58                                                    ; |System|RAM:RAMc|ram~58                                                    ; out              ;
; |System|RAM:RAMc|ram~19                                                    ; |System|RAM:RAMc|ram~19                                                    ; regout           ;
; |System|RAM:RAMc|ram~59                                                    ; |System|RAM:RAMc|ram~59                                                    ; out              ;
; |System|RAM:RAMc|ram~20                                                    ; |System|RAM:RAMc|ram~20                                                    ; regout           ;
; |System|RAM:RAMc|ram~60                                                    ; |System|RAM:RAMc|ram~60                                                    ; out              ;
; |System|RAM:RAMc|ram~21                                                    ; |System|RAM:RAMc|ram~21                                                    ; regout           ;
; |System|RAM:RAMc|ram~61                                                    ; |System|RAM:RAMc|ram~61                                                    ; out              ;
; |System|RAM:RAMc|ram~22                                                    ; |System|RAM:RAMc|ram~22                                                    ; regout           ;
; |System|RAM:RAMc|ram~62                                                    ; |System|RAM:RAMc|ram~62                                                    ; out              ;
; |System|RAM:RAMc|ram~23                                                    ; |System|RAM:RAMc|ram~23                                                    ; regout           ;
; |System|RAM:RAMc|ram~63                                                    ; |System|RAM:RAMc|ram~63                                                    ; out              ;
; |System|RAM:RAMc|ram~24                                                    ; |System|RAM:RAMc|ram~24                                                    ; regout           ;
; |System|RAM:RAMc|ram~64                                                    ; |System|RAM:RAMc|ram~64                                                    ; out              ;
; |System|RAM:RAMc|ram~25                                                    ; |System|RAM:RAMc|ram~25                                                    ; regout           ;
; |System|RAM:RAMc|ram~65                                                    ; |System|RAM:RAMc|ram~65                                                    ; out              ;
; |System|RAM:RAMc|ram~26                                                    ; |System|RAM:RAMc|ram~26                                                    ; regout           ;
; |System|RAM:RAMc|ram~66                                                    ; |System|RAM:RAMc|ram~66                                                    ; out              ;
; |System|RAM:RAMc|ram~27                                                    ; |System|RAM:RAMc|ram~27                                                    ; regout           ;
; |System|RAM:RAMc|ram~67                                                    ; |System|RAM:RAMc|ram~67                                                    ; out              ;
; |System|RAM:RAMc|ram~28                                                    ; |System|RAM:RAMc|ram~28                                                    ; regout           ;
; |System|RAM:RAMc|ram~29                                                    ; |System|RAM:RAMc|ram~29                                                    ; regout           ;
; |System|RAM:RAMc|ram~69                                                    ; |System|RAM:RAMc|ram~69                                                    ; out              ;
; |System|RAM:RAMc|ram~30                                                    ; |System|RAM:RAMc|ram~30                                                    ; regout           ;
; |System|RAM:RAMc|ram~70                                                    ; |System|RAM:RAMc|ram~70                                                    ; out              ;
; |System|RAM:RAMc|ram~31                                                    ; |System|RAM:RAMc|ram~31                                                    ; regout           ;
; |System|RAM:RAMc|ram~71                                                    ; |System|RAM:RAMc|ram~71                                                    ; out              ;
; |System|RAM:RAMc|ram~32                                                    ; |System|RAM:RAMc|ram~32                                                    ; regout           ;
; |System|RAM:RAMc|ram~33                                                    ; |System|RAM:RAMc|ram~33                                                    ; regout           ;
; |System|RAM:RAMc|ram~73                                                    ; |System|RAM:RAMc|ram~73                                                    ; out              ;
; |System|RAM:RAMc|ram~34                                                    ; |System|RAM:RAMc|ram~34                                                    ; regout           ;
; |System|RAM:RAMc|ram~74                                                    ; |System|RAM:RAMc|ram~74                                                    ; out              ;
; |System|RAM:RAMc|ram~35                                                    ; |System|RAM:RAMc|ram~35                                                    ; regout           ;
; |System|RAM:RAMc|ram~75                                                    ; |System|RAM:RAMc|ram~75                                                    ; out              ;
; |System|RAM:RAMc|ram~36                                                    ; |System|RAM:RAMc|ram~36                                                    ; regout           ;
; |System|RAM:RAMc|ram~76                                                    ; |System|RAM:RAMc|ram~76                                                    ; out              ;
; |System|RAM:RAMc|ram~37                                                    ; |System|RAM:RAMc|ram~37                                                    ; regout           ;
; |System|RAM:RAMc|ram~77                                                    ; |System|RAM:RAMc|ram~77                                                    ; out              ;
; |System|RAM:RAMc|ram~38                                                    ; |System|RAM:RAMc|ram~38                                                    ; regout           ;
; |System|RAM:RAMc|ram~78                                                    ; |System|RAM:RAMc|ram~78                                                    ; out              ;
; |System|RAM:RAMc|ram~39                                                    ; |System|RAM:RAMc|ram~39                                                    ; regout           ;
; |System|RAM:RAMc|ram~79                                                    ; |System|RAM:RAMc|ram~79                                                    ; out              ;
; |System|RAM:RAMc|ram~40                                                    ; |System|RAM:RAMc|ram~40                                                    ; regout           ;
; |System|RAM:RAMc|ram~80                                                    ; |System|RAM:RAMc|ram~80                                                    ; out              ;
; |System|RAM:RAMc|ram~41                                                    ; |System|RAM:RAMc|ram~41                                                    ; regout           ;
; |System|RAM:RAMc|ram~81                                                    ; |System|RAM:RAMc|ram~81                                                    ; out              ;
; |System|RAM:RAMc|ram~42                                                    ; |System|RAM:RAMc|ram~42                                                    ; regout           ;
; |System|RAM:RAMc|ram~82                                                    ; |System|RAM:RAMc|ram~82                                                    ; out              ;
; |System|RAM:RAMc|ram~43                                                    ; |System|RAM:RAMc|ram~43                                                    ; regout           ;
; |System|RAM:RAMc|ram~83                                                    ; |System|RAM:RAMc|ram~83                                                    ; out              ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_7|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~17             ; |System|RAM:RAMc|lpm_mux:ram_rtl_6|mux_umc:auto_generated|_~17             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_3|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~2              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~2              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~4              ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~4              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~10             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~10             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~12             ; |System|RAM:RAMc|lpm_mux:ram_rtl_2|mux_umc:auto_generated|_~12             ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~0              ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|_~0              ; out0             ;
; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; |System|RAM:RAMc|lpm_mux:ram_rtl_0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 29 08:26:27 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off System -c System
Info: Using vector source file "D:/Lab4q/Part4/System.vwf"
Warning: Can't find node "FSM:FSMc|c_Ram" for functional simulation. Ignored vector source file node.
Warning: Can't find node "FSM:FSMc|c_Read" for functional simulation. Ignored vector source file node.
Warning: Can't find node "FSM:FSMc|c_Rom" for functional simulation. Ignored vector source file node.
Warning: Can't find node "FSM:FSMc|Addr[1]" for functional simulation. Ignored vector source file node.
Warning: Can't find node "FSM:FSMc|Addr[0]" for functional simulation. Ignored vector source file node.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.26 %
Info: Number of transitions in simulation is 2602
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 112 megabytes
    Info: Processing ended: Wed Jan 29 08:26:28 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


