# Reading pref.tcl
# do CountUpDown_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/danie/Disciplinas/2semestre/LSD/Aula04/Part3/CounterUpDown4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:36:58 on May 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula04/Part3/CounterUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CounterUpDown4
# -- Compiling architecture Behavioral of CounterUpDown4
# End time: 09:36:58 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:27 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 09:37:27 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:37:29 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 09:37:29 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb
# vsim work.dec2_4en_tb 
# Start time: 09:37:42 on May 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 09:38:18 on May 06,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 09:38:18 on May 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Part2/CounterUpDown_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:39:28 on May 06,2022
# vcom -reportprogress 300 -work work C:/Users/danie/Disciplinas/2semestre/LSD/Aula07/Part2/CounterUpDown_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CounterUpDown_Tb
# -- Compiling architecture Stimulus of CounterUpDown_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity CounterUpDown4
# End time: 09:39:28 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.counterupdown_tb
# End time: 09:39:50 on May 06,2022, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim work.counterupdown_tb 
# Start time: 09:39:50 on May 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counterupdown_tb(stimulus)
# Loading work.counterupdown4(behavioral)
add wave -position end  sim:/counterupdown_tb/s_reset
add wave -position 0  sim:/counterupdown_tb/s_clk
add wave -position 1  sim:/counterupdown_tb/s_upDown_n
add wave -position end  sim:/counterupdown_tb/s_cntOut
run
run
run
# End time: 09:43:25 on May 06,2022, Elapsed time: 0:03:35
# Errors: 0, Warnings: 0
