{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488475970657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488475970657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 18:32:50 2017 " "Processing started: Thu Mar 02 18:32:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488475970657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488475970657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HX8357 -c HX8357 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HX8357 -c HX8357" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488475970658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488475971051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../clock_divider.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/instruction_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/instruction_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_rom " "Found entity 1: instruction_rom" {  } { { "../instruction_rom.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/instruction_rom.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/hx8357_fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/hx8357_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HX8357_FSM_tb " "Found entity 1: HX8357_FSM_tb" {  } { { "../HX8357_FSM_tb.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_FSM_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init INIT HX8357_FSM_new.sv(25) " "Verilog HDL Declaration information at HX8357_FSM_new.sv(25): object \"init\" differs only in case from object \"INIT\" in the same scope" {  } { { "../HX8357_FSM_new.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_FSM_new.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488475971118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "next_state NEXT_STATE HX8357_FSM_new.sv(119) " "Verilog HDL Declaration information at HX8357_FSM_new.sv(119): object \"next_state\" differs only in case from object \"NEXT_STATE\" in the same scope" {  } { { "../HX8357_FSM_new.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_FSM_new.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488475971118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/hx8357_fsm_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/hx8357_fsm_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HX8357_FSM_new " "Found entity 1: HX8357_FSM_new" {  } { { "../HX8357_FSM_new.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_FSM_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data HX8357_cont_tb.sv(16) " "Verilog HDL Declaration information at HX8357_cont_tb.sv(16): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "../HX8357_cont_tb.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_cont_tb.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488475971121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/hx8357_cont_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/hx8357_cont_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HX8357_cont_tb " "Found entity 1: HX8357_cont_tb" {  } { { "../HX8357_cont_tb.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_cont_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "next_state NEXT_STATE HX8357_cont.sv(24) " "Verilog HDL Declaration information at HX8357_cont.sv(24): object \"next_state\" differs only in case from object \"NEXT_STATE\" in the same scope" {  } { { "../HX8357_cont.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_cont.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1488475971125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/hx8357_cont.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/hx8357_cont.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HX8357_cont " "Found entity 1: HX8357_cont" {  } { { "../HX8357_cont.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_cont.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svns/elektronik/fpga/hx8357 display/hx8357_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /svns/elektronik/fpga/hx8357 display/hx8357_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HX8357_top " "Found entity 1: HX8357_top" {  } { { "../HX8357_top.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488475971128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488475971128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HX8357_top " "Elaborating entity \"HX8357_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488475971179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "../HX8357_top.sv" "clk_div" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488475971182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HX8357_FSM_new HX8357_FSM_new:FSM " "Elaborating entity \"HX8357_FSM_new\" for hierarchy \"HX8357_FSM_new:FSM\"" {  } { { "../HX8357_top.sv" "FSM" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488475971185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom HX8357_FSM_new:FSM\|instruction_rom:inst_rom " "Elaborating entity \"instruction_rom\" for hierarchy \"HX8357_FSM_new:FSM\|instruction_rom:inst_rom\"" {  } { { "../HX8357_FSM_new.sv" "inst_rom" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_FSM_new.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488475971296 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "48 0 63 instruction_rom.sv(35) " "Verilog HDL warning at instruction_rom.sv(35): number of words (48) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../instruction_rom.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/instruction_rom.sv" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1488475971303 "|HX8357_top|HX8357_FSM_new:FSM|instruction_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_rom.sv(23) " "Net \"rom.data_a\" at instruction_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../instruction_rom.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/instruction_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488475971310 "|HX8357_top|HX8357_FSM_new:FSM|instruction_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_rom.sv(23) " "Net \"rom.waddr_a\" at instruction_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../instruction_rom.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/instruction_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488475971311 "|HX8357_top|HX8357_FSM_new:FSM|instruction_rom:inst_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_rom.sv(23) " "Net \"rom.we_a\" at instruction_rom.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../instruction_rom.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/instruction_rom.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488475971311 "|HX8357_top|HX8357_FSM_new:FSM|instruction_rom:inst_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HX8357_cont HX8357_cont:Control " "Elaborating entity \"HX8357_cont\" for hierarchy \"HX8357_cont:Control\"" {  } { { "../HX8357_top.sv" "Control" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488475971330 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/SVNs/Elektronik/FPGA/HX8357 Display/QuartusII/db/HX8357.ram0_instruction_rom_fa3e2fde.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/SVNs/Elektronik/FPGA/HX8357 Display/QuartusII/db/HX8357.ram0_instruction_rom_fa3e2fde.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1488475971529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RDx VCC " "Pin \"RDx\" is stuck at VCC" {  } { { "../HX8357_top.sv" "" { Text "D:/SVNs/Elektronik/FPGA/HX8357 Display/HX8357_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488475972018 "|HX8357_top|RDx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488475972018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SVNs/Elektronik/FPGA/HX8357 Display/QuartusII/output_files/HX8357.map.smsg " "Generated suppressed messages file D:/SVNs/Elektronik/FPGA/HX8357 Display/QuartusII/output_files/HX8357.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488475972937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488475973044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488475973044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488475973096 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488475973096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488475973096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488475973096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488475973114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 18:32:53 2017 " "Processing ended: Thu Mar 02 18:32:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488475973114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488475973114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488475973114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488475973114 ""}
