Parity bit uart implementation that adds parity bits to ensure data integrity of UART, a serial communication protocol

![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/0c4dc52d-0b5e-416f-819a-62e08dfbebd6)
![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/b59d26e1-ed31-46fb-8a00-d972dfb2d8e6)
![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/4d45af43-a804-4a57-bb1b-2bb5601efc8e)


![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/bb4e2198-28e5-4378-9598-a520e1ff362e)
![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/c994c348-d652-471f-b87f-1ed60d69d15d)

![image](https://github.com/LionelSeonuk/Verilog_paritybit_uart/assets/167200555/ac58a9c2-318a-4f85-8809-28de61a45042)
