# system info hello_world_qsys on 2017.10.02.19:10:03
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1506992986
#
#
# Files generated for hello_world_qsys on 2017.10.02.19:10:03
files:
filepath,kind,attributes,module,is_top
simulation/hello_world_qsys.v,VERILOG,,hello_world_qsys,true
simulation/submodules/hello_world_qsys_jtag_uart.v,VERILOG,,hello_world_qsys_jtag_uart,false
simulation/submodules/hello_world_qsys_led.v,VERILOG,,hello_world_qsys_led,false
simulation/submodules/hello_world_qsys_nios.v,VERILOG,,hello_world_qsys_nios,false
simulation/submodules/hello_world_qsys_ram.v,VERILOG,,hello_world_qsys_ram,false
simulation/submodules/hello_world_qsys_switch.v,VERILOG,,hello_world_qsys_switch,false
simulation/submodules/hello_world_qsys_mm_interconnect_0.v,VERILOG,,hello_world_qsys_mm_interconnect_0,false
simulation/submodules/hello_world_qsys_irq_mapper.sv,SYSTEM_VERILOG,,hello_world_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_b.mif,MIF,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_a.hex,HEX,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu.v,VERILOG,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_nios2_waves.do,OTHER,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_b.dat,DAT,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_a.dat,DAT,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_ociram_default_contents.dat,DAT,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_test_bench.v,VERILOG,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_a.mif,MIF,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_ociram_default_contents.mif,MIF,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_debug_slave_wrapper.v,VERILOG,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_ociram_default_contents.hex,HEX,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_debug_slave_tck.v,VERILOG,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_debug_slave_sysclk.v,VERILOG,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu_rf_ram_b.hex,HEX,,hello_world_qsys_nios_cpu,false
simulation/submodules/hello_world_qsys_nios_cpu.sdc,SDC,,hello_world_qsys_nios_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_router,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_router_001,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_router_002,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_router_003,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,hello_world_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
hello_world_qsys.jtag_uart,hello_world_qsys_jtag_uart
hello_world_qsys.led,hello_world_qsys_led
hello_world_qsys.nios,hello_world_qsys_nios
hello_world_qsys.nios.cpu,hello_world_qsys_nios_cpu
hello_world_qsys.ram,hello_world_qsys_ram
hello_world_qsys.switch,hello_world_qsys_switch
hello_world_qsys.mm_interconnect_0,hello_world_qsys_mm_interconnect_0
hello_world_qsys.mm_interconnect_0.nios_data_master_translator,altera_merlin_master_translator
hello_world_qsys.mm_interconnect_0.nios_instruction_master_translator,altera_merlin_master_translator
hello_world_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
hello_world_qsys.mm_interconnect_0.nios_debug_mem_slave_translator,altera_merlin_slave_translator
hello_world_qsys.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
hello_world_qsys.mm_interconnect_0.switch_s1_translator,altera_merlin_slave_translator
hello_world_qsys.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
hello_world_qsys.mm_interconnect_0.nios_data_master_agent,altera_merlin_master_agent
hello_world_qsys.mm_interconnect_0.nios_instruction_master_agent,altera_merlin_master_agent
hello_world_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
hello_world_qsys.mm_interconnect_0.nios_debug_mem_slave_agent,altera_merlin_slave_agent
hello_world_qsys.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
hello_world_qsys.mm_interconnect_0.switch_s1_agent,altera_merlin_slave_agent
hello_world_qsys.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
hello_world_qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
hello_world_qsys.mm_interconnect_0.nios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
hello_world_qsys.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
hello_world_qsys.mm_interconnect_0.switch_s1_agent_rsp_fifo,altera_avalon_sc_fifo
hello_world_qsys.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
hello_world_qsys.mm_interconnect_0.router,hello_world_qsys_mm_interconnect_0_router
hello_world_qsys.mm_interconnect_0.router_001,hello_world_qsys_mm_interconnect_0_router_001
hello_world_qsys.mm_interconnect_0.router_002,hello_world_qsys_mm_interconnect_0_router_002
hello_world_qsys.mm_interconnect_0.router_005,hello_world_qsys_mm_interconnect_0_router_002
hello_world_qsys.mm_interconnect_0.router_006,hello_world_qsys_mm_interconnect_0_router_002
hello_world_qsys.mm_interconnect_0.router_003,hello_world_qsys_mm_interconnect_0_router_003
hello_world_qsys.mm_interconnect_0.router_004,hello_world_qsys_mm_interconnect_0_router_003
hello_world_qsys.mm_interconnect_0.cmd_demux,hello_world_qsys_mm_interconnect_0_cmd_demux
hello_world_qsys.mm_interconnect_0.cmd_demux_001,hello_world_qsys_mm_interconnect_0_cmd_demux_001
hello_world_qsys.mm_interconnect_0.rsp_demux_001,hello_world_qsys_mm_interconnect_0_cmd_demux_001
hello_world_qsys.mm_interconnect_0.rsp_demux_002,hello_world_qsys_mm_interconnect_0_cmd_demux_001
hello_world_qsys.mm_interconnect_0.cmd_mux,hello_world_qsys_mm_interconnect_0_cmd_mux
hello_world_qsys.mm_interconnect_0.cmd_mux_003,hello_world_qsys_mm_interconnect_0_cmd_mux
hello_world_qsys.mm_interconnect_0.cmd_mux_004,hello_world_qsys_mm_interconnect_0_cmd_mux
hello_world_qsys.mm_interconnect_0.cmd_mux_001,hello_world_qsys_mm_interconnect_0_cmd_mux_001
hello_world_qsys.mm_interconnect_0.cmd_mux_002,hello_world_qsys_mm_interconnect_0_cmd_mux_001
hello_world_qsys.mm_interconnect_0.rsp_demux,hello_world_qsys_mm_interconnect_0_rsp_demux
hello_world_qsys.mm_interconnect_0.rsp_demux_003,hello_world_qsys_mm_interconnect_0_rsp_demux
hello_world_qsys.mm_interconnect_0.rsp_demux_004,hello_world_qsys_mm_interconnect_0_rsp_demux
hello_world_qsys.mm_interconnect_0.rsp_mux,hello_world_qsys_mm_interconnect_0_rsp_mux
hello_world_qsys.mm_interconnect_0.rsp_mux_001,hello_world_qsys_mm_interconnect_0_rsp_mux_001
hello_world_qsys.mm_interconnect_0.avalon_st_adapter,hello_world_qsys_mm_interconnect_0_avalon_st_adapter
hello_world_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_001,hello_world_qsys_mm_interconnect_0_avalon_st_adapter
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_002,hello_world_qsys_mm_interconnect_0_avalon_st_adapter
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_003,hello_world_qsys_mm_interconnect_0_avalon_st_adapter
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_004,hello_world_qsys_mm_interconnect_0_avalon_st_adapter
hello_world_qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,hello_world_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hello_world_qsys.irq_mapper,hello_world_qsys_irq_mapper
hello_world_qsys.rst_controller,altera_reset_controller
