{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.444325",
   "Default View_TopLeft":"484,563",
   "ExpandedHierarchyInLayout":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port int_mcs -pg 1 -lvl 9 -x 2150 -y 1010 -defaultsOSRD
preplace portBus muon_count -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus gpo1 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace portBus gpo2 -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace portBus gpi1 -pg 1 -lvl 9 -x 2150 -y 540 -defaultsOSRD
preplace inst counter_0 -pg 1 -lvl 6 -x 1430 -y 280 -defaultsOSRD
preplace inst counter_1 -pg 1 -lvl 6 -x 1430 -y 140 -defaultsOSRD
preplace inst counter_2 -pg 1 -lvl 6 -x 1430 -y 420 -defaultsOSRD -resize 160 116
preplace inst counter_3 -pg 1 -lvl 6 -x 1430 -y 580 -defaultsOSRD -resize 160 116
preplace inst counter_4 -pg 1 -lvl 6 -x 1430 -y 720 -defaultsOSRD -resize 160 116
preplace inst freq_divider_0 -pg 1 -lvl 7 -x 1740 -y 1020 -defaultsOSRD
preplace inst match_detector_0 -pg 1 -lvl 4 -x 810 -y 440 -defaultsOSRD
preplace inst mux_0 -pg 1 -lvl 8 -x 2010 -y 540 -defaultsOSRD
preplace inst posedge_detect_0 -pg 1 -lvl 2 -x 320 -y 300 -defaultsOSRD
preplace inst posedge_detect_1 -pg 1 -lvl 2 -x 320 -y 440 -defaultsOSRD -resize 140 96
preplace inst posedge_detect_3 -pg 1 -lvl 8 -x 2010 -y 1010 -defaultsOSRD -resize 140 96
preplace inst posedge_detect_2 -pg 1 -lvl 2 -x 320 -y 560 -defaultsOSRD -resize 140 96
preplace inst reg32_0 -pg 1 -lvl 7 -x 1740 -y 250 -defaultsOSRD
preplace inst reg32_1 -pg 1 -lvl 7 -x 1740 -y 90 -defaultsOSRD
preplace inst reg32_5 -pg 1 -lvl 6 -x 1430 -y 1050 -defaultsOSRD -resize 180 136
preplace inst reg32_2 -pg 1 -lvl 7 -x 1740 -y 410 -defaultsOSRD -resize 180 136
preplace inst reg32_3 -pg 1 -lvl 7 -x 1740 -y 570 -defaultsOSRD -resize 180 136
preplace inst reg32_4 -pg 1 -lvl 7 -x 1740 -y 730 -defaultsOSRD -resize 180 136
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 810 -y 750 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 5 -x 1120 -y 860 -defaultsOSRD -resize 240 96
preplace inst util_vector_logic_3 -pg 1 -lvl 5 -x 1120 -y 1160 -defaultsOSRD -resize 240 96
preplace inst util_vector_logic_2 -pg 1 -lvl 6 -x 1430 -y 870 -defaultsOSRD -resize 240 96
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 540 -y 450 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 1 -x 120 -y 310 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 1 -x 120 -y 450 -defaultsOSRD -resize 160 88
preplace inst xlslice_1 -pg 1 -lvl 3 -x 540 -y 690 -defaultsOSRD -resize 160 88
preplace inst xlslice_9 -pg 1 -lvl 3 -x 540 -y 800 -defaultsOSRD -resize 160 88
preplace inst xlslice_12 -pg 1 -lvl 5 -x 1120 -y 1010 -defaultsOSRD -resize 160 88
preplace inst xlslice_2 -pg 1 -lvl 5 -x 1120 -y 300 -defaultsOSRD -resize 160 88
preplace inst xlslice_5 -pg 1 -lvl 5 -x 1120 -y 160 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 1 -x 120 -y 570 -defaultsOSRD -resize 160 88
preplace inst xlslice_6 -pg 1 -lvl 5 -x 1120 -y 440 -defaultsOSRD -resize 160 88
preplace inst xlslice_11 -pg 1 -lvl 7 -x 1740 -y 870 -defaultsOSRD -resize 160 88
preplace inst xlslice_7 -pg 1 -lvl 5 -x 1120 -y 600 -defaultsOSRD -resize 160 88
preplace inst xlslice_8 -pg 1 -lvl 5 -x 1120 -y 740 -defaultsOSRD -resize 160 88
preplace inst xlslice_10 -pg 1 -lvl 4 -x 810 -y 870 -defaultsOSRD -resize 160 88
preplace netloc muon_count_1 1 0 1 20 310n
preplace netloc xlslice_3_Dout 1 1 1 NJ 450
preplace netloc xlslice_4_Dout 1 1 1 NJ 570
preplace netloc xlslice_0_Dout 1 1 1 NJ 310
preplace netloc posedge_detect_2_det 1 2 1 420 430n
preplace netloc posedge_detect_1_det 1 2 1 430 440n
preplace netloc posedge_detect_0_det 1 2 1 440 300n
preplace netloc xlconcat_0_dout 1 3 1 N 450
preplace netloc xlslice_2_Dout 1 5 1 NJ 300
preplace netloc counter_0_Q 1 6 1 N 280
preplace netloc counter_0_Q1 1 6 1 1590 120n
preplace netloc xlslice_2_Dout1 1 5 1 NJ 160
preplace netloc match_detector_0_matchs 1 4 1 980 160n
preplace netloc xlslice_6_Dout 1 5 1 NJ 440
preplace netloc xlslice_7_Dout 1 5 1 N 600
preplace netloc counter_3_Q 1 6 1 1610 580n
preplace netloc counter_2_Q 1 6 1 1610 420n
preplace netloc reg32_0_Q 1 7 1 1880 250n
preplace netloc reg32_1_Q 1 7 1 1890 90n
preplace netloc reg32_2_Q 1 7 1 1860 410n
preplace netloc reg32_3_Q 1 7 1 N 570
preplace netloc xlslice_8_Dout 1 5 1 N 740
preplace netloc counter_4_Q 1 6 1 1570 720n
preplace netloc reg32_4_Q 1 7 1 1890 590n
preplace netloc xlslice_1_Dout 1 3 1 640J 690n
preplace netloc xlslice_9_Dout 1 3 1 660J 760n
preplace netloc gpo1_1 1 0 7 NJ 690 NJ 690 430 620 650 670 970 670 1280J 800 1590J
preplace netloc util_vector_logic_0_Res 1 4 1 960 750n
preplace netloc xlslice_10_Dout 1 4 1 NJ 870
preplace netloc util_vector_logic_1_Res 1 5 1 N 860
preplace netloc xlslice_11_Dout 1 7 1 1870J 490n
preplace netloc reg32_5_Q 1 6 1 1590 1040n
preplace netloc freq_divider_0_clk_out 1 7 1 N 1020
preplace netloc posedge_detect_3_det 1 4 5 970 1230 NJ 1230 NJ 1230 NJ 1230 2130
preplace netloc clk_1 1 0 8 NJ 370 220 370 NJ 370 650 370 NJ 370 1290 60 1600 940 1880
preplace netloc Net 1 5 2 1270 500 1620
preplace netloc Net2 1 6 1 1580 80n
preplace netloc mux_0_Q 1 8 1 NJ 540
preplace netloc reset_1 1 0 7 NJ 1110 NJ 1110 NJ 1110 NJ 1110 970 1090 1280 960 1570
preplace netloc gpo2_1 1 0 6 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc xlslice_12_Dout 1 5 1 1260J 1010n
levelinfo -pg 1 0 120 320 540 810 1120 1430 1740 2010 2150
pagesize -pg 1 -db -bbox -sgen -160 0 2270 1240
"
}
{
   "da_clkrst_cnt":"31"
}
