
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency counter_reg[4]$_SDFFE_PP0P_/CLK ^
  -0.23 target latency counter_reg[7]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sync_rst (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ sync_rst (in)
                                         sync_rst (net)
                  0.00    0.00    0.20 ^ _34_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.03    0.18    0.18    0.38 ^ _34_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _08_ (net)
                  0.18    0.00    0.38 ^ _45_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.07    0.45 v _45_/Y (sky130_fd_sc_hd__nor2_1)
                                         _02_ (net)
                  0.03    0.00    0.45 v counter_reg[2]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ counter_reg[2]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.23   clock reconvergence pessimism
                         -0.04    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ counter_reg[3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.21    0.42    0.65 ^ counter_reg[3]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net4 (net)
                  0.21    0.00    0.65 ^ _37_/A (sky130_fd_sc_hd__and4_1)
     4    0.01    0.14    0.29    0.93 ^ _37_/X (sky130_fd_sc_hd__and4_1)
                                         _11_ (net)
                  0.14    0.00    0.93 ^ _38_/D (sky130_fd_sc_hd__and4_1)
     2    0.01    0.10    0.25    1.18 ^ _38_/X (sky130_fd_sc_hd__and4_1)
                                         net9 (net)
                  0.10    0.00    1.18 ^ output9/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.27 ^ output9/X (sky130_fd_sc_hd__clkbuf_1)
                                         tc (net)
                  0.03    0.00    1.27 ^ tc (out)
                                  1.27   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  3.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.01    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ counter_reg[3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.21    0.42    0.65 ^ counter_reg[3]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net4 (net)
                  0.21    0.00    0.65 ^ _37_/A (sky130_fd_sc_hd__and4_1)
     4    0.01    0.14    0.29    0.93 ^ _37_/X (sky130_fd_sc_hd__and4_1)
                                         _11_ (net)
                  0.14    0.00    0.93 ^ _38_/D (sky130_fd_sc_hd__and4_1)
     2    0.01    0.10    0.25    1.18 ^ _38_/X (sky130_fd_sc_hd__and4_1)
                                         net9 (net)
                  0.10    0.00    1.18 ^ output9/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    1.27 ^ output9/X (sky130_fd_sc_hd__clkbuf_1)
                                         tc (net)
                  0.03    0.00    1.27 ^ tc (out)
                                  1.27   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  3.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.2865922451019287

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4979510307312012

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8589

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.04176204651594162

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.043954998254776

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9501

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    0.63 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.25    0.88 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
   0.14    1.02 v _60_/Y (sky130_fd_sc_hd__nand3_1)
   0.32    1.34 v _62_/X (sky130_fd_sc_hd__or3_1)
   0.14    1.48 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.48 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.48   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.23 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.07    5.16   library setup time
           5.16   data required time
---------------------------------------------------------
           5.16   data required time
          -1.48   data arrival time
---------------------------------------------------------
           3.68   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.32    0.54 v counter_reg[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.62 ^ _61_/Y (sky130_fd_sc_hd__o21ai_0)
   0.06    0.68 v _63_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.68 v counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.68   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.05    0.17   library hold time
           0.17   data required time
---------------------------------------------------------
           0.17   data required time
          -0.68   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2263

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2301

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.2676

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5324

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
278.668350

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.56e-05   2.04e-06   6.53e-11   6.76e-05  44.2%
Combinational          3.56e-06   3.72e-06   8.92e-11   7.28e-06   4.8%
Clock                  5.22e-05   2.58e-05   2.16e-11   7.80e-05  51.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-04   3.16e-05   1.76e-10   1.53e-04 100.0%
                          79.4%      20.6%       0.0%
