// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate
and_gate( 
    caseaa a, 
    caseaa b, 
    out_port out
) begin

    while (true) begin
    
        // a is true. So b must be true.
        // get b 

        while (true) begin
            /* write logic's AND expr */

            /* get a */
            caseaa a
        end

    end

    // a is false. So b must be false.
    // get b 

    while (true) begin
        /* write logic's AND expr */

        /* get a */
        caseaa a
    end

end



endmodule
