// Seed: 2070878010
module module_0 (
    output supply1 id_0
);
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_0 = id_7;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  wire id_13;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge (-1) == 1) id_1)
  else $unsigned(99);
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  logic id_5 = id_3;
endmodule
