<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="max_pooling_fprop1" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="ap_core" src_type="unsigned char" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="ap_core" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="ap_part" src_type="unsigned char" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="ap_part" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="ap_parent" src_type="unsigned char" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="ap_parent" hw_bitwidth="8" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="c1_conv_layer1" src_type="_Layer1*" src_isptr="1" src_bitwidth="192" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_map_w" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_map_h" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_map_count" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_kernel_w" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_kernel_h" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="c1_conv_layer1_kernel_count" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="c1_conv_layer2" src_type="_Layer2*" src_isptr="1" src_bitwidth="21953536" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_data" hw_bitwidth="64" hw_size_or_depth="122880" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_error" hw_bitwidth="64" hw_size_or_depth="122880" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_b" hw_bitwidth="64" hw_size_or_depth="120" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_db" hw_bitwidth="64" hw_size_or_depth="120" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_W" hw_bitwidth="64" hw_size_or_depth="48000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_dW" hw_bitwidth="64" hw_size_or_depth="48000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="c1_conv_layer2_map_common" hw_bitwidth="64" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="s2_pooling_layer1" src_type="_Layer1*" src_isptr="1" src_bitwidth="192" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_map_w" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_map_h" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_map_count" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_kernel_w" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_kernel_h" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="s2_pooling_layer1_kernel_count" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="s2_pooling_layer2" src_type="_Layer2*" src_isptr="1" src_bitwidth="21953536" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_data" hw_bitwidth="64" hw_size_or_depth="122880" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_error" hw_bitwidth="64" hw_size_or_depth="122880" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_b" hw_bitwidth="64" hw_size_or_depth="120" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_db" hw_bitwidth="64" hw_size_or_depth="120" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_W" hw_bitwidth="64" hw_size_or_depth="48000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_dW" hw_bitwidth="64" hw_size_or_depth="48000" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="BRAM" hw_name="s2_pooling_layer2_map_common" hw_bitwidth="64" hw_size_or_depth="1024" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
