

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Sun Apr 13 16:00:57 2025

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F8722
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F8722 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  000012                     __pcinit:
    55                           	callstack 0
    56  000012                     start_initialization:
    57                           	callstack 0
    58  000012                     __initialization:
    59                           	callstack 0
    60  000012                     end_of_initialization:
    61                           	callstack 0
    62  000012                     __end_of__initialization:
    63                           	callstack 0
    64  000012  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    65  000014  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    66  000016  0100               	movlb	0
    67  000018  EF11  F000         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70  000000                     __pcstackCOMRAM:
    71                           	callstack 0
    72  000000                     
    73                           ; 1 bytes @ 0x0
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 71 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		None
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    93 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;Total ram usage:        0 bytes
    98 ;; Hardware stack levels required when called:    1
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  000022                     __ptext0:
   108                           	callstack 0
   109  000022                     _main:
   110                           	callstack 30
   111  000022  EF07  F000         	goto	start
   112  000026                     __end_of_main:
   113                           	callstack 0
   114                           
   115 ;; *************** function _HandleInterrupt *****************
   116 ;; Defined at:
   117 ;;		line 63 in file "main.c"
   118 ;; Parameters:    Size  Location     Type
   119 ;;		None
   120 ;; Auto vars:     Size  Location     Type
   121 ;;		None
   122 ;; Return value:  Size  Location     Type
   123 ;;                  1    wreg      void 
   124 ;; Registers used:
   125 ;;		None
   126 ;; Tracked objects:
   127 ;;		On entry : 0/0
   128 ;;		On exit  : 0/0
   129 ;;		Unchanged: 0/0
   130 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   131 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   132 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   133 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   134 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   135 ;;Total ram usage:        0 bytes
   136 ;; Hardware stack levels used:    1
   137 ;; This function calls:
   138 ;;		Nothing
   139 ;; This function is called by:
   140 ;;		Interrupt level 2
   141 ;; This function uses a non-reentrant model
   142 ;;
   143                           
   144                           	psect	intcode
   145  000008                     __pintcode:
   146                           	callstack 0
   147  000008                     _HandleInterrupt:
   148                           	callstack 30
   149                           
   150                           ;incstack = 0
   151  000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   152  00000A  ED0E  F000         	call	int_func,f	;refresh shadow registers
   153                           
   154                           	psect	intcode_body
   155  00001C                     __pintcode_body:
   156                           	callstack 30
   157  00001C                     int_func:
   158                           	callstack 30
   159  00001C  0006               	pop		; remove dummy address from shadow register refresh
   160  00001E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   161  000020  0011               	retfie		f
   162  000022                     __end_of_HandleInterrupt:
   163                           	callstack 0
   164  0000                     
   165                           	psect	rparam
   166  0000                     
   167                           	psect	temp
   168  000001                     btemp:
   169                           	callstack 0
   170  000001                     	ds	1
   171  0000                     int$flags	set	btemp
   172  0000                     wtemp8	set	btemp+1
   173  0000                     ttemp5	set	btemp+1
   174  0000                     ttemp6	set	btemp+4
   175  0000                     ttemp7	set	btemp+8
   176                           
   177                           	psect	idloc
   178                           
   179                           ;Config register IDLOC0 @ 0x200000
   180                           ;	unspecified, using default values
   181  200000                     	org	2097152
   182  200000  FF                 	db	255
   183                           
   184                           ;Config register IDLOC1 @ 0x200001
   185                           ;	unspecified, using default values
   186  200001                     	org	2097153
   187  200001  FF                 	db	255
   188                           
   189                           ;Config register IDLOC2 @ 0x200002
   190                           ;	unspecified, using default values
   191  200002                     	org	2097154
   192  200002  FF                 	db	255
   193                           
   194                           ;Config register IDLOC3 @ 0x200003
   195                           ;	unspecified, using default values
   196  200003                     	org	2097155
   197  200003  FF                 	db	255
   198                           
   199                           ;Config register IDLOC4 @ 0x200004
   200                           ;	unspecified, using default values
   201  200004                     	org	2097156
   202  200004  FF                 	db	255
   203                           
   204                           ;Config register IDLOC5 @ 0x200005
   205                           ;	unspecified, using default values
   206  200005                     	org	2097157
   207  200005  FF                 	db	255
   208                           
   209                           ;Config register IDLOC6 @ 0x200006
   210                           ;	unspecified, using default values
   211  200006                     	org	2097158
   212  200006  FF                 	db	255
   213                           
   214                           ;Config register IDLOC7 @ 0x200007
   215                           ;	unspecified, using default values
   216  200007                     	org	2097159
   217  200007  FF                 	db	255
   218                           
   219                           	psect	config
   220                           
   221                           ; Padding undefined space
   222  300000                     	org	3145728
   223  300000  FF                 	db	255
   224                           
   225                           ;Config register CONFIG1H @ 0x300001
   226                           ;	Oscillator Selection bits
   227                           ;	OSC = HSPLL, HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
   228                           ;	Fail-Safe Clock Monitor Enable bit
   229                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   230                           ;	Internal/External Oscillator Switchover bit
   231                           ;	IESO = OFF, Two-Speed Start-up disabled
   232  300001                     	org	3145729
   233  300001  06                 	db	6
   234                           
   235                           ;Config register CONFIG2L @ 0x300002
   236                           ;	Power-up Timer Enable bit
   237                           ;	PWRT = OFF, PWRT disabled
   238                           ;	Brown-out Reset Enable bits
   239                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   240                           ;	Brown-out Voltage bits
   241                           ;	BORV = 0x3, unprogrammed default
   242  300002                     	org	3145730
   243  300002  19                 	db	25
   244                           
   245                           ;Config register CONFIG2H @ 0x300003
   246                           ;	Watchdog Timer
   247                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   248                           ;	Watchdog Timer Postscale Select bits
   249                           ;	WDTPS = 0xF, unprogrammed default
   250  300003                     	org	3145731
   251  300003  1E                 	db	30
   252                           
   253                           ;Config register CONFIG3L @ 0x300004
   254                           ;	unspecified, using default values
   255                           ;	Processor Data Memory Mode Select bits
   256                           ;	MODE = 0x3, unprogrammed default
   257                           ;	Address Bus Width Select bits
   258                           ;	ADDRBW = 0x3, unprogrammed default
   259                           ;	Data Bus Width Select bit
   260                           ;	DATABW = 0x1, unprogrammed default
   261                           ;	External Bus Data Wait Enable bit
   262                           ;	WAIT = 0x1, unprogrammed default
   263  300004                     	org	3145732
   264  300004  F3                 	db	243
   265                           
   266                           ;Config register CONFIG3H @ 0x300005
   267                           ;	CCP2 MUX bit
   268                           ;	CCP2MX = 0x1, unprogrammed default
   269                           ;	ECCP MUX bit
   270                           ;	ECCPMX = 0x1, unprogrammed default
   271                           ;	Low-Power Timer1 Oscillator Enable bit
   272                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   273                           ;	MCLR Pin Enable bit
   274                           ;	MCLRE = ON, MCLR pin enabled; RG5 input pin disabled
   275  300005                     	org	3145733
   276  300005  83                 	db	131
   277                           
   278                           ;Config register CONFIG4L @ 0x300006
   279                           ;	Stack Full/Underflow Reset Enable bit
   280                           ;	STVREN = 0x1, unprogrammed default
   281                           ;	Single-Supply ICSP Enable bit
   282                           ;	LVP = OFF, Single-Supply ICSP disabled
   283                           ;	Boot Block Size Select bits
   284                           ;	BBSIZ = 0x0, unprogrammed default
   285                           ;	Extended Instruction Set Enable bit
   286                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   287                           ;	Background Debugger Enable bit
   288                           ;	DEBUG = OFF, Background debugger disabled, RB6 and RB7 configured as general purpose I
      +                          /O pins
   289  300006                     	org	3145734
   290  300006  81                 	db	129
   291                           
   292                           ; Padding undefined space
   293  300007                     	org	3145735
   294  300007  FF                 	db	255
   295                           
   296                           ;Config register CONFIG5L @ 0x300008
   297                           ;	unspecified, using default values
   298                           ;	Code Protection bit Block 0
   299                           ;	CP0 = 0x1, unprogrammed default
   300                           ;	Code Protection bit Block 1
   301                           ;	CP1 = 0x1, unprogrammed default
   302                           ;	Code Protection bit Block 2
   303                           ;	CP2 = 0x1, unprogrammed default
   304                           ;	Code Protection bit Block 3
   305                           ;	CP3 = 0x1, unprogrammed default
   306                           ;	Code Protection bit Block 4
   307                           ;	CP4 = 0x1, unprogrammed default
   308                           ;	Code Protection bit Block 5
   309                           ;	CP5 = 0x1, unprogrammed default
   310                           ;	Code Protection bit Block 6
   311                           ;	CP6 = 0x1, unprogrammed default
   312                           ;	Code Protection bit Block 7
   313                           ;	CP7 = 0x1, unprogrammed default
   314  300008                     	org	3145736
   315  300008  FF                 	db	255
   316                           
   317                           ;Config register CONFIG5H @ 0x300009
   318                           ;	unspecified, using default values
   319                           ;	Boot Block Code Protection bit
   320                           ;	CPB = 0x1, unprogrammed default
   321                           ;	Data EEPROM Code Protection bit
   322                           ;	CPD = 0x1, unprogrammed default
   323  300009                     	org	3145737
   324  300009  C0                 	db	192
   325                           
   326                           ;Config register CONFIG6L @ 0x30000A
   327                           ;	unspecified, using default values
   328                           ;	Write Protection bit Block 0
   329                           ;	WRT0 = 0x1, unprogrammed default
   330                           ;	Write Protection bit Block 1
   331                           ;	WRT1 = 0x1, unprogrammed default
   332                           ;	Write Protection bit Block 2
   333                           ;	WRT2 = 0x1, unprogrammed default
   334                           ;	Write Protection bit Block 3
   335                           ;	WRT3 = 0x1, unprogrammed default
   336                           ;	Write Protection bit Block 4
   337                           ;	WRT4 = 0x1, unprogrammed default
   338                           ;	Write Protection bit Block 5
   339                           ;	WRT5 = 0x1, unprogrammed default
   340                           ;	Write Protection bit Block 6
   341                           ;	WRT6 = 0x1, unprogrammed default
   342                           ;	Write Protection bit Block 7
   343                           ;	WRT7 = 0x1, unprogrammed default
   344  30000A                     	org	3145738
   345  30000A  FF                 	db	255
   346                           
   347                           ;Config register CONFIG6H @ 0x30000B
   348                           ;	unspecified, using default values
   349                           ;	Configuration Register Write Protection bit
   350                           ;	WRTC = 0x1, unprogrammed default
   351                           ;	Boot Block Write Protection bit
   352                           ;	WRTB = 0x1, unprogrammed default
   353                           ;	Data EEPROM Write Protection bit
   354                           ;	WRTD = 0x1, unprogrammed default
   355  30000B                     	org	3145739
   356  30000B  E0                 	db	224
   357                           
   358                           ;Config register CONFIG7L @ 0x30000C
   359                           ;	unspecified, using default values
   360                           ;	Table Read Protection bit Block 0
   361                           ;	EBTR0 = 0x1, unprogrammed default
   362                           ;	Table Read Protection bit Block 1
   363                           ;	EBTR1 = 0x1, unprogrammed default
   364                           ;	Table Read Protection bit Block 2
   365                           ;	EBTR2 = 0x1, unprogrammed default
   366                           ;	Table Read Protection bit Block 3
   367                           ;	EBTR3 = 0x1, unprogrammed default
   368                           ;	Table Read Protection bit Block 4
   369                           ;	EBTR4 = 0x1, unprogrammed default
   370                           ;	Table Read Protection bit Block 5
   371                           ;	EBTR5 = 0x1, unprogrammed default
   372                           ;	Table Read Protection bit Block 6
   373                           ;	EBTR6 = 0x1, unprogrammed default
   374                           ;	Table Read Protection bit Block 7
   375                           ;	EBTR7 = 0x1, unprogrammed default
   376  30000C                     	org	3145740
   377  30000C  FF                 	db	255
   378                           
   379                           ;Config register CONFIG7H @ 0x30000D
   380                           ;	unspecified, using default values
   381                           ;	Boot Block Table Read Protection bit
   382                           ;	EBTRB = 0x1, unprogrammed default
   383  30000D                     	org	3145741
   384  30000D  40                 	db	64
   385                           tosu	equ	0xFFF
   386                           tosh	equ	0xFFE
   387                           tosl	equ	0xFFD
   388                           stkptr	equ	0xFFC
   389                           pclatu	equ	0xFFB
   390                           pclath	equ	0xFFA
   391                           pcl	equ	0xFF9
   392                           tblptru	equ	0xFF8
   393                           tblptrh	equ	0xFF7
   394                           tblptrl	equ	0xFF6
   395                           tablat	equ	0xFF5
   396                           prodh	equ	0xFF4
   397                           prodl	equ	0xFF3
   398                           indf0	equ	0xFEF
   399                           postinc0	equ	0xFEE
   400                           postdec0	equ	0xFED
   401                           preinc0	equ	0xFEC
   402                           plusw0	equ	0xFEB
   403                           fsr0h	equ	0xFEA
   404                           fsr0l	equ	0xFE9
   405                           wreg	equ	0xFE8
   406                           indf1	equ	0xFE7
   407                           postinc1	equ	0xFE6
   408                           postdec1	equ	0xFE5
   409                           preinc1	equ	0xFE4
   410                           plusw1	equ	0xFE3
   411                           fsr1h	equ	0xFE2
   412                           fsr1l	equ	0xFE1
   413                           bsr	equ	0xFE0
   414                           indf2	equ	0xFDF
   415                           postinc2	equ	0xFDE
   416                           postdec2	equ	0xFDD
   417                           preinc2	equ	0xFDC
   418                           plusw2	equ	0xFDB
   419                           fsr2h	equ	0xFDA
   420                           fsr2l	equ	0xFD9
   421                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _HandleInterrupt in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _HandleInterrupt in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _HandleInterrupt in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _HandleInterrupt in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _HandleInterrupt in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _HandleInterrupt in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _HandleInterrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _HandleInterrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _HandleInterrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _HandleInterrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _HandleInterrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _HandleInterrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _HandleInterrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _HandleInterrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _HandleInterrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _HandleInterrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _HandleInterrupt in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _HandleInterrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _HandleInterrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
ABS                  0      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           60      0       0      35        0.0%
BANK15              60      0       0      36        0.0%
BIGRAM             F5F      0       0      37        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Sun Apr 13 16:00:57 2025

                      l10 0022                       i2l5 001E                      _main 0022  
                    btemp 0001                      start 000E              ___param_bank 000000  
                   ?_main 0000                     ttemp5 0002                     ttemp6 0005  
                   ttemp7 0009                     wtemp8 0002           __initialization 0012  
            __end_of_main 0026         ??_HandleInterrupt 0000                    ??_main 0000  
           __activetblptr 000000                __accesstop 0060   __end_of__initialization 0012  
           ___rparam_used 000001            __pcstackCOMRAM 0000           _HandleInterrupt 0008  
                 __Hparam 0000                   __Lparam 0000                   __pcinit 0012  
                 __ramtop 1000                   __ptext0 0022            __pintcode_body 001C  
    end_of_initialization 0012                   int_func 001C   __end_of_HandleInterrupt 0022  
     start_initialization 0012          ?_HandleInterrupt 0000                 __pintcode 0008  
                __Hrparam 0000                  __Lrparam 0000             __size_of_main 0004  
                int$flags 0001                  intlevel2 0000  __size_of_HandleInterrupt 001A  
