{
	"id": 196988027,
	"body": "This is the general problem of regalloc not looking forward to the next register-constrained use of a value.  We allocate that middle ADDSD to X1 when later we know that it is needed in X0 (for the loop phi).  We have the same problem with shifts requiring their input in CX.\r\nI've started a change to fix this.  I'll keep this bug posted.\r\n",
	"user": {
		"login": "randall77",
		"id": 6889504,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2016-03-15T19:35:23Z",
	"updated_at": "2016-03-15T19:35:23Z"
}
