<sld_project_info>
  <project>
    <hash md5_digest_80b="ab30cbf1e41d985d3230"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="MTran_Lab62_Verilog_HalfAdder.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
