// Seed: 1619444748
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply0 id_4,
    input uwire id_5
);
  assign id_4 = id_5;
  wire id_7, id_8;
  wire id_9;
  assign module_1.id_24 = 0;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input logic id_3,
    output wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    input wire id_12,
    output tri0 id_13,
    input wand id_14,
    output wand id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wand id_18,
    input wire id_19,
    output supply0 id_20,
    input tri1 id_21,
    output uwire id_22
);
  reg id_24;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_13,
      id_15,
      id_16
  );
  always id_24 <= id_3;
endmodule
