/*
 * ov9740.h - ov9740 sensor setting
 *
 * Copyright (c) 2011, NVIDIA, All Rights Reserved.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2. This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#ifndef __OV9740_SETTING_H__
#define __OV9740_SETTING_H__
struct ov9740_reg {
	u8 op;
	u16 addr;
	u8 val;
};

enum {
	OV9740_WRITE_REG,
	OV9740_WRITE_REG_MASK,
	OV9740_DATA_MASK,
	OV9740_WAIT_MS,
	OV9740_TABLE_END,
};

static struct ov9740_reg mode_1280x720[] = {
	{OV9740_WRITE_REG, 0x0103, 0x01},  // Software RESET
	{OV9740_WRITE_REG, 0x0101, 0x01},  // Orientation
	{OV9740_WRITE_REG, 0x3104, 0x20},  // PLL mode control
	{OV9740_WRITE_REG, 0x0305, 0x03},  // PLL control
	{OV9740_WRITE_REG, 0x0307, 0x4C},  // PLL control
	{OV9740_WRITE_REG, 0x0303, 0x01},  // PLL control
	{OV9740_WRITE_REG, 0x0301, 0x08},  // PLL control
	{OV9740_WRITE_REG, 0x3010, 0x01},  // PLL control
	{OV9740_WRITE_REG, 0x0340, 0x03},  // VTS
	{OV9740_WRITE_REG, 0x0341, 0x07},  // VTS
	{OV9740_WRITE_REG, 0x0342, 0x06},  // HTS
	{OV9740_WRITE_REG, 0x0343, 0x62},  // HTS
	{OV9740_WRITE_REG, 0x0344, 0x00},  // X start
	{OV9740_WRITE_REG, 0x0345, 0x08},  // X start
	{OV9740_WRITE_REG, 0x0346, 0x00},  // Y start
	{OV9740_WRITE_REG, 0x0347, 0x04},  // Y start
	{OV9740_WRITE_REG, 0x0348, 0x05},  // X end
	{OV9740_WRITE_REG, 0x0349, 0x0C},  // X end
	{OV9740_WRITE_REG, 0x034A, 0x02},  // Y end
	{OV9740_WRITE_REG, 0x034B, 0xD8},  // Y end
	{OV9740_WRITE_REG, 0x034C, 0x05},  // H output size
	{OV9740_WRITE_REG, 0x034D, 0x00},  // H output size
	{OV9740_WRITE_REG, 0x034E, 0x02},  // V output size
	{OV9740_WRITE_REG, 0x034F, 0xD0},  // V output size
	{OV9740_WRITE_REG, 0x3002, 0x00},  // IO control
	{OV9740_WRITE_REG, 0x3004, 0x00},  // IO control
	{OV9740_WRITE_REG, 0x3005, 0x00},  // IO control
	{OV9740_WRITE_REG, 0x3012, 0x70},  // MIPI control
	{OV9740_WRITE_REG, 0x3013, 0x60},  // MIPI control
	{OV9740_WRITE_REG, 0x3014, 0x01},  // MIPI control
	{OV9740_WRITE_REG, 0x301F, 0x43},  // MIPI control
	{OV9740_WRITE_REG, 0x3026, 0x00},  // Output select
	{OV9740_WRITE_REG, 0x3027, 0x00},  // Output select
	{OV9740_WRITE_REG, 0x3601, 0x40},  // Analog control
	{OV9740_WRITE_REG, 0x3602, 0x16},  // Analog control
	{OV9740_WRITE_REG, 0x3603, 0xAA},  // Analog control
	{OV9740_WRITE_REG, 0x3604, 0x0C},  // Analog control
	{OV9740_WRITE_REG, 0x3610, 0xA1},  // Analog control
	{OV9740_WRITE_REG, 0x3612, 0x24},  // Analog control
	{OV9740_WRITE_REG, 0x3620, 0x66},  // Analog control
	{OV9740_WRITE_REG, 0x3621, 0xC0},  // Analog control
	{OV9740_WRITE_REG, 0x3622, 0x9F},  // Analog control
	{OV9740_WRITE_REG, 0x3630, 0xD2},  // Analog control
	{OV9740_WRITE_REG, 0x3631, 0x5E},  // Analog control
	{OV9740_WRITE_REG, 0x3632, 0x27},  // Analog control
	{OV9740_WRITE_REG, 0x3633, 0x50},  // Analog control
	{OV9740_WRITE_REG, 0x3703, 0x42},  // Sensor control
	{OV9740_WRITE_REG, 0x3704, 0x10},  // Sensor control
	{OV9740_WRITE_REG, 0x3705, 0x45},  // Sensor control
	{OV9740_WRITE_REG, 0x3707, 0x11},  // Sensor control
	{OV9740_WRITE_REG, 0x3817, 0x94},  // Internal timing control
	{OV9740_WRITE_REG, 0x3819, 0x6E},  // Internal timing control
	{OV9740_WRITE_REG, 0x3831, 0x40},  // Digital gain enable
	{OV9740_WRITE_REG, 0x3833, 0x04},  // Internal timing control
	{OV9740_WRITE_REG, 0x3835, 0x04},  // Internal timing control
	{OV9740_WRITE_REG, 0x3837, 0x01},
	{OV9740_WRITE_REG, 0x3503, 0x10},  // AEC/AGC control
	{OV9740_WRITE_REG, 0x3A18, 0x01},  // Gain ceiling
	{OV9740_WRITE_REG, 0x3A19, 0xB5},  // Gain ceiling
	{OV9740_WRITE_REG, 0x3A1A, 0x05},  // Max diff
	{OV9740_WRITE_REG, 0x3A0F, 0x43},  // WPT
	{OV9740_WRITE_REG, 0x3A10, 0x3C},  // BPT
	{OV9740_WRITE_REG, 0x3A1B, 0x43},  // WPT 2
	{OV9740_WRITE_REG, 0x3A1E, 0x3C},  // BPT 2
	{OV9740_WRITE_REG, 0x3A11, 0x90},  // High threshold
	{OV9740_WRITE_REG, 0x3A1F, 0x20},  // Low threshold
	{OV9740_WRITE_REG, 0x3A08, 0x00},  // 50Hz banding step
	{OV9740_WRITE_REG, 0x3A09, 0xE8},  // 50Hz banding step
	{OV9740_WRITE_REG, 0x3A0E, 0x03},  // 50Hz banding Max
	{OV9740_WRITE_REG, 0x3A14, 0x15},  // 50Hz Max exposure
	{OV9740_WRITE_REG, 0x3A15, 0xC6},  // 50Hz Max exposure
	{OV9740_WRITE_REG, 0x3A0A, 0x00},  // 60Hz banding step
	{OV9740_WRITE_REG, 0x3A0B, 0xC0},  // 60Hz banding step
	{OV9740_WRITE_REG, 0x3A0D, 0x04},  // 60Hz banding Max
	{OV9740_WRITE_REG, 0x3A02, 0x18},  // 60Hz Max exposure
	{OV9740_WRITE_REG, 0x3A03, 0x20},  // 60Hz Max exposure
	{OV9740_WRITE_REG, 0x3C0A, 0x9C},  // Number of samples
	{OV9740_WRITE_REG, 0x3C0B, 0x3F},  // Number of samples
	{OV9740_WRITE_REG, 0x4002, 0x45},  // BLC auto enable
	{OV9740_WRITE_REG, 0x4005, 0x18},  // BLC mode
	{OV9740_WRITE_REG, 0x4601, 0x16},  // VFIFO control
	{OV9740_WRITE_REG, 0x460E, 0x82},
	{OV9740_WRITE_REG, 0x4702, 0x04},  // Vsync control
	{OV9740_WRITE_REG, 0x4704, 0x00},  // Vsync mode
	{OV9740_WRITE_REG, 0x4706, 0x08},  // Vsync control
	{OV9740_WRITE_REG, 0x4800, 0x44},  // MIPI control
	{OV9740_WRITE_REG, 0x4801, 0x0F},
	{OV9740_WRITE_REG, 0x4803, 0x05},
	{OV9740_WRITE_REG, 0x4805, 0x10},
	{OV9740_WRITE_REG, 0x4837, 0x20},

	{OV9740_WRITE_REG, 0x5000, 0xFF},  // [7] LC [6] Gamma [3] DNS [2] BPC [1] WPC [0] CIP
	{OV9740_WRITE_REG, 0x5001, 0xFF},  // [7] SDE [6] UV adjust [4] scale [3] contrast [2] UV average [1] CMX [0] AWB
	{OV9740_WRITE_REG, 0x5003, 0xFF},  // [7] PAD [5] Buffer [3] Vario [1] BLC [0] AWB gain
	{OV9740_WRITE_REG, 0x5019, 0x02},  // Y/UV swap

	// AWB setting
	{OV9740_WRITE_REG, 0x5180, 0xF0},
	{OV9740_WRITE_REG, 0x5181, 0x00},
	{OV9740_WRITE_REG, 0x5182, 0x41},
	{OV9740_WRITE_REG, 0x5183, 0x42},
	{OV9740_WRITE_REG, 0x5184, 0xA0},
	{OV9740_WRITE_REG, 0x5185, 0x4F},
	{OV9740_WRITE_REG, 0x5186, 0x74},
	{OV9740_WRITE_REG, 0x5187, 0xC5},
	{OV9740_WRITE_REG, 0x5188, 0x17},
	{OV9740_WRITE_REG, 0x5189, 0x0D},
	{OV9740_WRITE_REG, 0x518A, 0x1F},
	{OV9740_WRITE_REG, 0x518B, 0x17},
	{OV9740_WRITE_REG, 0x518C, 0x37},
	{OV9740_WRITE_REG, 0x518D, 0xF0},
	{OV9740_WRITE_REG, 0x518E, 0x10},
	{OV9740_WRITE_REG, 0x518F, 0xFF},
	{OV9740_WRITE_REG, 0x5190, 0x00},
	{OV9740_WRITE_REG, 0x5191, 0x5F},
	{OV9740_WRITE_REG, 0x5192, 0x00},
	{OV9740_WRITE_REG, 0x5193, 0x90},
	{OV9740_WRITE_REG, 0x5194, 0x00},
	{OV9740_WRITE_REG, 0x5195, 0x04},
	{OV9740_WRITE_REG, 0x5196, 0xF3},
	{OV9740_WRITE_REG, 0x5197, 0x04},
	{OV9740_WRITE_REG, 0x5198, 0x00},
	{OV9740_WRITE_REG, 0x5199, 0x07},
	{OV9740_WRITE_REG, 0x519A, 0x6D},
	{OV9740_WRITE_REG, 0x519B, 0x10},

	// DNS setting
	{OV9740_WRITE_REG, 0x529A, 0x02},
	{OV9740_WRITE_REG, 0x529B, 0x08},
	{OV9740_WRITE_REG, 0x529C, 0x0A},
	{OV9740_WRITE_REG, 0x529D, 0x10},
	{OV9740_WRITE_REG, 0x529E, 0x10},
	{OV9740_WRITE_REG, 0x529F, 0x28},
	{OV9740_WRITE_REG, 0x52A0, 0x32},
	{OV9740_WRITE_REG, 0x52A2, 0x00},
	{OV9740_WRITE_REG, 0x52A3, 0x02},
	{OV9740_WRITE_REG, 0x52A4, 0x00},
	{OV9740_WRITE_REG, 0x52A5, 0x04},
	{OV9740_WRITE_REG, 0x52A6, 0x00},
	{OV9740_WRITE_REG, 0x52A7, 0x08},
	{OV9740_WRITE_REG, 0x52A8, 0x00},
	{OV9740_WRITE_REG, 0x52A9, 0x10},
	{OV9740_WRITE_REG, 0x52AA, 0x00},
	{OV9740_WRITE_REG, 0x52AB, 0x38},
	{OV9740_WRITE_REG, 0x52AC, 0x00},
	{OV9740_WRITE_REG, 0x52AD, 0x3C},
	{OV9740_WRITE_REG, 0x52AE, 0x00},
	{OV9740_WRITE_REG, 0x52AF, 0x4C},

	// CIP setting
	{OV9740_WRITE_REG, 0x530D, 0x06},

	// CMX setting
	{OV9740_WRITE_REG, 0x5380, 0x01},
	{OV9740_WRITE_REG, 0x5381, 0x00},
	{OV9740_WRITE_REG, 0x5382, 0x00},
	{OV9740_WRITE_REG, 0x5383, 0x0D},
	{OV9740_WRITE_REG, 0x5384, 0x00},
	{OV9740_WRITE_REG, 0x5385, 0x2F},
	{OV9740_WRITE_REG, 0x5386, 0x00},
	{OV9740_WRITE_REG, 0x5387, 0x00},
	{OV9740_WRITE_REG, 0x5388, 0x01},
	{OV9740_WRITE_REG, 0x5389, 0x34},
	{OV9740_WRITE_REG, 0x538A, 0x00},
	{OV9740_WRITE_REG, 0x538B, 0x28},
	{OV9740_WRITE_REG, 0x538C, 0x00},
	{OV9740_WRITE_REG, 0x538D, 0x00},
	{OV9740_WRITE_REG, 0x538E, 0x00},
	{OV9740_WRITE_REG, 0x538F, 0x1C},
	{OV9740_WRITE_REG, 0x5390, 0x00},
	{OV9740_WRITE_REG, 0x5391, 0xC0},
	{OV9740_WRITE_REG, 0x5392, 0x00},
	{OV9740_WRITE_REG, 0x5393, 0xA4},
	{OV9740_WRITE_REG, 0x5394, 0x18},

	// Contrast setting
	{OV9740_WRITE_REG, 0x5401, 0x2C},
	{OV9740_WRITE_REG, 0x5403, 0x28},
	{OV9740_WRITE_REG, 0x5404, 0x06},
	{OV9740_WRITE_REG, 0x5405, 0xE0},

	// Y gamma setting
	{OV9740_WRITE_REG, 0x5480, 0x01},
	{OV9740_WRITE_REG, 0x5481, 0x0F},
	{OV9740_WRITE_REG, 0x5482, 0x25},
	{OV9740_WRITE_REG, 0x5483, 0x47},
	{OV9740_WRITE_REG, 0x5484, 0x56},
	{OV9740_WRITE_REG, 0x5485, 0x65},
	{OV9740_WRITE_REG, 0x5486, 0x75},
	{OV9740_WRITE_REG, 0x5487, 0x81},
	{OV9740_WRITE_REG, 0x5488, 0x8C},
	{OV9740_WRITE_REG, 0x5489, 0x95},
	{OV9740_WRITE_REG, 0x548A, 0xA5},
	{OV9740_WRITE_REG, 0x548B, 0xB2},
	{OV9740_WRITE_REG, 0x548C, 0xC8},
	{OV9740_WRITE_REG, 0x548D, 0xD9},
	{OV9740_WRITE_REG, 0x548E, 0xEC},

	// UV gamma setting
	{OV9740_WRITE_REG, 0x5490, 0x01},
	{OV9740_WRITE_REG, 0x5491, 0xC0},
	{OV9740_WRITE_REG, 0x5492, 0x03},
	{OV9740_WRITE_REG, 0x5493, 0x00},
	{OV9740_WRITE_REG, 0x5494, 0x03},
	{OV9740_WRITE_REG, 0x5495, 0xE0},
	{OV9740_WRITE_REG, 0x5496, 0x03},
	{OV9740_WRITE_REG, 0x5497, 0x10},
	{OV9740_WRITE_REG, 0x5498, 0x02},
	{OV9740_WRITE_REG, 0x5499, 0xAC},
	{OV9740_WRITE_REG, 0x549A, 0x02},
	{OV9740_WRITE_REG, 0x549B, 0x75},
	{OV9740_WRITE_REG, 0x549C, 0x02},
	{OV9740_WRITE_REG, 0x549D, 0x44},
	{OV9740_WRITE_REG, 0x549E, 0x02},
	{OV9740_WRITE_REG, 0x549F, 0x20},
	{OV9740_WRITE_REG, 0x54A0, 0x02},
	{OV9740_WRITE_REG, 0x54A1, 0x07},
	{OV9740_WRITE_REG, 0x54A2, 0x01},
	{OV9740_WRITE_REG, 0x54A3, 0xEC},
	{OV9740_WRITE_REG, 0x54A4, 0x01},
	{OV9740_WRITE_REG, 0x54A5, 0xC0},
	{OV9740_WRITE_REG, 0x54A6, 0x01},
	{OV9740_WRITE_REG, 0x54A7, 0x9B},
	{OV9740_WRITE_REG, 0x54A8, 0x01},
	{OV9740_WRITE_REG, 0x54A9, 0x63},
	{OV9740_WRITE_REG, 0x54AA, 0x01},
	{OV9740_WRITE_REG, 0x54AB, 0x2B},
	{OV9740_WRITE_REG, 0x54AC, 0x01},
	{OV9740_WRITE_REG, 0x54AD, 0x22},

	// UV adjust setting
	{OV9740_WRITE_REG, 0x5501, 0x1C},
	{OV9740_WRITE_REG, 0x5502, 0x00},
	{OV9740_WRITE_REG, 0x5503, 0x40},
	{OV9740_WRITE_REG, 0x5504, 0x00},
	{OV9740_WRITE_REG, 0x5505, 0x80},

	// Lens correction setting 90%
	{OV9740_WRITE_REG, 0x5800, 0x26},
	{OV9740_WRITE_REG, 0x5801, 0x1C},
	{OV9740_WRITE_REG, 0x5802, 0x17},
	{OV9740_WRITE_REG, 0x5803, 0x15},
	{OV9740_WRITE_REG, 0x5804, 0x1B},
	{OV9740_WRITE_REG, 0x5805, 0x23},
	{OV9740_WRITE_REG, 0x5806, 0x0B},
	{OV9740_WRITE_REG, 0x5807, 0x08},
	{OV9740_WRITE_REG, 0x5808, 0x06},
	{OV9740_WRITE_REG, 0x5809, 0x06},
	{OV9740_WRITE_REG, 0x580A, 0x07},
	{OV9740_WRITE_REG, 0x580B, 0x0C},
	{OV9740_WRITE_REG, 0x580C, 0x05},
	{OV9740_WRITE_REG, 0x580D, 0x02},
	{OV9740_WRITE_REG, 0x580E, 0x00},
	{OV9740_WRITE_REG, 0x580F, 0x00},
	{OV9740_WRITE_REG, 0x5810, 0x02},
	{OV9740_WRITE_REG, 0x5811, 0x05},
	{OV9740_WRITE_REG, 0x5812, 0x04},
	{OV9740_WRITE_REG, 0x5813, 0x02},
	{OV9740_WRITE_REG, 0x5814, 0x00},
	{OV9740_WRITE_REG, 0x5815, 0x00},
	{OV9740_WRITE_REG, 0x5816, 0x02},
	{OV9740_WRITE_REG, 0x5817, 0x04},
	{OV9740_WRITE_REG, 0x5818, 0x0B},
	{OV9740_WRITE_REG, 0x5819, 0x07},
	{OV9740_WRITE_REG, 0x581A, 0x05},
	{OV9740_WRITE_REG, 0x581B, 0x05},
	{OV9740_WRITE_REG, 0x581C, 0x06},
	{OV9740_WRITE_REG, 0x581D, 0x0C},
	{OV9740_WRITE_REG, 0x581E, 0x23},
	{OV9740_WRITE_REG, 0x581F, 0x1B},
	{OV9740_WRITE_REG, 0x5820, 0x15},
	{OV9740_WRITE_REG, 0x5821, 0x15},
	{OV9740_WRITE_REG, 0x5822, 0x1A},
	{OV9740_WRITE_REG, 0x5823, 0x24},
	{OV9740_WRITE_REG, 0x5824, 0x46},
	{OV9740_WRITE_REG, 0x5825, 0x28},
	{OV9740_WRITE_REG, 0x5826, 0x28},
	{OV9740_WRITE_REG, 0x5827, 0x48},
	{OV9740_WRITE_REG, 0x5828, 0x28},
	{OV9740_WRITE_REG, 0x5829, 0x0A},
	{OV9740_WRITE_REG, 0x582A, 0x26},
	{OV9740_WRITE_REG, 0x582B, 0x26},
	{OV9740_WRITE_REG, 0x582C, 0x26},
	{OV9740_WRITE_REG, 0x582D, 0x08},
	{OV9740_WRITE_REG, 0x582E, 0x08},
	{OV9740_WRITE_REG, 0x582F, 0x42},
	{OV9740_WRITE_REG, 0x5830, 0x40},
	{OV9740_WRITE_REG, 0x5831, 0x42},
	{OV9740_WRITE_REG, 0x5832, 0x26},
	{OV9740_WRITE_REG, 0x5833, 0x0A},
	{OV9740_WRITE_REG, 0x5834, 0x28},
	{OV9740_WRITE_REG, 0x5835, 0x26},
	{OV9740_WRITE_REG, 0x5836, 0x28},
	{OV9740_WRITE_REG, 0x5837, 0x2A},
	{OV9740_WRITE_REG, 0x5838, 0x06},
	{OV9740_WRITE_REG, 0x5839, 0x28},
	{OV9740_WRITE_REG, 0x583A, 0x0A},
	{OV9740_WRITE_REG, 0x583B, 0x28},
	{OV9740_WRITE_REG, 0x583C, 0x44},
	{OV9740_WRITE_REG, 0x583D, 0xCE},
	{OV9740_WRITE_REG, 0x583E, 0xF0},
	{OV9740_WRITE_REG, 0x5842, 0x02},
	{OV9740_WRITE_REG, 0x5843, 0x5E},
	{OV9740_WRITE_REG, 0x5844, 0x04},
	{OV9740_WRITE_REG, 0x5845, 0x32},
	{OV9740_WRITE_REG, 0x5846, 0x03},
	{OV9740_WRITE_REG, 0x5847, 0x29},
	{OV9740_WRITE_REG, 0x5848, 0x02},
	{OV9740_WRITE_REG, 0x5849, 0xCC},

	{OV9740_WRITE_REG, 0x0100, 0x01},  // start streaming

	// night mode enable
	{OV9740_WRITE_REG, 0x3A00, 0x7C},
	{OV9740_WRITE_REG, 0x3A02, 0x06},
	{OV9740_WRITE_REG, 0x3A03, 0x0E},
	{OV9740_WRITE_REG, 0x3A14, 0x06},
	{OV9740_WRITE_REG, 0x3A15, 0x0E},

	// increase sharpness
	{OV9740_WRITE_REG, 0x530C, 0x10},  // Min sharpen
	{OV9740_WRITE_REG, 0x530D, 0x18},  // Max sharpen

	// AE window
	{OV9740_WRITE_REG, 0x5688, 0x00},
	{OV9740_WRITE_REG, 0x5689, 0x00},
	{OV9740_WRITE_REG, 0x568A, 0x10},
	{OV9740_WRITE_REG, 0x568B, 0x01},
	{OV9740_WRITE_REG, 0x568C, 0x10},
	{OV9740_WRITE_REG, 0x568D, 0x01},
	{OV9740_WRITE_REG, 0x568E, 0x00},
	{OV9740_WRITE_REG, 0x568F, 0x00},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

enum {
	OV9740_MODE_1280x720,
};

static struct ov9740_reg *mode_table[] = {
	[OV9740_MODE_1280x720] = mode_1280x720,
};

static struct ov9740_reg WhiteBalance_Auto[] = {
	{OV9740_WRITE_REG, 0x3406, 0x00},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg WhiteBalance_Incandescent[] = {
	{OV9740_WRITE_REG, 0x3406, 0x01},
	{OV9740_WRITE_REG, 0x3400, 0x04},
	{OV9740_WRITE_REG, 0x3401, 0x46},
	{OV9740_WRITE_REG, 0x3402, 0x04},
	{OV9740_WRITE_REG, 0x3403, 0x00},
	{OV9740_WRITE_REG, 0x3404, 0x09},
	{OV9740_WRITE_REG, 0x3405, 0xE4},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg WhiteBalance_Fluorescent[] = {
	{OV9740_WRITE_REG, 0x3406, 0x01},
	{OV9740_WRITE_REG, 0x3400, 0x05},
	{OV9740_WRITE_REG, 0x3401, 0x80},
	{OV9740_WRITE_REG, 0x3402, 0x04},
	{OV9740_WRITE_REG, 0x3403, 0x00},
	{OV9740_WRITE_REG, 0x3404, 0x07},
	{OV9740_WRITE_REG, 0x3405, 0x8B},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg WhiteBalance_Daylight[] = {
	{OV9740_WRITE_REG, 0x3406, 0x01},
	{OV9740_WRITE_REG, 0x3400, 0x07},
	{OV9740_WRITE_REG, 0x3401, 0x0C},
	{OV9740_WRITE_REG, 0x3402, 0x04},
	{OV9740_WRITE_REG, 0x3403, 0x00},
	{OV9740_WRITE_REG, 0x3404, 0x04},
	{OV9740_WRITE_REG, 0x3405, 0xBC},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg WhiteBalance_CloudyDaylight[] = {
	{OV9740_WRITE_REG, 0x3406, 0x01},
	{OV9740_WRITE_REG, 0x3400, 0x08},
	{OV9740_WRITE_REG, 0x3401, 0x02},
	{OV9740_WRITE_REG, 0x3402, 0x04},
	{OV9740_WRITE_REG, 0x3403, 0x00},
	{OV9740_WRITE_REG, 0x3404, 0x04},
	{OV9740_WRITE_REG, 0x3405, 0x87},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg ColorEffect_Aqua[] = {
	{OV9740_WRITE_REG_MASK, 0x5580, 0x18},
	{OV9740_DATA_MASK,      0, 0x58},
	{OV9740_WRITE_REG, 0x5583, 0xA0},
	{OV9740_WRITE_REG, 0x5584, 0x40},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg ColorEffect_Mono[] = {
	{OV9740_WRITE_REG_MASK, 0x5580, 0x18},
	{OV9740_DATA_MASK,      0, 0x58},
	{OV9740_WRITE_REG, 0x5583, 0x80},
	{OV9740_WRITE_REG, 0x5584, 0x80},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg ColorEffect_Negative[] = {
	{OV9740_WRITE_REG_MASK, 0x5580, 0x40},
	{OV9740_DATA_MASK,      0, 0x58},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg ColorEffect_None[] = {
	{OV9740_WRITE_REG_MASK, 0x5580, 0x00},
	{OV9740_DATA_MASK,      0, 0x58},
	{OV9740_WRITE_REG, 0x5583, 0x40},
	{OV9740_WRITE_REG, 0x5584, 0x30},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg ColorEffect_Sepia[] = {
	{OV9740_WRITE_REG_MASK, 0x5580, 0x18},
	{OV9740_DATA_MASK,      0, 0x58},
	{OV9740_WRITE_REG, 0x5583, 0x40},
	{OV9740_WRITE_REG, 0x5584, 0xA0},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg Exposure_Minus_Two[] = {
	// -1.3EV
	{OV9740_WRITE_REG, 0x3A0F, 0x27},
	{OV9740_WRITE_REG, 0x3A10, 0x1D},
	{OV9740_WRITE_REG, 0x3A1B, 0x27},
	{OV9740_WRITE_REG, 0x3A1E, 0x1D},
	{OV9740_WRITE_REG, 0x3A11, 0x60},
	{OV9740_WRITE_REG, 0x3A1F, 0x10},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg Exposure_Minus_One[] = {
	// -0.7EV
	{OV9740_WRITE_REG, 0x3A0F, 0x30},
	{OV9740_WRITE_REG, 0x3A10, 0x26},
	{OV9740_WRITE_REG, 0x3A1B, 0x30},
	{OV9740_WRITE_REG, 0x3A1E, 0x26},
	{OV9740_WRITE_REG, 0x3A11, 0x80},
	{OV9740_WRITE_REG, 0x3A1F, 0x1A},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg Exposure_Zero[] = {
	// default
	{OV9740_WRITE_REG, 0x3A0F, 0x43},
	{OV9740_WRITE_REG, 0x3A10, 0x3C},
	{OV9740_WRITE_REG, 0x3A1B, 0x43},
	{OV9740_WRITE_REG, 0x3A1E, 0x3C},
	{OV9740_WRITE_REG, 0x3A11, 0x90},
	{OV9740_WRITE_REG, 0x3A1F, 0x20},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg Exposure_Plus_One[] = {
	// +0.7EV
	{OV9740_WRITE_REG, 0x3A0F, 0x5E},
	{OV9740_WRITE_REG, 0x3A10, 0x54},
	{OV9740_WRITE_REG, 0x3A1B, 0x5E},
	{OV9740_WRITE_REG, 0x3A1E, 0x54},
	{OV9740_WRITE_REG, 0x3A11, 0xB0},
	{OV9740_WRITE_REG, 0x3A1F, 0x2A},

	{OV9740_TABLE_END, 0x0000, 0x00},
};

static struct ov9740_reg Exposure_Plus_Two[] = {
	// +1.3EV
	{OV9740_WRITE_REG, 0x3A0F, 0x72},
	{OV9740_WRITE_REG, 0x3A10, 0x68},
	{OV9740_WRITE_REG, 0x3A1B, 0x72},
	{OV9740_WRITE_REG, 0x3A1E, 0x68},
	{OV9740_WRITE_REG, 0x3A11, 0xD0},
	{OV9740_WRITE_REG, 0x3A1F, 0x40},

	{OV9740_TABLE_END, 0x0000, 0x00},
};
#endif // __OV9740_SETTING_H__
