

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config5_s'
================================================================
* Date:           Sat Sep 27 23:07:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.426 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    228|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     56|    -|
|Register         |        -|    -|      89|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      89|    325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_5s_11_1_0_U2  |mul_8s_5s_11_1_0  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln813_10_fu_429_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln813_11_fu_489_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln813_12_fu_435_p2  |         +|   0|  0|   8|           8|           5|
    |add_ln813_13_fu_441_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln813_14_fu_493_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln813_4_fu_478_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln813_5_fu_483_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln813_6_fu_405_p2   |         +|   0|  0|   8|           8|           5|
    |add_ln813_7_fu_411_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln813_8_fu_417_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln813_9_fu_423_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln813_fu_473_p2     |         +|   0|  0|   8|           8|           8|
    |r_V_10_fu_389_p2        |         +|   0|  0|  12|          11|          11|
    |r_V_3_fu_192_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_4_fu_457_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_7_fu_329_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_8_fu_345_p2         |         +|   0|  0|  12|          11|          11|
    |r_V_5_fu_239_p2         |         -|   0|  0|  11|          11|          11|
    |r_V_6_fu_293_p2         |         -|   0|  0|  12|          11|          11|
    |r_V_9_fu_373_p2         |         -|   0|  0|  12|           1|          11|
    |r_V_fu_164_p2           |         -|   0|  0|  12|           1|          11|
    |sub_ln1273_fu_221_p2    |         -|   0|  0|  11|           1|          11|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 228|         176|         193|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|    8|         24|
    |ap_return_1  |  14|          3|    8|         24|
    |ap_return_2  |  14|          3|    8|         24|
    |ap_return_3  |  14|          3|    8|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  56|         12|   32|         96|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln813_10_reg_547   |  8|   0|    8|          0|
    |add_ln813_13_reg_552   |  8|   0|    8|          0|
    |add_ln813_7_reg_542    |  8|   0|    8|          0|
    |ap_ce_reg              |  1|   0|    1|          0|
    |ap_return_0_int_reg    |  8|   0|    8|          0|
    |ap_return_1_int_reg    |  8|   0|    8|          0|
    |ap_return_2_int_reg    |  8|   0|    8|          0|
    |ap_return_3_int_reg    |  8|   0|    8|          0|
    |p_read16_reg_520       |  8|   0|    8|          0|
    |p_read_8_reg_527       |  8|   0|    8|          0|
    |trunc_ln818_4_reg_532  |  8|   0|    8|          0|
    |trunc_ln818_7_reg_537  |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 89|   0|   89|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                    p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                   p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                   p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                   p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                   p_read4|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

