cocci_test_suite() {
	const struct gma_clock_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 984 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 976 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 967 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 920 */;
	struct psb_pipe *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 852 */;
	struct gma_clock_t cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 850 */;
	const struct psb_offset *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 847 */;
	struct drm_psb_private *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 844 */;
	const struct drm_crtc_helper_funcs *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 818 */;
	struct gma_encoder *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 594 */;
	const struct gma_limit_t *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 589 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 588 */;
	struct drm_mode_config *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 587 */;
	struct drm_framebuffer *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 574 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 469 */;
	void cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 469 */;
	const struct gma_limit_t cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 34 */[];
	bool cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 22 */(const struct gma_limit_t *limit,
									 struct drm_crtc *crtc,
									 int target,
									 int refclk,
									 struct gma_clock_t *best_clock);
	struct gma_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 215 */;
	u32 cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 213 */;
	bool cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 213 */;
	struct gma_clock_t *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 213 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 212 */;
	int cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 211 */;
	u32 *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 129 */;
	unsigned long cocci_id/* drivers/gpu/drm/gma500/cdv_intel_display.c 113 */;
}
