// Seed: 4029314852
module module_0 #(
    parameter id_2 = 32'd41
) (
    output tri id_0
);
  wire _id_2;
  wire [1 : id_2] id_3;
  logic [id_2 : 1] id_4[-1 : -1];
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd44
) (
    input tri1 _id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wire id_5,
    output wor id_6[id_0 : 1],
    input supply0 id_7,
    output supply1 id_8
);
  module_0 modCall_1 (id_8);
  assign id_8 = 1;
endmodule
