# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Differentiator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q2 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:34:30 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator.v 
# -- Compiling module Differentiator
# 
# Top level modules:
# 	Differentiator
# End time: 18:34:30 on Jul 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Grad\ School/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 09/HW_9/Q2 {C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:34:30 on Jul 14,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2" C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator_tb.v 
# -- Compiling module Differentiator_tb
# 
# Top level modules:
# 	Differentiator_tb
# End time: 18:34:30 on Jul 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Differentiator_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Differentiator_tb 
# Start time: 18:34:30 on Jul 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Differentiator_tb(fast)
# Loading work.Differentiator(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# @ Time =                    5		Data_in =   6		Buffer =   x		Data_out =   x
# @ Time =                   15		Data_in =   7		Buffer =   5		Data_out =   1
# @ Time =                   25		Data_in =  16		Buffer =   0		Data_out =  15
# @ Time =                   35		Data_in =  17		Buffer =  15		Data_out =   1
# @ Time =                   45		Data_in = 239		Buffer =  15		Data_out = 223
# @ Time =                   55		Data_in =  24		Buffer = 238		Data_out =  41
# @ Time =                   65		Data_in =  25		Buffer =  23		Data_out =   1
# @ Time =                   75		Data_in =  13		Buffer =   0		Data_out =  12
# @ Time =                   85		Data_in = 235		Buffer =  12		Data_out = 222
# @ Time =                   95		Data_in =  14		Buffer = 234		Data_out =  35
# @ Time =                  105		Data_in =   8		Buffer =  13		Data_out = 250
# ** Note: $stop    : C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator_tb.v(76)
#    Time: 110 ps  Iteration: 0  Instance: /Differentiator_tb
# Break in Module Differentiator_tb at C:/Users/lmnjm/OneDrive/Documents/Grad School/Summer 2024/EE417 Programmable Logic Devices/Lecture 09/HW_9/Q2/Differentiator_tb.v line 76
# End time: 19:18:13 on Jul 14,2024, Elapsed time: 0:43:43
# Errors: 0, Warnings: 0
