// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        cols_log,
        rows,
        addr,
        m_axi_ln_data_AWVALID,
        m_axi_ln_data_AWREADY,
        m_axi_ln_data_AWADDR,
        m_axi_ln_data_AWID,
        m_axi_ln_data_AWLEN,
        m_axi_ln_data_AWSIZE,
        m_axi_ln_data_AWBURST,
        m_axi_ln_data_AWLOCK,
        m_axi_ln_data_AWCACHE,
        m_axi_ln_data_AWPROT,
        m_axi_ln_data_AWQOS,
        m_axi_ln_data_AWREGION,
        m_axi_ln_data_AWUSER,
        m_axi_ln_data_WVALID,
        m_axi_ln_data_WREADY,
        m_axi_ln_data_WDATA,
        m_axi_ln_data_WSTRB,
        m_axi_ln_data_WLAST,
        m_axi_ln_data_WID,
        m_axi_ln_data_WUSER,
        m_axi_ln_data_ARVALID,
        m_axi_ln_data_ARREADY,
        m_axi_ln_data_ARADDR,
        m_axi_ln_data_ARID,
        m_axi_ln_data_ARLEN,
        m_axi_ln_data_ARSIZE,
        m_axi_ln_data_ARBURST,
        m_axi_ln_data_ARLOCK,
        m_axi_ln_data_ARCACHE,
        m_axi_ln_data_ARPROT,
        m_axi_ln_data_ARQOS,
        m_axi_ln_data_ARREGION,
        m_axi_ln_data_ARUSER,
        m_axi_ln_data_RVALID,
        m_axi_ln_data_RREADY,
        m_axi_ln_data_RDATA,
        m_axi_ln_data_RLAST,
        m_axi_ln_data_RID,
        m_axi_ln_data_RFIFONUM,
        m_axi_ln_data_RUSER,
        m_axi_ln_data_RRESP,
        m_axi_ln_data_BVALID,
        m_axi_ln_data_BREADY,
        m_axi_ln_data_BRESP,
        m_axi_ln_data_BID,
        m_axi_ln_data_BUSER,
        inputs,
        data_copy_a1_din,
        data_copy_a1_num_data_valid,
        data_copy_a1_fifo_cap,
        data_copy_a1_full_n,
        data_copy_a1_write,
        data_copy_b2_din,
        data_copy_b2_num_data_valid,
        data_copy_b2_fifo_cap,
        data_copy_b2_full_n,
        data_copy_b2_write,
        data_copy_c3_din,
        data_copy_c3_num_data_valid,
        data_copy_c3_fifo_cap,
        data_copy_c3_full_n,
        data_copy_c3_write,
        rows_c19_din,
        rows_c19_num_data_valid,
        rows_c19_fifo_cap,
        rows_c19_full_n,
        rows_c19_write,
        cols_log_c22_din,
        cols_log_c22_num_data_valid,
        cols_log_c22_fifo_cap,
        cols_log_c22_full_n,
        cols_log_c22_write
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] cols_log;
input  [31:0] rows;
input  [31:0] addr;
output   m_axi_ln_data_AWVALID;
input   m_axi_ln_data_AWREADY;
output  [63:0] m_axi_ln_data_AWADDR;
output  [0:0] m_axi_ln_data_AWID;
output  [31:0] m_axi_ln_data_AWLEN;
output  [2:0] m_axi_ln_data_AWSIZE;
output  [1:0] m_axi_ln_data_AWBURST;
output  [1:0] m_axi_ln_data_AWLOCK;
output  [3:0] m_axi_ln_data_AWCACHE;
output  [2:0] m_axi_ln_data_AWPROT;
output  [3:0] m_axi_ln_data_AWQOS;
output  [3:0] m_axi_ln_data_AWREGION;
output  [0:0] m_axi_ln_data_AWUSER;
output   m_axi_ln_data_WVALID;
input   m_axi_ln_data_WREADY;
output  [255:0] m_axi_ln_data_WDATA;
output  [31:0] m_axi_ln_data_WSTRB;
output   m_axi_ln_data_WLAST;
output  [0:0] m_axi_ln_data_WID;
output  [0:0] m_axi_ln_data_WUSER;
output   m_axi_ln_data_ARVALID;
input   m_axi_ln_data_ARREADY;
output  [63:0] m_axi_ln_data_ARADDR;
output  [0:0] m_axi_ln_data_ARID;
output  [31:0] m_axi_ln_data_ARLEN;
output  [2:0] m_axi_ln_data_ARSIZE;
output  [1:0] m_axi_ln_data_ARBURST;
output  [1:0] m_axi_ln_data_ARLOCK;
output  [3:0] m_axi_ln_data_ARCACHE;
output  [2:0] m_axi_ln_data_ARPROT;
output  [3:0] m_axi_ln_data_ARQOS;
output  [3:0] m_axi_ln_data_ARREGION;
output  [0:0] m_axi_ln_data_ARUSER;
input   m_axi_ln_data_RVALID;
output   m_axi_ln_data_RREADY;
input  [255:0] m_axi_ln_data_RDATA;
input   m_axi_ln_data_RLAST;
input  [0:0] m_axi_ln_data_RID;
input  [12:0] m_axi_ln_data_RFIFONUM;
input  [0:0] m_axi_ln_data_RUSER;
input  [1:0] m_axi_ln_data_RRESP;
input   m_axi_ln_data_BVALID;
output   m_axi_ln_data_BREADY;
input  [1:0] m_axi_ln_data_BRESP;
input  [0:0] m_axi_ln_data_BID;
input  [0:0] m_axi_ln_data_BUSER;
input  [63:0] inputs;
output  [255:0] data_copy_a1_din;
input  [4:0] data_copy_a1_num_data_valid;
input  [4:0] data_copy_a1_fifo_cap;
input   data_copy_a1_full_n;
output   data_copy_a1_write;
output  [255:0] data_copy_b2_din;
input  [4:0] data_copy_b2_num_data_valid;
input  [4:0] data_copy_b2_fifo_cap;
input   data_copy_b2_full_n;
output   data_copy_b2_write;
output  [255:0] data_copy_c3_din;
input  [4:0] data_copy_c3_num_data_valid;
input  [4:0] data_copy_c3_fifo_cap;
input   data_copy_c3_full_n;
output   data_copy_c3_write;
output  [31:0] rows_c19_din;
input  [1:0] rows_c19_num_data_valid;
input  [1:0] rows_c19_fifo_cap;
input   rows_c19_full_n;
output   rows_c19_write;
output  [31:0] cols_log_c22_din;
input  [1:0] cols_log_c22_num_data_valid;
input  [1:0] cols_log_c22_fifo_cap;
input   cols_log_c22_full_n;
output   cols_log_c22_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_ln_data_ARVALID;
reg[63:0] m_axi_ln_data_ARADDR;
reg[0:0] m_axi_ln_data_ARID;
reg[31:0] m_axi_ln_data_ARLEN;
reg[2:0] m_axi_ln_data_ARSIZE;
reg[1:0] m_axi_ln_data_ARBURST;
reg[1:0] m_axi_ln_data_ARLOCK;
reg[3:0] m_axi_ln_data_ARCACHE;
reg[2:0] m_axi_ln_data_ARPROT;
reg[3:0] m_axi_ln_data_ARQOS;
reg[3:0] m_axi_ln_data_ARREGION;
reg[0:0] m_axi_ln_data_ARUSER;
reg m_axi_ln_data_RREADY;
reg data_copy_a1_write;
reg data_copy_b2_write;
reg data_copy_c3_write;
reg rows_c19_write;
reg cols_log_c22_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    ln_data_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    rows_c19_blk_n;
reg    cols_log_c22_blk_n;
reg   [26:0] ram_depth_reg_360;
wire   [31:0] zext_ln27_fu_217_p1;
reg   [31:0] zext_ln27_reg_365;
reg   [8:0] trunc_ln_reg_370;
reg   [26:0] trunc_ln28_1_reg_375;
wire   [0:0] cmp92_fu_241_p2;
reg   [0:0] cmp92_reg_380;
wire   [26:0] j_4_fu_265_p2;
reg   [26:0] j_4_reg_387;
wire    ap_CS_fsm_state2;
wire   [8:0] trunc_ln33_fu_274_p1;
reg   [8:0] trunc_ln33_reg_392;
wire   [0:0] icmp_ln33_fu_260_p2;
reg   [58:0] trunc_ln5_reg_397;
reg   [8:0] ram_V_address0;
reg    ram_V_ce0;
reg    ram_V_we0;
wire   [255:0] ram_V_q0;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_idle;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready;
wire   [255:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write;
wire   [255:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write;
wire   [255:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write;
wire   [8:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_idle;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWVALID;
wire   [63:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWADDR;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWID;
wire   [31:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLEN;
wire   [2:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWSIZE;
wire   [1:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWBURST;
wire   [1:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLOCK;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWCACHE;
wire   [2:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWPROT;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWQOS;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWREGION;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWUSER;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WVALID;
wire   [255:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WDATA;
wire   [31:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WSTRB;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WLAST;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WID;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WUSER;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID;
wire   [63:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID;
wire   [31:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN;
wire   [2:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE;
wire   [1:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST;
wire   [1:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE;
wire   [2:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS;
wire   [3:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION;
wire   [0:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_BREADY;
wire   [8:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0;
wire    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0;
wire   [255:0] grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0;
reg    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg;
wire    ap_CS_fsm_state43;
reg    grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire  signed [63:0] sext_ln35_fu_320_p1;
reg   [26:0] j_fu_104;
reg    ap_block_state42_on_subcall_done;
reg    ap_block_state1;
reg   [31:0] dram_idx_fu_108;
wire   [31:0] add_ln35_2_fu_310_p2;
wire   [31:0] shl_ln26_fu_191_p2;
wire   [26:0] src_base_idx_fu_207_p4;
wire   [31:0] cols_fu_185_p2;
wire   [31:0] add_ln35_fu_278_p2;
wire   [36:0] shl_ln_fu_283_p3;
wire   [63:0] zext_ln35_fu_291_p1;
wire   [63:0] add_ln35_1_fu_295_p2;
reg   [42:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 43'd1;
#0 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg = 1'b0;
#0 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg = 1'b0;
end

layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb #(
    .DataWidth( 256 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
ram_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ram_V_address0),
    .ce0(ram_V_ce0),
    .we0(ram_V_we0),
    .d0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0),
    .q0(ram_V_q0)
);

layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start),
    .ap_done(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done),
    .ap_idle(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_idle),
    .ap_ready(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready),
    .data_copy_a1_din(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din),
    .data_copy_a1_num_data_valid(5'd0),
    .data_copy_a1_fifo_cap(5'd0),
    .data_copy_a1_full_n(data_copy_a1_full_n),
    .data_copy_a1_write(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write),
    .data_copy_c3_din(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din),
    .data_copy_c3_num_data_valid(5'd0),
    .data_copy_c3_fifo_cap(5'd0),
    .data_copy_c3_full_n(data_copy_c3_full_n),
    .data_copy_c3_write(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write),
    .data_copy_b2_din(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din),
    .data_copy_b2_num_data_valid(5'd0),
    .data_copy_b2_fifo_cap(5'd0),
    .data_copy_b2_full_n(data_copy_b2_full_n),
    .data_copy_b2_write(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write),
    .ram_V_address0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0),
    .ram_V_ce0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0),
    .ram_V_q0(ram_V_q0),
    .ram_depth_1(ram_depth_reg_360)
);

layernorm_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2 grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start),
    .ap_done(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done),
    .ap_idle(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_idle),
    .ap_ready(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready),
    .m_axi_ln_data_AWVALID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWVALID),
    .m_axi_ln_data_AWREADY(1'b0),
    .m_axi_ln_data_AWADDR(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWADDR),
    .m_axi_ln_data_AWID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWID),
    .m_axi_ln_data_AWLEN(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLEN),
    .m_axi_ln_data_AWSIZE(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWSIZE),
    .m_axi_ln_data_AWBURST(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWBURST),
    .m_axi_ln_data_AWLOCK(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWLOCK),
    .m_axi_ln_data_AWCACHE(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWCACHE),
    .m_axi_ln_data_AWPROT(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWPROT),
    .m_axi_ln_data_AWQOS(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWQOS),
    .m_axi_ln_data_AWREGION(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWREGION),
    .m_axi_ln_data_AWUSER(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_AWUSER),
    .m_axi_ln_data_WVALID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WVALID),
    .m_axi_ln_data_WREADY(1'b0),
    .m_axi_ln_data_WDATA(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WDATA),
    .m_axi_ln_data_WSTRB(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WSTRB),
    .m_axi_ln_data_WLAST(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WLAST),
    .m_axi_ln_data_WID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WID),
    .m_axi_ln_data_WUSER(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_WUSER),
    .m_axi_ln_data_ARVALID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID),
    .m_axi_ln_data_ARREADY(m_axi_ln_data_ARREADY),
    .m_axi_ln_data_ARADDR(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR),
    .m_axi_ln_data_ARID(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID),
    .m_axi_ln_data_ARLEN(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN),
    .m_axi_ln_data_ARSIZE(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE),
    .m_axi_ln_data_ARBURST(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST),
    .m_axi_ln_data_ARLOCK(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK),
    .m_axi_ln_data_ARCACHE(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE),
    .m_axi_ln_data_ARPROT(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT),
    .m_axi_ln_data_ARQOS(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS),
    .m_axi_ln_data_ARREGION(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION),
    .m_axi_ln_data_ARUSER(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER),
    .m_axi_ln_data_RVALID(m_axi_ln_data_RVALID),
    .m_axi_ln_data_RREADY(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY),
    .m_axi_ln_data_RDATA(m_axi_ln_data_RDATA),
    .m_axi_ln_data_RLAST(m_axi_ln_data_RLAST),
    .m_axi_ln_data_RID(m_axi_ln_data_RID),
    .m_axi_ln_data_RFIFONUM(m_axi_ln_data_RFIFONUM),
    .m_axi_ln_data_RUSER(m_axi_ln_data_RUSER),
    .m_axi_ln_data_RRESP(m_axi_ln_data_RRESP),
    .m_axi_ln_data_BVALID(1'b0),
    .m_axi_ln_data_BREADY(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_BREADY),
    .m_axi_ln_data_BRESP(2'd0),
    .m_axi_ln_data_BID(1'd0),
    .m_axi_ln_data_BUSER(1'd0),
    .sext_ln35(trunc_ln5_reg_397),
    .rows(rows),
    .trunc_ln(trunc_ln_reg_370),
    .trunc_ln4(trunc_ln33_reg_392),
    .ram_V_address0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0),
    .ram_V_ce0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0),
    .ram_V_we0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0),
    .ram_V_d0(grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_ready == 1'b1)) begin
            grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln33_fu_260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= 1'b1;
        end else if ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_ready == 1'b1)) begin
            grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dram_idx_fu_108 <= 32'd0;
    end else if (((icmp_ln33_fu_260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (cmp92_reg_380 == 1'd0))) begin
        dram_idx_fu_108 <= add_ln35_2_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_104 <= 27'd0;
    end else if (((1'b0 == ap_block_state42_on_subcall_done) & (1'b1 == ap_CS_fsm_state42))) begin
        j_fu_104 <= j_4_reg_387;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cmp92_reg_380 <= cmp92_fu_241_p2;
        ram_depth_reg_360 <= {{shl_ln26_fu_191_p2[31:5]}};
        trunc_ln28_1_reg_375 <= {{cols_fu_185_p2[31:5]}};
        trunc_ln_reg_370 <= {{cols_fu_185_p2[13:5]}};
        zext_ln27_reg_365[26 : 0] <= zext_ln27_fu_217_p1[26 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        j_4_reg_387 <= j_4_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln33_reg_392 <= trunc_ln33_fu_274_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (cmp92_reg_380 == 1'd0))) begin
        trunc_ln5_reg_397 <= {{add_ln35_1_fu_295_p2[63:5]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((m_axi_ln_data_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state42_on_subcall_done)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_log_c22_blk_n = cols_log_c22_full_n;
    end else begin
        cols_log_c22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_log_c22_write = 1'b1;
    end else begin
        cols_log_c22_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        data_copy_a1_write = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_write;
    end else begin
        data_copy_a1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        data_copy_b2_write = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_write;
    end else begin
        data_copy_b2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        data_copy_c3_write = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_write;
    end else begin
        data_copy_c3_write = 1'b0;
    end
end

always @ (*) begin
    if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ln_data_blk_n_AR = m_axi_ln_data_ARREADY;
    end else begin
        ln_data_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_ln_data_ARREADY == 1'b1))) begin
        m_axi_ln_data_ARADDR = sext_ln35_fu_320_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARADDR = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARADDR;
    end else begin
        m_axi_ln_data_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARBURST = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARBURST;
    end else begin
        m_axi_ln_data_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARCACHE = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARCACHE;
    end else begin
        m_axi_ln_data_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARID = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARID;
    end else begin
        m_axi_ln_data_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_ln_data_ARREADY == 1'b1))) begin
        m_axi_ln_data_ARLEN = rows;
    end else if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARLEN = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLEN;
    end else begin
        m_axi_ln_data_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARLOCK = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARLOCK;
    end else begin
        m_axi_ln_data_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARPROT = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARPROT;
    end else begin
        m_axi_ln_data_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARQOS = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARQOS;
    end else begin
        m_axi_ln_data_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARREGION = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARREGION;
    end else begin
        m_axi_ln_data_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARSIZE = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARSIZE;
    end else begin
        m_axi_ln_data_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARUSER = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARUSER;
    end else begin
        m_axi_ln_data_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (m_axi_ln_data_ARREADY == 1'b1))) begin
        m_axi_ln_data_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_ARVALID = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_ARVALID;
    end else begin
        m_axi_ln_data_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0)))) begin
        m_axi_ln_data_RREADY = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_m_axi_ln_data_RREADY;
    end else begin
        m_axi_ln_data_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0))) begin
        ram_V_address0 = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        ram_V_address0 = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_address0;
    end else begin
        ram_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0))) begin
        ram_V_ce0 = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        ram_V_ce0 = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ram_V_ce0;
    end else begin
        ram_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) & (cmp92_reg_380 == 1'd0))) begin
        ram_V_we0 = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ram_V_we0;
    end else begin
        ram_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_c19_blk_n = rows_c19_full_n;
    end else begin
        rows_c19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_c19_write = 1'b1;
    end else begin
        rows_c19_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln33_fu_260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (cmp92_reg_380 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else if (((icmp_ln33_fu_260_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (cmp92_reg_380 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_ln_data_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b0 == ap_block_state42_on_subcall_done) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln35_1_fu_295_p2 = (zext_ln35_fu_291_p1 + inputs);

assign add_ln35_2_fu_310_p2 = (dram_idx_fu_108 + rows);

assign add_ln35_fu_278_p2 = (dram_idx_fu_108 + zext_ln27_reg_365);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (cols_log_c22_full_n == 1'b0) | (rows_c19_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state42_on_subcall_done = ((grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_done == 1'b0) & (cmp92_reg_380 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cmp92_fu_241_p2 = ((rows == 32'd0) ? 1'b1 : 1'b0);

assign cols_fu_185_p2 = 32'd1 << cols_log;

assign cols_log_c22_din = cols_log;

assign data_copy_a1_din = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_a1_din;

assign data_copy_b2_din = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_b2_din;

assign data_copy_c3_din = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_data_copy_c3_din;

assign grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg;

assign grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start = grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg;

assign icmp_ln33_fu_260_p2 = ((j_fu_104 == trunc_ln28_1_reg_375) ? 1'b1 : 1'b0);

assign j_4_fu_265_p2 = (j_fu_104 + 27'd1);

assign m_axi_ln_data_AWADDR = 64'd0;

assign m_axi_ln_data_AWBURST = 2'd0;

assign m_axi_ln_data_AWCACHE = 4'd0;

assign m_axi_ln_data_AWID = 1'd0;

assign m_axi_ln_data_AWLEN = 32'd0;

assign m_axi_ln_data_AWLOCK = 2'd0;

assign m_axi_ln_data_AWPROT = 3'd0;

assign m_axi_ln_data_AWQOS = 4'd0;

assign m_axi_ln_data_AWREGION = 4'd0;

assign m_axi_ln_data_AWSIZE = 3'd0;

assign m_axi_ln_data_AWUSER = 1'd0;

assign m_axi_ln_data_AWVALID = 1'b0;

assign m_axi_ln_data_BREADY = 1'b0;

assign m_axi_ln_data_WDATA = 256'd0;

assign m_axi_ln_data_WID = 1'd0;

assign m_axi_ln_data_WLAST = 1'b0;

assign m_axi_ln_data_WSTRB = 32'd0;

assign m_axi_ln_data_WUSER = 1'd0;

assign m_axi_ln_data_WVALID = 1'b0;

assign rows_c19_din = rows;

assign sext_ln35_fu_320_p1 = $signed(trunc_ln5_reg_397);

assign shl_ln26_fu_191_p2 = rows << cols_log;

assign shl_ln_fu_283_p3 = {{add_ln35_fu_278_p2}, {5'd0}};

assign src_base_idx_fu_207_p4 = {{addr[31:5]}};

assign start_out = real_start;

assign trunc_ln33_fu_274_p1 = j_fu_104[8:0];

assign zext_ln27_fu_217_p1 = src_base_idx_fu_207_p4;

assign zext_ln35_fu_291_p1 = shl_ln_fu_283_p3;

always @ (posedge ap_clk) begin
    zext_ln27_reg_365[31:27] <= 5'b00000;
end

endmodule //layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s
