// Seed: 925849183
program module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(1) 1)
  else;
  assign id_1 = {1 & 1 & 1{1'b0}};
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_18 = 1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  assign id_15[1 : 1]   = id_6;
  always cover (1);
  wire id_20;
  wire id_21, id_22, id_23;
endmodule
