{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520387462219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520387462219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 22:51:01 2018 " "Processing started: Tue Mar 06 22:51:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520387462219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520387462219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520387462219 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520387463875 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1520387465062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-muxs " "Found design unit 1: mux-muxs" {  } { { "mux.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465062 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520387465062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR-archmegamux " "Found design unit 1: SR-archmegamux" {  } { { "SR.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/SR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465078 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR " "Found entity 1: SR" {  } { { "SR.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/SR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520387465078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-logica " "Found design unit 1: ULA-logica" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465234 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387465234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1520387465234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520387465250 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] ula.vhd(87) " "Inferred latch for \"display\[0\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465266 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] ula.vhd(87) " "Inferred latch for \"display\[1\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465266 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] ula.vhd(87) " "Inferred latch for \"display\[2\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] ula.vhd(87) " "Inferred latch for \"display\[3\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] ula.vhd(87) " "Inferred latch for \"display\[4\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] ula.vhd(87) " "Inferred latch for \"display\[5\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] ula.vhd(87) " "Inferred latch for \"display\[6\]\" at ula.vhd(87)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaint\[0\] ula.vhd(76) " "Inferred latch for \"saidaint\[0\]\" at ula.vhd(76)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaint\[1\] ula.vhd(76) " "Inferred latch for \"saidaint\[1\]\" at ula.vhd(76)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaint\[2\] ula.vhd(76) " "Inferred latch for \"saidaint\[2\]\" at ula.vhd(76)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaint\[3\] ula.vhd(76) " "Inferred latch for \"saidaint\[3\]\" at ula.vhd(76)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub ula.vhd(73) " "Inferred latch for \"sub\" at ula.vhd(73)" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520387465281 "|ULA"}
{ "Warning" "WSGN_SEARCH_FILE" "soma4bits.vhd 2 1 " "Using design file soma4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4bits-sum " "Found design unit 1: soma4bits-sum" {  } { { "soma4bits.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/soma4bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466219 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4bits " "Found entity 1: soma4bits" {  } { { "soma4bits.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/soma4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1520387466219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4bits soma4bits:Adder4bits " "Elaborating entity \"soma4bits\" for hierarchy \"soma4bits:Adder4bits\"" {  } { { "ula.vhd" "Adder4bits" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520387466219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorcompleto.vhd 2 1 " "Using design file somadorcompleto.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto-soma " "Found design unit 1: somadorCompleto-soma" {  } { { "somadorcompleto.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/somadorcompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466297 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorcompleto.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/somadorcompleto.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1520387466297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto soma4bits:Adder4bits\|somadorCompleto:Adder0 " "Elaborating entity \"somadorCompleto\" for hierarchy \"soma4bits:Adder4bits\|somadorCompleto:Adder0\"" {  } { { "soma4bits.vhd" "Adder0" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/soma4bits.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520387466297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicadorx3.vhd 2 1 " "Using design file multiplicadorx3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicadorx3-multi " "Found design unit 1: multiplicadorx3-multi" {  } { { "multiplicadorx3.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/multiplicadorx3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466391 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicadorx3 " "Found entity 1: multiplicadorx3" {  } { { "multiplicadorx3.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/multiplicadorx3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520387466391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1520387466391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicadorx3 multiplicadorx3:Multi " "Elaborating entity \"multiplicadorx3\" for hierarchy \"multiplicadorx3:Multi\"" {  } { { "ula.vhd" "Multi" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520387466391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR SR:Shift " "Elaborating entity \"SR\" for hierarchy \"SR:Shift\"" {  } { { "ula.vhd" "Shift" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520387466437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux SR:Shift\|mux:Shift3 " "Elaborating entity \"mux\" for hierarchy \"SR:Shift\|mux:Shift3\"" {  } { { "SR.vhd" "Shift3" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/SR.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520387466437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saidaint\[3\] " "LATCH primitive \"saidaint\[3\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1520387467844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saidaint\[0\] " "LATCH primitive \"saidaint\[0\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1520387467844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saidaint\[1\] " "LATCH primitive \"saidaint\[1\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1520387467844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saidaint\[2\] " "LATCH primitive \"saidaint\[2\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 76 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1520387467844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[1\] VCC " "Pin \"display72\[1\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[2\] VCC " "Pin \"display72\[2\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[3\] VCC " "Pin \"display72\[3\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[4\] VCC " "Pin \"display72\[4\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[5\] VCC " "Pin \"display72\[5\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display72\[6\] VCC " "Pin \"display72\[6\]\" is stuck at VCC" {  } { { "ula.vhd" "" { Text "C:/Users/Rafael/Documents/Engenharia de Computação/Semestre 2/Circuitos Digitais 1/Trab3_Rafael-Parcialv3/ula.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520387469312 "|ULA|display72[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1520387469312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520387481188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520387481188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520387481422 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520387481422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520387481422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520387481422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520387481516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 22:51:21 2018 " "Processing ended: Tue Mar 06 22:51:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520387481516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520387481516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520387481516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520387481516 ""}
