{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "16",
                "@timestamp": "2020-06-16T05:50:16.000016-04:00",
                "@year": "2020",
                "@month": "06"
            },
            "ait:date-sort": {
                "@day": "01",
                "@year": "2020",
                "@month": "03"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2021-05-13T14:38:36.997811Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Chulalongkorn University"},
                            {"$": "Department of Electrical Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113845132"
                        },
                        "@dptid": "113845132"
                    },
                    "author": [
                        {
                            "ce:given-name": "Kan",
                            "preferred-name": {
                                "ce:given-name": "Kan",
                                "ce:initials": "K.",
                                "ce:surname": "Pinyotrakool",
                                "ce:indexed-name": "Pinyotrakool K."
                            },
                            "@seq": "1",
                            "ce:initials": "K.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pinyotrakool",
                            "@auid": "57216855968",
                            "ce:indexed-name": "Pinyotrakool K."
                        },
                        {
                            "ce:given-name": "Boonchuay",
                            "preferred-name": {
                                "ce:given-name": "Boonchuay",
                                "ce:initials": "B.",
                                "ce:surname": "Supmonchai",
                                "ce:indexed-name": "Supmonchai B."
                            },
                            "@seq": "2",
                            "ce:initials": "B.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Supmonchai",
                            "@auid": "7801353815",
                            "ce:indexed-name": "Supmonchai B."
                        }
                    ]
                },
                "citation-title": "Design of a Low Power Processor for Embedded System Applications",
                "abstracts": "© 2020 IEEE.A low power processor for embedded systems is designed and implemented. The proposed processor can operate on RV32E instruction set architecture using a modified MIPS micro-architecture. Clock gating technique and Standby mode are applied to reduce power consumption. The design is first entered and simulated at RTL using Verilog® to check its functionality, then translated, mapped, and optimized into a 180 nm CMOS technology using cell design library. The resulting layout of the processor is validated against the design at RTL to prove its correctness. The total area of the layout is about 285 μm by 285 μm, which is equivalent to about 7800 gates. For performance, the proposed processor can operate at a maximum clock frequency of 32 MHz, with an average current consumption of 189 μA in normal mode and 11.1 μA in standby state for a supply of 1.8V, or about 5.68 μW/MHz. In comparison with previous work, our proposed processor consumes much less power significantly.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Clock Gating",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Low power processor",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "MIPS microarchitecture",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "RV32E",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9069539",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                        "@xml:lang": "eng"
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781728130767",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "8th International Electrical Engineering Congress, iEECON 2020",
                            "confsponsors": {
                                "confsponsor": [
                                    {"$": "Daicel"},
                                    {"$": "iRCT"},
                                    {"$": "NRCT"},
                                    {"$": "R V Connex"}
                                ],
                                "@complete": "n"
                            },
                            "confnumber": "8",
                            "confcatnumber": "CFP2002X-ART",
                            "confseriestitle": "International Electrical Engineering Congress",
                            "conflocation": {
                                "venue": "Chiang Mai Grandview Hotel and Convention Center",
                                "@country": "tha",
                                "city": "Chiang Mai"
                            },
                            "confcode": "159522",
                            "confdate": {
                                "enddate": {
                                    "@day": "06",
                                    "@year": "2020",
                                    "@month": "03"
                                },
                                "startdate": {
                                    "@day": "04",
                                    "@year": "2020",
                                    "@month": "03"
                                }
                            },
                            "conftheme": "The Future of Life"
                        }
                    }},
                    "sourcetitle": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                    "publicationdate": {
                        "month": "03",
                        "year": "2020",
                        "date-text": "March 2020",
                        "day": "01"
                    },
                    "sourcetitle-abbrev": "Int. Electr. Eng. Congr., iEECON",
                    "@country": "usa",
                    "issuetitle": "2020 8th International Electrical Engineering Congress, iEECON 2020",
                    "publicationyear": {"@first": "2020"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9077445",
                    "@srcid": "21100995097"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "2102"},
                            {"$": "2105"},
                            {"$": "2208"},
                            {"$": "2504"},
                            {"$": "3105"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "943.3",
                                "classification-description": "Special Purpose Instruments"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "ENER"},
                            {"$": "ENGI"},
                            {"$": "MATE"},
                            {"$": "PHYS"}
                        ]
                    }
                ]}},
                "grantlist": {
                    "@complete": "y",
                    "grant-text": {
                        "$": "The authors would like to thank all personnel at Silicon Craft Technology Ltd for useful advices and fruitful discussion, and also for help in solving technical difficulties during the course of this research.",
                        "@xml:lang": "eng"
                    }
                }
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2020 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "15",
                    "@timestamp": "BST 21:39:31",
                    "@year": "2020",
                    "@month": "06"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "631824894",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "925885759",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20202108704674",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20202056482",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85084995733",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85084995733",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/iEECON48109.2020.229544"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "11",
                "reference": [
                    {
                        "ref-fulltext": "STMicroelectronics, \"Ultra-low-power 32-bit MCU Arm®-based Cortex®-M0+, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, USB, ADC, DACs, AES, \" STM32L082xx datasheet, Sep. 2015 [Revised Sep. 2017].",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85084983978",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "STMicroelectronics, STM32L082xx datasheet, Sep. 2015 [Revised Sep",
                            "ref-sourcetitle": "Ultra-low-power 32-bit MCU Arm®-based Cortex®-M0+, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, USB, ADC, DACs, AES"
                        }
                    },
                    {
                        "ref-fulltext": "P. Davide Schiavone et al., \"Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications, \" 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Thessaloniki, 2017, pp. 1-8.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Slow and steady wins the race? A comparison of ultra-low-power risc-v cores for internet-of-things applications"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85043480561",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "8"
                            }},
                            "ref-text": "Thessaloniki",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Davide Schiavone",
                                    "ce:indexed-name": "Davide Schiavone P."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)"
                        }
                    },
                    {
                        "ref-fulltext": "C. Duran et al., \"A System-on-Chip Platform for the Internet of Things featuring a 32-bit RISC-V based Microcontroller\", 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), Bariloche, Argentina, 2017.",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "A system-on-chip platform for the internet of things featuring a 32-bit risc-v based microcontroller"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85042142916",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Bariloche, Argentina",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Duran",
                                    "ce:indexed-name": "Duran C."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)"
                        }
                    },
                    {
                        "ref-fulltext": "D. K. Dennis et al., \"Single cycle RISC-V micro architecture processor and its FPGA prototype, \" 2017 7th International Symposium on Embedded Computing and System Design (ISED), Durgapur, India, 2017, pp. 1-5.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Single cycle risc-v micro architecture processor and its FPGA prototype"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85050701244",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "5"
                            }},
                            "ref-text": "Durgapur, India",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "D.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Dennis",
                                    "ce:indexed-name": "Dennis D.K."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "2017 7th International Symposium on Embedded Computing and System Design (ISED)"
                        }
                    },
                    {
                        "ref-fulltext": "E. Gür et al., \"FPGA Implementation of 32-bit RISC-V Processor with Web-Based Assembler-Disassembler\", 2018 International Symposium on Fundamentals of Electrical Engineering (ISFEE), Bucharest, Romania, 2018.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "FPGA implementation of 32-bit risc-v processor with web-based assembler-disassembler"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85068702683",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Bucharest, Romania",
                            "ref-authors": {
                                "author": [{
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Gür",
                                    "ce:indexed-name": "Gur E."
                                }],
                                "et-al": null
                            },
                            "ref-sourcetitle": "2018 International Symposium on Fundamentals of Electrical Engineering (ISFEE)"
                        }
                    },
                    {
                        "ref-fulltext": "C. Piguet, \"Ultra-Low-Power Processor Design, \" in High-Performance Energy-Efficient Microprocessor Design. New York, NY, USA: Springer, 2006, pp. 1-30.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Ultra-low-power processor design"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84945342987",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "1",
                                "@last": "30"
                            }},
                            "ref-text": "New York, NY, USA: Springer",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.",
                                "@_fa": "true",
                                "ce:surname": "Piguet",
                                "ce:indexed-name": "Piguet C."
                            }]},
                            "ref-sourcetitle": "High-Performance Energy-Efficient Microprocessor Design"
                        }
                    },
                    {
                        "ref-fulltext": "D. A. Patterson and J. L. Hennessy, Computer organization and design: the hardware/software interface, 5th ed. Amsterdam: Morgan Kaufmann, 2014.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0003719406",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "5th ed. Amsterdam: Morgan Kaufmann",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "D.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Patterson",
                                    "ce:indexed-name": "Patterson D.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Hennessy",
                                    "ce:indexed-name": "Hennessy J.L."
                                }
                            ]},
                            "ref-sourcetitle": "Computer organization and design: the hardware/software interface"
                        }
                    },
                    {
                        "ref-fulltext": "A. Waterman and K. Asanovic, \"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2\", RISC-V Foundation, May 2017.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "The risc-v instruction set manual, volume i: User-level isa, document version 2.2"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85084293067",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "May",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Waterman",
                                    "ce:indexed-name": "Waterman A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Asanovic",
                                    "ce:indexed-name": "Asanovic K."
                                }
                            ]},
                            "ref-sourcetitle": "RISC-V Foundation"
                        }
                    },
                    {
                        "ref-fulltext": "RISC-V, \"GNU toolchain for RISC-V, including GCC, \". [Online]. Available: https://github.com/riscv/riscv-gnu-toolchain. [Accessed Nov. 22, 2018].",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://github.com/riscv/riscv-gnu-toolchain",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85084997709",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "RISC-V, [Accessed Nov. 22",
                            "ref-sourcetitle": "GNU toolchain for RISC-V, including GCC"
                        }
                    },
                    {
                        "ref-fulltext": "ARM Limited, \"Cortex-M0\". [Online]. Available: https://developer.arm.com/ip-products/processors/cortex-m/cortexm0. [Accessed Apr. 27, 2019].",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-website": {"ce:e-address": {
                                "$": "https://developer.arm.com/ip-products/processors/cortex-m/cortexm0",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85082397700",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "ARM Limited [Accessed Apr. 27",
                            "ref-sourcetitle": "Cortex-M0"
                        }
                    },
                    {
                        "ref-fulltext": "N. H. E. Weste and D. F. Harris, CMOS VLSI Design: A circuits and designs perspective, 3rd ed., Addison Wesley, 2005, pp. 137-138.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2005"},
                            "refd-itemidlist": {"itemid": {
                                "$": "2342646021",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "137",
                                "@last": "138"
                            }},
                            "ref-text": "3rd ed., Addison Wesley",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.H.E.",
                                    "@_fa": "true",
                                    "ce:surname": "Weste",
                                    "ce:indexed-name": "Weste N.H.E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "D.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Harris",
                                    "ce:indexed-name": "Harris D.F."
                                }
                            ]},
                            "ref-sourcetitle": "CMOS VLSI Design: A circuits and designs perspective"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85084995733",
        "dc:description": "A low power processor for embedded systems is designed and implemented. The proposed processor can operate on RV32E instruction set architecture using a modified MIPS micro-architecture. Clock gating technique and Standby mode are applied to reduce power consumption. The design is first entered and simulated at RTL using Verilog® to check its functionality, then translated, mapped, and optimized into a 180 nm CMOS technology using cell design library. The resulting layout of the processor is validated against the design at RTL to prove its correctness. The total area of the layout is about 285 μm by 285 μm, which is equivalent to about 7800 gates. For performance, the proposed processor can operate at a maximum clock frequency of 32 MHz, with an average current consumption of 189 μA in normal mode and 11.1 μA in standby state for a supply of 1.8V, or about 5.68 μW/MHz. In comparison with previous work, our proposed processor consumes much less power significantly.",
        "prism:coverDate": "2020-03-01",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85084995733",
        "subtypeDescription": "Conference Paper",
        "dc:creator": {"author": [{
            "ce:given-name": "Kan",
            "preferred-name": {
                "ce:given-name": "Kan",
                "ce:initials": "K.",
                "ce:surname": "Pinyotrakool",
                "ce:indexed-name": "Pinyotrakool K."
            },
            "@seq": "1",
            "ce:initials": "K.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pinyotrakool",
            "@auid": "57216855968",
            "author-url": "https://api.elsevier.com/content/author/author_id/57216855968",
            "ce:indexed-name": "Pinyotrakool K."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85084995733"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85084995733&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85084995733&origin=inward"
            }
        ],
        "prism:isbn": "9781728130767",
        "prism:publicationName": "2020 8th International Electrical Engineering Congress, iEECON 2020",
        "source-id": "21100995097",
        "citedby-count": "2",
        "subtype": "cp",
        "dc:title": "Design of a Low Power Processor for Embedded System Applications",
        "openaccess": "0",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/iEECON48109.2020.229544",
        "publishercopyright": "© 2020 IEEE.",
        "article-number": "9077445",
        "dc:identifier": "SCOPUS_ID:85084995733",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Average currents",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Clock frequency",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Clock gating techniques",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "CMOS technology",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Embedded system applications",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Instruction set architecture",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Low power processors",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Micro architectures",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Clock Gating"
        },
        {
            "@_fa": "true",
            "$": "Low power processor"
        },
        {
            "@_fa": "true",
            "$": "MIPS microarchitecture"
        },
        {
            "@_fa": "true",
            "$": "RV32E"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Energy Engineering and Power Technology",
            "@code": "2102",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Renewable Energy, Sustainability and the Environment",
            "@code": "2105",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Electronic, Optical and Magnetic Materials",
            "@code": "2504",
            "@abbrev": "MATE"
        },
        {
            "@_fa": "true",
            "$": "Instrumentation",
            "@code": "3105",
            "@abbrev": "PHYS"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Kan",
            "preferred-name": {
                "ce:given-name": "Kan",
                "ce:initials": "K.",
                "ce:surname": "Pinyotrakool",
                "ce:indexed-name": "Pinyotrakool K."
            },
            "@seq": "1",
            "ce:initials": "K.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pinyotrakool",
            "@auid": "57216855968",
            "author-url": "https://api.elsevier.com/content/author/author_id/57216855968",
            "ce:indexed-name": "Pinyotrakool K."
        },
        {
            "ce:given-name": "Boonchuay",
            "preferred-name": {
                "ce:given-name": "Boonchuay",
                "ce:initials": "B.",
                "ce:surname": "Supmonchai",
                "ce:indexed-name": "Supmonchai B."
            },
            "@seq": "2",
            "ce:initials": "B.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Supmonchai",
            "@auid": "7801353815",
            "author-url": "https://api.elsevier.com/content/author/author_id/7801353815",
            "ce:indexed-name": "Supmonchai B."
        }
    ]}
}}