

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 10 12:48:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  115|  116|  114|  114| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |                                                               |                                                              |  Latency  |  Interval |                   Pipeline                  |
        |                            Instance                           |                            Module                            | min | max | min | max |                     Type                    |
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0   |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s   |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
        |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0  |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s  |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
        |myproject_entry181_U0                                          |myproject_entry181                                            |    0|    0|    0|    0|                     none                    |
        +---------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |      102|      -|     1844|     1794|    -|
|Instance             |        -|      -|     7487|     3665|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      102|      0|     9331|     5465|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        7|      0|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        2|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |                            Instance                           |                            Module                            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |myproject_entry181_U0                                          |myproject_entry181                                            |        0|      0|     3|    47|    0|
    |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0  |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s  |        0|      0|  3742|  1809|    0|
    |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0   |pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s   |        0|      0|  3742|  1809|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                          |                                                              |        0|      0|  7487|  3665|    0|
    +---------------------------------------------------------------+--------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |input_1_V_c1_U  |       51|  922|   0|    -|     2|  912|     1824|
    |input_1_V_c_U   |       51|  922|   0|    -|     2|  912|     1824|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |      102| 1844|   0|    0|     4| 1824|     3648|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                        |    and   |      0|  0|   2|           1|           1|
    |myproject_entry181_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|   6|           3|           3|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|input_1_V         |  in |  912|   ap_vld   |    input_1_V   |    pointer   |
|input_1_V_ap_vld  |  in |    1|   ap_vld   |    input_1_V   |    pointer   |
|layer6_out_0_V    |  in |   16|   ap_vld   | layer6_out_0_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    myproject   | return value |
+------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_1_V_c1 = alloca i912, align 8" [firmware/myproject.cpp:8]   --->   Operation 4 'alloca' 'input_1_V_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 912> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_1_V_c = alloca i912, align 8" [firmware/myproject.cpp:8]   --->   Operation 5 'alloca' 'input_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 912> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.45ns)   --->   "call fastcc void @myproject.entry181(i912* %input_1_V, i912* %input_1_V_c, i912* %input_1_V_c1)" [firmware/myproject.cpp:16]   --->   Operation 6 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config9>"(i912* nocapture %input_1_V_c)" [firmware/myproject.cpp:8]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10>"(i912* nocapture %input_1_V_c1)" [firmware/myproject.cpp:8]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:16]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer6_out_0_V), !map !93"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i912* %input_1_V), !map !99"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i912* %input_1_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer6_out_0_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:15]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @input_1_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i912* %input_1_V_c, i912* %input_1_V_c)" [firmware/myproject.cpp:8]   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i912* %input_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject.cpp:8]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_1_OC_V_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i912* %input_1_V_c1, i912* %input_1_V_c1)" [firmware/myproject.cpp:8]   --->   Operation 17 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i912* %input_1_V_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [firmware/myproject.cpp:8]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config9>"(i912* nocapture %input_1_V_c)" [firmware/myproject.cpp:8]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10>"(i912* nocapture %input_1_V_c1)" [firmware/myproject.cpp:8]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:42]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_0_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_1_V_c1              (alloca              ) [ 0111]
input_1_V_c               (alloca              ) [ 0111]
call_ln16                 (call                ) [ 0000]
specdataflowpipeline_ln16 (specdataflowpipeline) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
spectopmodule_ln0         (spectopmodule       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln15        (specinterface       ) [ 0000]
empty                     (specchannel         ) [ 0000]
specinterface_ln8         (specinterface       ) [ 0000]
empty_9                   (specchannel         ) [ 0000]
specinterface_ln8         (specinterface       ) [ 0000]
call_ln8                  (call                ) [ 0000]
call_ln8                  (call                ) [ 0000]
ret_ln42                  (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer6_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject.entry181"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config9>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_OC_V_c1_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_1_V_c1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="912" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_1_V_c1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="input_1_V_c_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="912" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_1_V_c/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="912" slack="1"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="912" slack="1"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="call_ln16_myproject_entry181_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="912" slack="0"/>
<pin id="67" dir="0" index="2" bw="912" slack="0"/>
<pin id="68" dir="0" index="3" bw="912" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="input_1_V_c1_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="912" slack="0"/>
<pin id="74" dir="1" index="1" bw="912" slack="0"/>
</pin_list>
<bind>
<opset="input_1_V_c1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="input_1_V_c_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="912" slack="0"/>
<pin id="80" dir="1" index="1" bw="912" slack="0"/>
</pin_list>
<bind>
<opset="input_1_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="46" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="81"><net_src comp="50" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="54" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: myproject : input_1_V | {1 }
  - Chain level:
	State 1
		call_ln16 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|
| Operation|                             Functional Unit                            |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|
|          |  grp_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s_fu_54 | 1.82325 |   3719  |   1695  |
|   call   | grp_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_fu_59 | 1.82325 |   3719  |   1695  |
|          |                   call_ln16_myproject_entry181_fu_64                   |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                        |  3.6465 |   7438  |   3390  |
|----------|------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|input_1_V_c1_reg_72|   912  |
| input_1_V_c_reg_78|   912  |
+-------------------+--------+
|       Total       |  1824  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |  7438  |  3390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1824  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  9262  |  3390  |
+-----------+--------+--------+--------+
