# Hi 👋, I'm Kiran Kumar Siripurapu  

🎓 Final-year **B.Tech (ECE)** student at **RGUKT Srikakulam**  
🔬 Aspiring **VLSI Design & Verification Engineer** | RTL | ASIC | FPGA  
📍 Based in Visakhapatnam, India  

---

## 🚀 About Me  
- Skilled in **RTL Design**, **Functional Verification**, and **Digital Protocols**  
- Hands-on with **Verilog/SystemVerilog**, **Vivado**, **ModelSim/QuestaSim**, and **Synopsys Sentaurus TCAD**  
- Research contributor in **sub-3nm device modeling** (IEEE paper under review)  
- Passionate about **low-power, high-performance hardware architectures** with focus on **PPA optimization**  

---

## 🛠️ Skills  
- **HDLs**: Verilog, SystemVerilog  
- **Verification**: Testbench Development, Assertions (SVA)  
- **EDA Tools**: Vivado, ModelSim, QuestaSim, Synopsys Sentaurus TCAD  
- **Scripting**: Python  

---

## 📂 Featured Projects  
Here are some of the Verilog projects from my repository [**VeriLogicLab**](https://github.com/kiran7904/VeriLogicLab):  

- 🔐 **[GIFT-64 Lightweight Cryptography Algorithm](https://github.com/kiran7904/VeriLogicLab/tree/main/GIFT%20light%20weight%20Algorithm)** – FSM-based 64-bit block cipher with optimized RTL design  
- 📡 **[I2C Master-Slave Controller](https://github.com/kiran7904/VeriLogicLab/tree/main/I2C)** – Supports Standard (100kHz) & Fast (400kHz) modes  
- 🛠️ **[RISC-V (5-Stage Pipeline)](https://github.com/kiran7904/VeriLogicLab/tree/main/RISC-V)** – Includes MEM stage updates and testbenches  
- 🧮 **[Booth’s Multiplier](https://github.com/kiran7904/VeriLogicLab/tree/main/booth_multiplier)** – Efficient signed multiplication design  
- 📦 **[Basic FIFO](https://github.com/kiran7904/VeriLogicLab/tree/main/Basic%20FIFO)** – RTL design and testbench  
- ⏱️ **[Clock Domain Crossing Synchronizer](https://github.com/kiran7904/VeriLogicLab/tree/main/clock%20domain%20crossing)** – Reliable CDC implementation  

👉 Explore all projects here: [**VeriLogicLab**](https://github.com/kiran7904/VeriLogicLab)  

---

## 📜 Certifications  
- **SystemVerilog for Verification** – Siemens EDA  
- **VLSI Design Flow** – Maven Silicon  
- **Timing Analysis in Physical Design** – NPTEL  

---

## 🏆 Achievements  
- Solved **70+ RTL design challenges** on HDLBits  
- Contributed to **IEEE manuscript** on *Interface Trap Variations on Fishbone FETs for Sub-3nm Applications*  

---

## 📊 GitHub Stats  

![Kiran's GitHub stats](https://github-readme-stats.vercel.app/api?username=kiran7904&show_icons=true&theme=tokyonight)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=kiran7904&layout=compact&theme=tokyonight)  

---

## 🌐 Connect with Me  
- 💼 [LinkedIn](https://www.linkedin.com/in/kiran-kumar-siripurapu)  
- 📧 [Email](mailto:kirankumarsiripurapu93@gmail.com)  
- 🖥️ [GitHub](https://github.com/kiran7904)  

---
⭐️ *Thanks for visiting my profile! Feel free to explore my repositories and connect with me.*  
