// Seed: 3304511803
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    input supply1 id_7,
    output tri id_8,
    output tri0 id_9,
    input supply1 id_10
    , id_46,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    input wire module_0,
    output wor id_16,
    input wand id_17,
    output supply1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    input wor id_21,
    input wire id_22,
    input supply1 id_23,
    output wor id_24,
    input tri0 id_25,
    input uwire id_26,
    output wand id_27,
    output tri1 id_28,
    output supply0 id_29,
    input tri0 id_30,
    input wire id_31,
    input wire id_32,
    output wire id_33,
    output wire id_34,
    input tri0 id_35,
    output wor id_36,
    input tri0 id_37,
    output supply1 id_38,
    input wor id_39,
    input supply1 id_40,
    input supply0 id_41
    , id_47,
    input wand id_42,
    input tri id_43,
    input tri1 id_44
);
  wire id_48;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_7 = 32'd21
) (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 _id_2,
    output wand id_3,
    input supply1 id_4
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1,
      id_0,
      id_4,
      id_1,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire _id_7;
  wire [id_2 : id_7] id_8;
endmodule
