// Top-level entity in project DE1_SoC

module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
	 input logic 			CLOCK_50; // 50MHz clock
	 input logic 	[3:0] KEY;
	 input logic 	[9:0] SW;
	 output logic 	[6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
	 output logic 	[9:0] LEDR;
	 
	 // Generate clk using CLOCK_50 (whichClock determines rate)
	 logic [31:0] clk;  
	 parameter whichClock = 15;
	 clock_divider cdiv (CLOCK_50, clk);
	 
	 // assign HEX values to be OFF to start game
	 assign HEX4 = 7'b1111111;
	 assign HEX3 = 7'b1111111;
	 assign HEX2 = 7'b1111111;
	 assign HEX1 = 7'b1111111;
	 
	 // declare key, key base, and CPU variables 
	 logic key0, key3;
	 logic key0_base, key3_base;
	 logic CPU;	 
	 
	 // call doubleFlipFlop modules
	 doubleFlipFlop flipFlop1 (.clk(clk[whichClock]), .reset(SW[9]), .button(~KEY[0]), .out(key0_base));
	 doubleFlipFlop flipFlop2 (.clk(clk[whichClock]), .reset(SW[9]), .button(CPU), .out(key3_base));
	 
	 // call userInput modules
	 userInput human (.clk(clk[whichClock]), .reset(SW[9]), .button(key0_base), .out(key0));
	 userInput computer (.clk(clk[whichClock]), .reset(SW[9]), .button(key3_base), .out(key3));
	
	 // instantiate each light (1-9)
	 normalLight L1 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[2]), .NR(1'b0), .lightOn(LEDR[1]), .restart(restart));
	 normalLight L2 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[3]), .NR(LEDR[1]), .lightOn(LEDR[2]), .restart(restart));
	 normalLight L3 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[4]), .NR(LEDR[2]), .lightOn(LEDR[3]), .restart(restart));
	 normalLight L4 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[5]), .NR(LEDR[3]), .lightOn(LEDR[4]), .restart(restart));
	 
	 centerLight L5 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[6]), .NR(LEDR[4]), .lightOn(LEDR[5]), .restart(restart));
	 
	 normalLight L6 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[7]), .NR(LEDR[5]), .lightOn(LEDR[6]), .restart(restart));
	 normalLight L7 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[8]), .NR(LEDR[6]), .lightOn(LEDR[7]), .restart(restart));
	 normalLight L8 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[9]), .NR(LEDR[7]), .lightOn(LEDR[8]), .restart(restart));
	 normalLight L9 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(1'b0), .NR(LEDR[8]), .lightOn(LEDR[9]), .restart(restart));
	 
	 // generate button for CPU
	 logic [9:0] LFSR_out;
	 
	 LFSR random(.clk(clk[whichClock]), .reset(SW[9]), .Q(LFSR_out));
	 compButton comp(.clk(clk[whichClock]), .reset(SW[9]), .Q(LFSR_out), .SW(SW[8:0]), .out(CPU));
	 
	 // call victory module
	 victory winnerFound (.clk(clk[whichClock]), .reset(SW[9]), .LED9(LEDR[9]), .LED1(LEDR[1]), .L(key3), .R(key0), .restart(restart), .HEX0(HEX0), .HEX5(HEX5));
	 
endmodule

 // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
module clock_divider (clock, divided_clocks);
	 input logic 			clock;
	 output logic [31:0] divided_clocks = 0; 

	 always_ff @(posedge clock) begin
		divided_clocks <= divided_clocks + 1;
	 end

endmodule 

module Game_testbench();
	logic 		CLOCK_50;
	logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
	logic [9:0] LEDR;
	logic [3:0] KEY;
	logic [9:0] SW;
	
	DE1_SoC dut (.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW);
	
	parameter CLOCK_PERIOD = 100;
	initial begin
		CLOCK_50 <= 0;
		forever #(CLOCK_PERIOD / 2)
		CLOCK_50 <= ~CLOCK_50;
	end
	
	initial begin
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		SW[9] <= 1;											@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		SW[9] <= 0;											@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1; SW[8:0] = 9'b000000000;		@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1; 										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 1;										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0; 										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		SW[9] <= 1; 										@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		SW[9] <= 0;											@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		KEY[0] <= 0; SW[8:0] <= 9'b0111111110;		@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
																@(posedge CLOCK_50);
		$stop;
	end
endmodule