// Seed: 1432517784
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_6 = id_3;
  logic id_7;
  assign id_7 = id_2[1] ? 1 : id_4 ? id_6 : 1;
  logic   id_8;
  supply1 id_9;
  logic   id_10;
  assign id_7 = id_6;
  assign id_5 = 1;
  logic id_11;
  logic id_12;
  assign id_10   = 1'b0;
  assign id_9[1] = 1'b0;
endmodule
