10:44:21
"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 10:44:23 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1212:23:1212:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:8:1216:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1681:7:1681:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1703:2:1703:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1285:7:1285:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:17:1110:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1083:12:1083:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1141:7:1141:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 10:44:23 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 10:44:23 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 10:44:37 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1212:23:1212:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:8:1216:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1681:7:1681:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1703:2:1703:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1285:7:1285:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:17:1110:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1083:12:1083:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1141:7:1141:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 10:44:37 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 10:44:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:09:19 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1212:23:1212:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:8:1216:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1681:7:1681:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1703:2:1703:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1285:7:1285:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:17:1110:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1083:12:1083:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1141:7:1141:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:09:19 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:09:19 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:12:23 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1212:23:1212:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:8:1216:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1681:7:1681:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1703:2:1703:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1285:7:1285:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:17:1110:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1083:12:1083:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1141:7:1141:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:12:23 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:12:23 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:12:50 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1202:23:1202:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1206:8:1206:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1671:7:1671:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1693:2:1693:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1275:7:1275:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1011:7:1011:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1053:6:1053:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1100:17:1100:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1073:12:1073:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1080:14:1080:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1081:16:1081:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1057:2:1057:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1057:2:1057:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1057:2:1057:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1057:2:1057:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Pruning unused register count_4(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockOut is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockOut contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockGO is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockGO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1131:7:1131:17|Synthesizing work.adc_to_fpga.student.
2 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:12:50 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:12:50 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:19:05 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1212:23:1212:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:8:1216:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1681:7:1681:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1703:2:1703:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1285:7:1285:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:17:1110:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1083:12:1083:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1141:7:1141:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:05 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:05 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:19:42 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1209:23:1209:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1213:8:1213:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1678:7:1678:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1700:2:1700:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1282:7:1282:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1018:7:1018:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1060:6:1060:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1107:17:1107:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1080:12:1080:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1087:14:1087:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1088:16:1088:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1138:7:1138:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:42 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:42 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:19:58 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1209:23:1209:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1213:8:1213:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1678:7:1678:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1700:2:1700:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1282:7:1282:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1018:7:1018:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1060:6:1060:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1107:17:1107:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1080:12:1080:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1087:14:1087:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1088:16:1088:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1138:7:1138:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:19:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:20:09 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1209:23:1209:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1213:8:1213:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1678:7:1678:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1700:2:1700:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1282:7:1282:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1018:7:1018:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1060:6:1060:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1107:17:1107:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1080:12:1080:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1087:14:1087:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1088:16:1088:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1138:7:1138:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:10 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:10 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:20:23 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1209:23:1209:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1213:8:1213:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1678:7:1678:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1700:2:1700:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1282:7:1282:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1018:7:1018:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1060:6:1060:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1107:17:1107:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1080:12:1080:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1087:14:1087:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1088:16:1088:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1064:2:1064:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(0) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(1) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(2) is not supported
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for sclk_in(3) is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal sclk_in(3 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Asynchronous load of non-constant data for go is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":974:3:974:4|Input data for signal go contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1138:7:1138:17|Synthesizing work.adc_to_fpga.student.
5 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:23 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:23 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:20:47 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1195:23:1195:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1199:8:1199:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1664:7:1664:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1686:2:1686:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1268:7:1268:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1004:7:1004:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1046:6:1046:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1093:17:1093:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1066:12:1066:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1073:14:1073:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1074:16:1074:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":935:8:935:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":936:8:936:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Signal sclk_in is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 0 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 1 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 2 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 3 of signal sclk_in is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockOut is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockOut contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockGO is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockGO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1124:7:1124:17|Synthesizing work.adc_to_fpga.student.
2 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:47 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:47 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:20:57 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":590:43:590:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":593:12:593:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1195:23:1195:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1199:8:1199:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1664:7:1664:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1686:2:1686:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1268:7:1268:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":655:4:655:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":625:7:625:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":687:7:687:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":817:7:817:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":853:8:853:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":340:7:340:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":743:7:743:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1004:7:1004:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1046:6:1046:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1093:17:1093:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1066:12:1066:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1073:14:1073:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1074:16:1074:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1050:2:1050:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":906:7:906:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":935:8:935:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":936:8:936:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Signal sclk_in is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 0 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 1 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 2 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":938:8:938:14|Bit 3 of signal sclk_in is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockOut is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockOut contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@E: CL126 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Asynchronous load of non-constant data for clockGO is not supported
@W: CL116 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Input data for signal clockGO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1124:7:1124:17|Synthesizing work.adc_to_fpga.student.
2 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:57 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:20:57 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Wed Jun 21 11:21:08 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":576:43:576:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":579:12:579:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1181:23:1181:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1185:8:1185:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1650:7:1650:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1672:2:1672:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1254:7:1254:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":611:7:611:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":641:4:641:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":641:4:641:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":611:7:611:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":673:7:673:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":803:7:803:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":839:8:839:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":326:7:326:15|Synthesizing work.cont_done.test.
Post processing for work.cont_done.test
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":729:7:729:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":990:7:990:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1032:6:1032:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1079:17:1079:27|Referenced variable fw_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1052:12:1052:18|Referenced variable aw_miso is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1059:14:1059:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1060:16:1060:26|Referenced variable af_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1036:2:1036:5|Latch generated from process for signal FR_CLOCK(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1036:2:1036:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1036:2:1036:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1036:2:1036:5|Latch generated from process for signal MISO; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":892:7:892:20|Synthesizing work.fram_writeread.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":921:8:921:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":922:8:922:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":923:8:923:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:8:924:14|Signal sclk_in is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:8:924:14|Bit 0 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:8:924:14|Bit 1 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:8:924:14|Bit 2 of signal sclk_in is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:8:924:14|Bit 3 of signal sclk_in is floating -- simulation mismatch possible.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Pruning unused register clockGO_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|Pruning unused register count_2(5 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|All reachable assignments to clockOut are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":293:2:293:3|All reachable assignments to MISO_IN are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1110:7:1110:17|Synthesizing work.adc_to_fpga.student.
Post processing for work.adc_to_fpga.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1159:2:1159:3|Pruning unused register done16_1. Make sure that there are no unused intermediate registers.
Post processing for work.maincircuit.struct
Post processing for work.ec5lp.struct
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1159:2:1159:3|Pruning register bits 3 to 1 of fram_clock(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1159:2:1159:3|Pruning register bits 3 to 1 of ncs_fram(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":249:8:249:10|Input SDO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":250:8:250:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":252:8:252:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":895:8:895:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":897:8:897:12|Input reset is unused.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Optimizing register bit count(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":843:2:843:3|Pruning register bits 18 to 5 of count(18 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":641:4:641:5|Optimizing register bit count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":641:4:641:5|Pruning register bit 5 of count(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":617:8:617:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":618:8:618:12|Input reset is unused.
@W: CL157 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1584:20:1584:25|Output cal has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":207:8:207:13|Input clk_en is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 21 11:21:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 21 11:21:08 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 21 11:21:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 21 11:21:09 2023

###########################################################]
Pre-mapping Report

# Wed Jun 21 11:21:09 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt 
Printing clock  summary report in "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1578:4:1578:6|Removing user instance I_DUT.U_9 because it is equivalent to instance I_DUT.U_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1584:20:1584:25|Tristate driver cal_1 (in view: work.mainCircuit(struct)) on net cal_1 (in view: work.mainCircuit(struct)) has its enable tied to GND.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1616:4:1616:7|Removing instance U_10 (in view: work.mainCircuit(struct)) of type view:work.freqDividerZ0(rtl) because it does not drive other instances.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1898:4:1898:6|Removing instance I28 (in view: work.EC5LP(struct)) of type view:work.logic1(sim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance clk_en (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist EC5LP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                             Clock                     Clock
Clock                            Frequency     Period        Type                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
EC5LP|fpga_sck_derived_clock     1.0 MHz       1000.000      derived (from EC5LP|iGCK_clk)     Autoconstr_clkgroup_0     38   
EC5LP|iGCK_clk                   1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     118  
System                           1.0 MHz       1000.000      system                            system_clkgroup           10   
TFF_1|q_int_derived_clock        1.0 MHz       1000.000      derived (from EC5LP|iGCK_clk)     Autoconstr_clkgroup_0     1    
==============================================================================================================================

@W: MT531 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1036:2:1036:5|Found signal identified as System clock which controls 10 sequential elements including I_DUT.U_5.FR_CLOCK[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1159:2:1159:3|Found inferred clock EC5LP|iGCK_clk which controls 118 sequential elements including I_DUT.U_6.count[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver cal_o_t[2] (in view: work.EC5LP(struct)) on net cal_o[2] (in view: work.EC5LP(struct)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 21 11:21:10 2023

###########################################################]
Map & Optimize Report

# Wed Jun 21 11:21:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1584:20:1584:25|Tristate driver cal_1 (in view: work.mainCircuit(struct)) on net cal_1 (in view: work.mainCircuit(struct)) has its enable tied to GND.
@N: MO111 :|Tristate driver cal_o_t[2] (in view: work.EC5LP(struct)) on net cal_o[2] (in view: work.EC5LP(struct)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":563:32:563:54|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":641:4:641:5|Found counter in view:work.mainCircuit(struct) instance U_2.count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1159:2:1159:3|Found counter in view:work.ADC_TO_FPGA(student) instance count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":551:4:551:5|Found counter in view:work.cont_done(test) instance count_memory[18:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":551:4:551:5|Found counter in view:work.cont_done(test) instance count_preTrig[18:0] 
@N: MF179 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":565:13:565:39|Found 19 by 19 bit equality operator ('==') done_Counter\.un16_go (in view: work.cont_done(test))
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":843:2:843:3|Found counter in view:work.memory_to_process(student) instance count[4:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1036:2:1036:5|Removing sequential instance I_DUT.U_5.FR_CLOCK[3] because it is equivalent to instance I_DUT.U_5.FR_CLOCK[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1036:2:1036:5|Removing sequential instance I_DUT.U_5.FR_CLOCK[2] because it is equivalent to instance I_DUT.U_5.FR_CLOCK[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1036:2:1036:5|Removing sequential instance I_DUT.U_5.FR_CLOCK[1] because it is equivalent to instance I_DUT.U_5.FR_CLOCK[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)

@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":762:4:762:5|Removing sequential instance I_DUT.U_12.valuePreTrig_rep_0[7:0] because it is equivalent to instance I_DUT.U_12.valuePreTrig_rep[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":762:4:762:5|Removing sequential instance I_DUT.U_12.valuePreTrig_rep[7:0] because it is equivalent to instance I_DUT.U_12.valuePreTrig[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_ret[3] (in view: ScratchLib.cell112(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_ret[2] (in view: ScratchLib.cell112(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_ret[1] (in view: ScratchLib.cell112(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_ret[0] (in view: ScratchLib.cell112(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF578 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1036:2:1036:5|Incompatible asynchronous control logic preventing generated clock conversion of I_DUT.U_5.FR_CLOCK[0] (in view: work.EC5LP(struct)).
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[3] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0_ret[3] (in view: ScratchLib.cell117(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m_0[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m_0[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m_0[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Removing sequential instance fpga_m_0[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1825:6:1825:7|Boundary register fpga_m_0[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -13.05ns		 363 /       175
   2		0h:00m:01s		   -13.05ns		 363 /       175

   3		0h:00m:01s		   -13.05ns		 363 /       175


   4		0h:00m:01s		   -13.05ns		 363 /       175
@N: FX1016 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":20:8:20:15|SB_GB_IO inserted on the port iGCK_clk.
@N: FX1017 :|SB_GB inserted on the net lsig_resetSynch_n_i.
@N: FX1017 :|SB_GB inserted on the net I_DUT.U_1.done_Counter\.un24_count_pretrig.
@N: FX1017 :|SB_GB inserted on the net I_DUT.U_1.memoryTrig_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_44.
@N: FX1017 :|SB_GB inserted on the net N_246.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

Warning: Found 7 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.FR_CLOCK_latch[0]
1) instance I_DUT.U_5.FR_CLOCK_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.U_5.FR_CLOCK_latch[0] (in view: work.EC5LP(struct))
    net        I_DUT.U_5.FR_CLOCK_latch[0]
    input  pin I_DUT.U_5.FR_CLOCK_latch_0[0]/I1
    instance   I_DUT.U_5.FR_CLOCK_latch_0[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_CLOCK_latch_0[0]/O
    net        o_fram_sclk_c[0]
    input  pin I_DUT.U_5.FR_CLOCK_latch[0]/I1
    instance   I_DUT.U_5.FR_CLOCK_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_CLOCK_latch[0]/O
    net        I_DUT.U_5.FR_CLOCK_latch[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[3]
2) instance I_DUT.U_5.FRAM_SDI_latch[3] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[3] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[3]
    input  pin I_DUT.U_5.FRAM_SDI_latch[3]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[3]/O
    net        o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[2]
3) instance I_DUT.U_5.FRAM_SDI_latch[2] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[2] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[2]
    input  pin I_DUT.U_5.FRAM_SDI_latch[2]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[2]/O
    net        o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[1]
4) instance I_DUT.U_5.FRAM_SDI_latch[1] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[1] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[1]
    input  pin I_DUT.U_5.FRAM_SDI_latch[1]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[1]/O
    net        o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[0]
5) instance I_DUT.U_5.FRAM_SDI_latch[0] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[0] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[0]
    input  pin I_DUT.U_5.FRAM_SDI_latch[0]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[0]/O
    net        o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_adc_sclk_c
6) instance I_DUT.U_5.ADC_CLOCK_latch (in view: work.EC5LP(struct)), output net o_adc_sclk_c (in view: work.EC5LP(struct))
    net        o_adc_sclk_c
    input  pin I_DUT.U_5.ADC_CLOCK_latch/I3
    instance   I_DUT.U_5.ADC_CLOCK_latch (cell SB_LUT4)
    output pin I_DUT.U_5.ADC_CLOCK_latch/O
    net        o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net o_fpga_miso_c
7) instance I_DUT.U_5.MISO_latch (in view: work.EC5LP(struct)), output net o_fpga_miso_c (in view: work.EC5LP(struct))
    net        o_fpga_miso_c
    input  pin I_DUT.U_5.MISO_latch/I1
    instance   I_DUT.U_5.MISO_latch (cell SB_LUT4)
    output pin I_DUT.U_5.MISO_latch/O
    net        o_fpga_miso_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)

@N: MT611 :|Automatically generated clock EC5LP|fpga_sck_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock TFF_1|q_int_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 175 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
39 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       iGCK_clk_ibuf_gb_io     SB_GB_IO               175        adc_sdo[0]     
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 139MB)

Writing Analyst data base C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 139MB)

Warning: Found 8 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fpga_miso_c
1) instance fpga_m_ret_8_RNI15MF (in view: work.MAIN_MUX(netlist)), output net o_fpga_miso_c (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fpga_miso_c
    input  pin I_DUT.U_5.fpga_m_ret_8_RNI15MF/I1
    instance   I_DUT.U_5.fpga_m_ret_8_RNI15MF (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_8_RNI15MF/O
    net        I_DUT.U_5.o_fpga_miso_c
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_adc_sclk_c
2) instance fpga_m_ret_11_RNINCCH (in view: work.MAIN_MUX(netlist)), output net o_adc_sclk_c (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_adc_sclk_c
    input  pin I_DUT.U_5.fpga_m_ret_11_RNINCCH/I3
    instance   I_DUT.U_5.fpga_m_ret_11_RNINCCH (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_11_RNINCCH/O
    net        I_DUT.U_5.o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[0]
3) instance fpga_m_ret_13_RNI8DQQ1 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1/I1
    instance   I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1/O
    net        I_DUT.U_5.o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[1]
4) instance fpga_m_ret_13_RNINI0M1 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_13_RNINI0M1/I1
    instance   I_DUT.U_5.fpga_m_ret_13_RNINI0M1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_13_RNINI0M1/O
    net        I_DUT.U_5.o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[2]
5) instance fpga_m_ret_13_RNI184O1 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_13_RNI184O1/I1
    instance   I_DUT.U_5.fpga_m_ret_13_RNI184O1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_13_RNI184O1/O
    net        I_DUT.U_5.o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[3]
6) instance fpga_m_ret_13_RNI5GFA2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_13_RNI5GFA2/I1
    instance   I_DUT.U_5.fpga_m_ret_13_RNI5GFA2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_13_RNI5GFA2/O
    net        I_DUT.U_5.o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.FR_CLOCK_latch[0]
7) instance fpga_m_ret_4_RNI7DGQ (in view: work.MAIN_MUX(netlist)), output net FR_CLOCK_latch[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.FR_CLOCK_latch[0]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNI0EC2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNI0EC2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNI0EC2/O
    net        I_DUT.U_5.o_fram_sclk_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_4_RNI7DGQ/I1
    instance   I_DUT.U_5.fpga_m_ret_4_RNI7DGQ (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_4_RNI7DGQ/O
    net        I_DUT.U_5.FR_CLOCK_latch[0]
@W: BN137 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":563:32:563:54|Found combinational loop during mapping at net I_DUT.U_1.mult1_un131_sum_i_0[8]
8) instance done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv (in view: work.cont_done(netlist)), output net mult1_un131_sum_i_0[8] (in view: work.cont_done(netlist))
    net        I_DUT.U_1.G_141
    input  pin I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv/I1
    instance   I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv (cell SB_LUT4)
    output pin I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv/O
    net        I_DUT.U_1.mult1_un131_sum_i_0[8]
End of loops
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1672:2:1672:7|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":563:32:564:56|Blackbox SB_MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock EC5LP|iGCK_clk with period 10.50ns. Please declare a user-defined clock on object "p:iGCK_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 21 11:21:12 2023
#


Top view:               EC5LP
Requested Frequency:    95.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -59.027

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     95.2 MHz      81.0 MHz      10.499        12.352        -1.853     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       1.0 MHz       1000.000      989.656       10.344     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System          System          |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
System          EC5LP|iGCK_clk  |  10.499      10.344    |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  System          |  10.499      -59.027   |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  EC5LP|iGCK_clk  |  10.499      -1.853    |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EC5LP|iGCK_clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival            
Instance                     Reference          Type         Pin     Net                Time        Slack  
                             Clock                                                                         
-----------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[16]     0.796       -59.027
I_DUT.U_1.memoryTrig[17]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[17]     0.796       -58.730
I_DUT.U_1.memoryTrig[18]     EC5LP|iGCK_clk     SB_DFFES     Q       CO2_0              0.796       -58.602
I_DUT.U_1.memoryTrig[15]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[15]     0.796       -56.871
I_DUT.U_1.memoryTrig[14]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[14]     0.796       -53.102
I_DUT.U_1.memoryTrig[13]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[13]     0.796       -48.010
I_DUT.U_1.memoryTrig[12]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[12]     0.796       -43.042
I_DUT.U_1.memoryTrig[11]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[11]     0.796       -38.074
I_DUT.U_1.memoryTrig[10]     EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[10]     0.796       -33.106
I_DUT.U_1.memoryTrig[9]      EC5LP|iGCK_clk     SB_DFFES     Q       memoryTrig[9]      0.796       -28.138
===========================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                          Required            
Instance                                       Reference          Type         Pin      Net                      Time         Slack  
                                               Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[0]     mult1_un138_sum_i[8]     10.499       -59.027
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[1]     mult1_un131_sum_i[8]     10.499       -56.091
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[2]     mult1_un124_sum_i[8]     10.499       -51.123
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[3]     mult1_un117_sum_i[8]     10.499       -46.155
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[4]     mult1_un110_sum_i[8]     10.499       -41.187
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[5]     mult1_un103_sum_i[8]     10.499       -36.219
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[6]     mult1_un96_sum_i[8]      10.499       -31.250
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[7]     mult1_un89_sum_i[8]      10.499       -26.282
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[8]     mult1_un82_sum_i[8]      10.499       -21.314
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     EC5LP|iGCK_clk     SB_MAC16     A[9]     mult1_un75_sum_i[8]      10.499       -16.346
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.499
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.499

    - Propagation time:                      69.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -59.027

    Number of logic level(s):                92
    Starting point:                          I_DUT.U_1.memoryTrig[16] / Q
    Ending point:                            I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / A[0]
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]                                                                 SB_DFFES     Q        Out     0.796     0.796       -         
memoryTrig[16]                                                                           Net          -        -       1.599     -           5         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      O        Out     0.661     3.056       -         
memoryTrig_i[16]                                                                         Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      I1       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      O        Out     0.589     5.017       -         
mult1_un47_sum_cry_3_s                                                                   Net          -        -       1.371     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      I0       In      -         6.388       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      O        Out     0.661     7.049       -         
mult1_un47_sum_l_fx[3]                                                                   Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     I0       In      -         7.954       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     CO       Out     0.380     8.334       -         
mult1_un54_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CI       In      -         8.348       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CO       Out     0.186     8.534       -         
mult1_un54_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CI       In      -         8.548       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CO       Out     0.186     8.734       -         
mult1_un54_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CI       In      -         8.748       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CO       Out     0.186     8.934       -         
mult1_un54_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      I1       In      -         9.320       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      O        Out     0.589     9.909       -         
mult1_un54_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      I0       In      -         11.280      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     11.941      -         
mult1_un54_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     I0       In      -         12.846      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     CO       Out     0.380     13.226      -         
mult1_un61_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CI       In      -         13.240      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CO       Out     0.186     13.426      -         
mult1_un61_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CI       In      -         13.440      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CO       Out     0.186     13.626      -         
mult1_un61_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CI       In      -         13.640      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CO       Out     0.186     13.826      -         
mult1_un61_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CI       In      -         13.840      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CO       Out     0.186     14.026      -         
mult1_un61_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      I3       In      -         14.412      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      O        Out     0.465     14.877      -         
mult1_un61_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      I0       In      -         16.248      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     16.909      -         
mult1_un61_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     I0       In      -         17.814      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     CO       Out     0.380     18.194      -         
mult1_un68_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CI       In      -         18.208      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CO       Out     0.186     18.394      -         
mult1_un68_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CI       In      -         18.408      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CO       Out     0.186     18.594      -         
mult1_un68_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CI       In      -         18.608      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CO       Out     0.186     18.794      -         
mult1_un68_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CI       In      -         18.808      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CO       Out     0.186     18.994      -         
mult1_un68_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      I3       In      -         19.380      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      O        Out     0.465     19.845      -         
mult1_un68_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      I0       In      -         21.216      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     21.878      -         
mult1_un68_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     I0       In      -         22.782      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     CO       Out     0.380     23.162      -         
mult1_un75_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CI       In      -         23.176      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CO       Out     0.186     23.362      -         
mult1_un75_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CI       In      -         23.376      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CO       Out     0.186     23.562      -         
mult1_un75_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CI       In      -         23.576      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CO       Out     0.186     23.762      -         
mult1_un75_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CI       In      -         23.776      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CO       Out     0.186     23.962      -         
mult1_un75_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      I3       In      -         24.348      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      O        Out     0.465     24.813      -         
mult1_un75_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      I0       In      -         26.184      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     26.846      -         
mult1_un75_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         27.751      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.380     28.130      -         
mult1_un82_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         28.144      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.186     28.330      -         
mult1_un82_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CI       In      -         28.344      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CO       Out     0.186     28.530      -         
mult1_un82_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CI       In      -         28.544      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CO       Out     0.186     28.730      -         
mult1_un82_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CI       In      -         28.744      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CO       Out     0.186     28.930      -         
mult1_un82_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      I3       In      -         29.316      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      O        Out     0.465     29.781      -         
mult1_un82_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      I0       In      -         31.152      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     31.814      -         
mult1_un82_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     I0       In      -         32.719      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.380     33.098      -         
mult1_un89_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         33.112      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.186     33.298      -         
mult1_un89_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CI       In      -         33.312      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CO       Out     0.186     33.498      -         
mult1_un89_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CI       In      -         33.512      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CO       Out     0.186     33.698      -         
mult1_un89_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CI       In      -         33.712      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CO       Out     0.186     33.898      -         
mult1_un89_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      I3       In      -         34.284      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      O        Out     0.465     34.749      -         
mult1_un89_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      I0       In      -         36.120      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     36.782      -         
mult1_un89_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     I0       In      -         37.687      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.380     38.066      -         
mult1_un96_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         38.080      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.186     38.266      -         
mult1_un96_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CI       In      -         38.280      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CO       Out     0.186     38.466      -         
mult1_un96_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CI       In      -         38.480      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CO       Out     0.186     38.666      -         
mult1_un96_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CI       In      -         38.680      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CO       Out     0.186     38.866      -         
mult1_un96_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      I3       In      -         39.252      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      O        Out     0.465     39.717      -         
mult1_un96_sum_s_8                                                                       Net          -        -       1.371     -           9         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      I0       In      -         41.088      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     41.750      -         
mult1_un96_sum_i_0[8]                                                                    Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     I0       In      -         42.655      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.380     43.034      -         
mult1_un103_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         43.048      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.186     43.234      -         
mult1_un103_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CI       In      -         43.248      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CO       Out     0.186     43.434      -         
mult1_un103_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CI       In      -         43.448      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CO       Out     0.186     43.634      -         
mult1_un103_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CI       In      -         43.648      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CO       Out     0.186     43.834      -         
mult1_un103_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      I3       In      -         44.220      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      O        Out     0.465     44.685      -         
mult1_un103_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      I0       In      -         46.057      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     46.718      -         
mult1_un103_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     I0       In      -         47.623      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.380     48.002      -         
mult1_un110_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         48.017      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.186     48.203      -         
mult1_un110_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CI       In      -         48.217      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CO       Out     0.186     48.403      -         
mult1_un110_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CI       In      -         48.416      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CO       Out     0.186     48.602      -         
mult1_un110_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CI       In      -         48.617      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CO       Out     0.186     48.803      -         
mult1_un110_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      I3       In      -         49.188      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      O        Out     0.465     49.654      -         
mult1_un110_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      I0       In      -         51.025      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     51.686      -         
mult1_un110_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     I0       In      -         52.591      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.380     52.971      -         
mult1_un117_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         52.985      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.186     53.171      -         
mult1_un117_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CI       In      -         53.185      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CO       Out     0.186     53.371      -         
mult1_un117_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CI       In      -         53.385      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CO       Out     0.186     53.571      -         
mult1_un117_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CI       In      -         53.585      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CO       Out     0.186     53.771      -         
mult1_un117_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      I3       In      -         54.157      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      O        Out     0.465     54.622      -         
mult1_un117_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      I0       In      -         55.993      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     56.654      -         
mult1_un117_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     I0       In      -         57.559      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.380     57.939      -         
mult1_un124_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         57.953      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.186     58.139      -         
mult1_un124_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CI       In      -         58.153      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CO       Out     0.186     58.339      -         
mult1_un124_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CI       In      -         58.353      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CO       Out     0.186     58.539      -         
mult1_un124_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CI       In      -         58.553      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CO       Out     0.186     58.739      -         
mult1_un124_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      I3       In      -         59.125      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      O        Out     0.465     59.590      -         
mult1_un124_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      I0       In      -         60.961      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     61.622      -         
mult1_un124_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     I0       In      -         62.527      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.380     62.907      -         
mult1_un131_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         62.921      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.186     63.107      -         
mult1_un131_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CI       In      -         63.121      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CO       Out     0.186     63.307      -         
mult1_un131_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CI       In      -         63.321      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CO       Out     0.186     63.507      -         
mult1_un131_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CI       In      -         63.521      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CO       Out     0.186     63.707      -         
mult1_un131_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      I3       In      -         64.093      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      O        Out     0.465     64.558      -         
mult1_un131_sum_s_8                                                                      Net          -        -       1.371     -           5         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      I0       In      -         65.929      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      O        Out     0.661     66.590      -         
mult1_un131_sum_i_0[8]                                                                   Net          -        -       0.905     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     I0       In      -         67.495      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.380     67.875      -         
mult1_un138_sum_cry_3                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         67.889      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.186     68.075      -         
mult1_un138_sum_cry_4                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CI       In      -         68.089      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CO       Out     0.186     68.275      -         
mult1_un138_sum_cry_5                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CI       In      -         68.289      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CO       Out     0.186     68.475      -         
mult1_un138_sum_cry_6                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CI       In      -         68.489      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CO       Out     0.186     68.675      -         
mult1_un138_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      I3       In      -         69.061      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      O        Out     0.465     69.526      -         
mult1_un138_sum_i[8]                                                                     Net          -        -       0.000     -           1         
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]                                               SB_MAC16     A[0]     In      -         69.526      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 69.526 is 31.236(44.9%) logic and 38.290(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.499
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.499

    - Propagation time:                      69.501
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -59.002

    Number of logic level(s):                92
    Starting point:                          I_DUT.U_1.memoryTrig[16] / Q
    Ending point:                            I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / A[0]
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]                                                                 SB_DFFES     Q        Out     0.796     0.796       -         
memoryTrig[16]                                                                           Net          -        -       1.599     -           5         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      O        Out     0.661     3.056       -         
memoryTrig_i[16]                                                                         Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_c          SB_CARRY     I0       In      -         3.961       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_c          SB_CARRY     CO       Out     0.380     4.341       -         
mult1_un47_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_4_c          SB_CARRY     CI       In      -         4.355       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_4_c          SB_CARRY     CO       Out     0.186     4.541       -         
mult1_un47_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_5_c          SB_CARRY     CI       In      -         4.555       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_5_c          SB_CARRY     CO       Out     0.186     4.741       -         
mult1_un47_sum_cry_5                                                                     Net          -        -       0.386     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_6_s          SB_LUT4      I3       In      -         5.127       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_6_s          SB_LUT4      O        Out     0.465     5.592       -         
mult1_un47_sum_cry_6_s                                                                   Net          -        -       1.371     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[6]          SB_LUT4      I0       In      -         6.963       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[6]          SB_LUT4      O        Out     0.661     7.625       -         
mult1_un47_sum_l_fx[6]                                                                   Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     I0       In      -         8.530       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CO       Out     0.380     8.909       -         
mult1_un54_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      I1       In      -         9.295       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      O        Out     0.589     9.884       -         
mult1_un54_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      I0       In      -         11.255      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     11.917      -         
mult1_un54_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     I0       In      -         12.822      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     CO       Out     0.380     13.201      -         
mult1_un61_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CI       In      -         13.215      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CO       Out     0.186     13.401      -         
mult1_un61_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CI       In      -         13.415      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CO       Out     0.186     13.601      -         
mult1_un61_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CI       In      -         13.615      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CO       Out     0.186     13.801      -         
mult1_un61_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CI       In      -         13.815      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CO       Out     0.186     14.001      -         
mult1_un61_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      I3       In      -         14.387      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      O        Out     0.465     14.852      -         
mult1_un61_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      I0       In      -         16.223      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     16.885      -         
mult1_un61_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     I0       In      -         17.790      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     CO       Out     0.380     18.169      -         
mult1_un68_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CI       In      -         18.183      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CO       Out     0.186     18.369      -         
mult1_un68_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CI       In      -         18.383      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CO       Out     0.186     18.569      -         
mult1_un68_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CI       In      -         18.583      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CO       Out     0.186     18.769      -         
mult1_un68_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CI       In      -         18.783      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CO       Out     0.186     18.969      -         
mult1_un68_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      I3       In      -         19.355      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      O        Out     0.465     19.820      -         
mult1_un68_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      I0       In      -         21.191      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     21.853      -         
mult1_un68_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     I0       In      -         22.758      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     CO       Out     0.380     23.137      -         
mult1_un75_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CI       In      -         23.151      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CO       Out     0.186     23.337      -         
mult1_un75_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CI       In      -         23.351      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CO       Out     0.186     23.537      -         
mult1_un75_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CI       In      -         23.551      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CO       Out     0.186     23.737      -         
mult1_un75_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CI       In      -         23.751      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CO       Out     0.186     23.937      -         
mult1_un75_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      I3       In      -         24.323      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      O        Out     0.465     24.788      -         
mult1_un75_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      I0       In      -         26.160      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     26.821      -         
mult1_un75_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         27.726      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.380     28.105      -         
mult1_un82_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         28.119      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.186     28.305      -         
mult1_un82_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CI       In      -         28.320      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CO       Out     0.186     28.506      -         
mult1_un82_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CI       In      -         28.520      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CO       Out     0.186     28.706      -         
mult1_un82_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CI       In      -         28.720      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CO       Out     0.186     28.906      -         
mult1_un82_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      I3       In      -         29.291      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      O        Out     0.465     29.757      -         
mult1_un82_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      I0       In      -         31.128      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     31.789      -         
mult1_un82_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     I0       In      -         32.694      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.380     33.074      -         
mult1_un89_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         33.088      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.186     33.274      -         
mult1_un89_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CI       In      -         33.288      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CO       Out     0.186     33.474      -         
mult1_un89_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CI       In      -         33.488      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CO       Out     0.186     33.674      -         
mult1_un89_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CI       In      -         33.688      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CO       Out     0.186     33.874      -         
mult1_un89_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      I3       In      -         34.260      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      O        Out     0.465     34.725      -         
mult1_un89_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      I0       In      -         36.096      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     36.757      -         
mult1_un89_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     I0       In      -         37.662      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.380     38.042      -         
mult1_un96_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         38.056      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.186     38.242      -         
mult1_un96_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CI       In      -         38.256      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CO       Out     0.186     38.442      -         
mult1_un96_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CI       In      -         38.456      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CO       Out     0.186     38.642      -         
mult1_un96_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CI       In      -         38.656      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CO       Out     0.186     38.842      -         
mult1_un96_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      I3       In      -         39.228      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      O        Out     0.465     39.693      -         
mult1_un96_sum_s_8                                                                       Net          -        -       1.371     -           9         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      I0       In      -         41.064      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     41.725      -         
mult1_un96_sum_i_0[8]                                                                    Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     I0       In      -         42.630      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.380     43.010      -         
mult1_un103_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         43.024      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.186     43.210      -         
mult1_un103_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CI       In      -         43.224      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CO       Out     0.186     43.410      -         
mult1_un103_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CI       In      -         43.424      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CO       Out     0.186     43.610      -         
mult1_un103_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CI       In      -         43.624      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CO       Out     0.186     43.810      -         
mult1_un103_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      I3       In      -         44.196      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      O        Out     0.465     44.661      -         
mult1_un103_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      I0       In      -         46.032      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     46.693      -         
mult1_un103_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     I0       In      -         47.598      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.380     47.978      -         
mult1_un110_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         47.992      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.186     48.178      -         
mult1_un110_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CI       In      -         48.192      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CO       Out     0.186     48.378      -         
mult1_un110_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CI       In      -         48.392      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CO       Out     0.186     48.578      -         
mult1_un110_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CI       In      -         48.592      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CO       Out     0.186     48.778      -         
mult1_un110_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      I3       In      -         49.164      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      O        Out     0.465     49.629      -         
mult1_un110_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      I0       In      -         51.000      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     51.661      -         
mult1_un110_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     I0       In      -         52.566      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.380     52.946      -         
mult1_un117_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         52.960      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.186     53.146      -         
mult1_un117_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CI       In      -         53.160      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CO       Out     0.186     53.346      -         
mult1_un117_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CI       In      -         53.360      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CO       Out     0.186     53.546      -         
mult1_un117_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CI       In      -         53.560      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CO       Out     0.186     53.746      -         
mult1_un117_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      I3       In      -         54.132      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      O        Out     0.465     54.597      -         
mult1_un117_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      I0       In      -         55.968      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     56.630      -         
mult1_un117_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     I0       In      -         57.535      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.380     57.914      -         
mult1_un124_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         57.928      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.186     58.114      -         
mult1_un124_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CI       In      -         58.128      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CO       Out     0.186     58.314      -         
mult1_un124_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CI       In      -         58.328      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CO       Out     0.186     58.514      -         
mult1_un124_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CI       In      -         58.528      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CO       Out     0.186     58.714      -         
mult1_un124_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      I3       In      -         59.100      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      O        Out     0.465     59.565      -         
mult1_un124_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      I0       In      -         60.936      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     61.598      -         
mult1_un124_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     I0       In      -         62.503      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.380     62.882      -         
mult1_un131_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         62.896      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.186     63.082      -         
mult1_un131_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CI       In      -         63.096      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CO       Out     0.186     63.282      -         
mult1_un131_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CI       In      -         63.296      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CO       Out     0.186     63.482      -         
mult1_un131_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CI       In      -         63.496      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CO       Out     0.186     63.682      -         
mult1_un131_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      I3       In      -         64.068      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      O        Out     0.465     64.533      -         
mult1_un131_sum_s_8                                                                      Net          -        -       1.371     -           5         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      I0       In      -         65.904      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      O        Out     0.661     66.566      -         
mult1_un131_sum_i_0[8]                                                                   Net          -        -       0.905     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     I0       In      -         67.471      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.380     67.850      -         
mult1_un138_sum_cry_3                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         67.864      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.186     68.050      -         
mult1_un138_sum_cry_4                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CI       In      -         68.064      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CO       Out     0.186     68.250      -         
mult1_un138_sum_cry_5                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CI       In      -         68.264      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CO       Out     0.186     68.450      -         
mult1_un138_sum_cry_6                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CI       In      -         68.464      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CO       Out     0.186     68.650      -         
mult1_un138_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      I3       In      -         69.036      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      O        Out     0.465     69.501      -         
mult1_un138_sum_i[8]                                                                     Net          -        -       0.000     -           1         
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]                                               SB_MAC16     A[0]     In      -         69.501      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 69.501 is 31.305(45.0%) logic and 38.196(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.499
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.499

    - Propagation time:                      69.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -58.954

    Number of logic level(s):                92
    Starting point:                          I_DUT.U_1.memoryTrig[16] / Q
    Ending point:                            I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / A[0]
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]                                                                 SB_DFFES     Q        Out     0.796     0.796       -         
memoryTrig[16]                                                                           Net          -        -       1.599     -           5         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      O        Out     0.661     3.056       -         
memoryTrig_i[16]                                                                         Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      I1       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      O        Out     0.589     5.017       -         
mult1_un47_sum_cry_3_s                                                                   Net          -        -       1.371     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      I1       In      -         6.388       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      O        Out     0.589     6.977       -         
mult1_un47_sum_l_fx[3]                                                                   Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     I0       In      -         7.882       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     CO       Out     0.380     8.261       -         
mult1_un54_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CI       In      -         8.275       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CO       Out     0.186     8.461       -         
mult1_un54_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CI       In      -         8.475       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CO       Out     0.186     8.661       -         
mult1_un54_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CI       In      -         8.675       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CO       Out     0.186     8.861       -         
mult1_un54_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      I1       In      -         9.247       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      O        Out     0.589     9.836       -         
mult1_un54_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      I0       In      -         11.208      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     11.869      -         
mult1_un54_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     I0       In      -         12.774      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     CO       Out     0.380     13.153      -         
mult1_un61_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CI       In      -         13.168      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CO       Out     0.186     13.354      -         
mult1_un61_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CI       In      -         13.368      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CO       Out     0.186     13.554      -         
mult1_un61_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CI       In      -         13.568      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CO       Out     0.186     13.754      -         
mult1_un61_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CI       In      -         13.768      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CO       Out     0.186     13.954      -         
mult1_un61_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      I3       In      -         14.339      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      O        Out     0.465     14.805      -         
mult1_un61_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      I0       In      -         16.176      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     16.837      -         
mult1_un61_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     I0       In      -         17.742      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     CO       Out     0.380     18.122      -         
mult1_un68_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CI       In      -         18.136      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CO       Out     0.186     18.322      -         
mult1_un68_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CI       In      -         18.336      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CO       Out     0.186     18.522      -         
mult1_un68_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CI       In      -         18.536      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CO       Out     0.186     18.722      -         
mult1_un68_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CI       In      -         18.736      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CO       Out     0.186     18.922      -         
mult1_un68_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      I3       In      -         19.308      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      O        Out     0.465     19.773      -         
mult1_un68_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      I0       In      -         21.144      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     21.805      -         
mult1_un68_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     I0       In      -         22.710      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     CO       Out     0.380     23.090      -         
mult1_un75_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CI       In      -         23.104      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CO       Out     0.186     23.290      -         
mult1_un75_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CI       In      -         23.304      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CO       Out     0.186     23.490      -         
mult1_un75_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CI       In      -         23.504      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CO       Out     0.186     23.690      -         
mult1_un75_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CI       In      -         23.704      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CO       Out     0.186     23.890      -         
mult1_un75_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      I3       In      -         24.276      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      O        Out     0.465     24.741      -         
mult1_un75_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      I0       In      -         26.112      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     26.773      -         
mult1_un75_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         27.678      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.380     28.058      -         
mult1_un82_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         28.072      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.186     28.258      -         
mult1_un82_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CI       In      -         28.272      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CO       Out     0.186     28.458      -         
mult1_un82_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CI       In      -         28.472      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CO       Out     0.186     28.658      -         
mult1_un82_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CI       In      -         28.672      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CO       Out     0.186     28.858      -         
mult1_un82_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      I3       In      -         29.244      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      O        Out     0.465     29.709      -         
mult1_un82_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      I0       In      -         31.080      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     31.741      -         
mult1_un82_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     I0       In      -         32.646      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.380     33.026      -         
mult1_un89_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         33.040      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.186     33.226      -         
mult1_un89_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CI       In      -         33.240      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CO       Out     0.186     33.426      -         
mult1_un89_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CI       In      -         33.440      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CO       Out     0.186     33.626      -         
mult1_un89_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CI       In      -         33.640      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CO       Out     0.186     33.826      -         
mult1_un89_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      I3       In      -         34.212      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      O        Out     0.465     34.677      -         
mult1_un89_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      I0       In      -         36.048      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     36.709      -         
mult1_un89_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     I0       In      -         37.615      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.380     37.994      -         
mult1_un96_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         38.008      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.186     38.194      -         
mult1_un96_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CI       In      -         38.208      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CO       Out     0.186     38.394      -         
mult1_un96_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CI       In      -         38.408      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CO       Out     0.186     38.594      -         
mult1_un96_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CI       In      -         38.608      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CO       Out     0.186     38.794      -         
mult1_un96_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      I3       In      -         39.180      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      O        Out     0.465     39.645      -         
mult1_un96_sum_s_8                                                                       Net          -        -       1.371     -           9         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      I0       In      -         41.016      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     41.678      -         
mult1_un96_sum_i_0[8]                                                                    Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     I0       In      -         42.583      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.380     42.962      -         
mult1_un103_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         42.976      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.186     43.162      -         
mult1_un103_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CI       In      -         43.176      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CO       Out     0.186     43.362      -         
mult1_un103_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CI       In      -         43.376      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CO       Out     0.186     43.562      -         
mult1_un103_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CI       In      -         43.576      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CO       Out     0.186     43.762      -         
mult1_un103_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      I3       In      -         44.148      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      O        Out     0.465     44.613      -         
mult1_un103_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      I0       In      -         45.984      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     46.646      -         
mult1_un103_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     I0       In      -         47.551      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.380     47.930      -         
mult1_un110_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         47.944      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.186     48.130      -         
mult1_un110_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CI       In      -         48.144      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CO       Out     0.186     48.330      -         
mult1_un110_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CI       In      -         48.344      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CO       Out     0.186     48.530      -         
mult1_un110_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CI       In      -         48.544      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CO       Out     0.186     48.730      -         
mult1_un110_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      I3       In      -         49.116      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      O        Out     0.465     49.581      -         
mult1_un110_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      I0       In      -         50.952      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     51.614      -         
mult1_un110_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     I0       In      -         52.519      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.380     52.898      -         
mult1_un117_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         52.912      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.186     53.098      -         
mult1_un117_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CI       In      -         53.112      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CO       Out     0.186     53.298      -         
mult1_un117_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CI       In      -         53.312      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CO       Out     0.186     53.498      -         
mult1_un117_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CI       In      -         53.512      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CO       Out     0.186     53.698      -         
mult1_un117_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      I3       In      -         54.084      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      O        Out     0.465     54.549      -         
mult1_un117_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      I0       In      -         55.920      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     56.582      -         
mult1_un117_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     I0       In      -         57.487      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.380     57.866      -         
mult1_un124_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         57.880      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.186     58.066      -         
mult1_un124_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CI       In      -         58.080      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CO       Out     0.186     58.266      -         
mult1_un124_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CI       In      -         58.280      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CO       Out     0.186     58.466      -         
mult1_un124_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CI       In      -         58.480      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CO       Out     0.186     58.666      -         
mult1_un124_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      I3       In      -         59.052      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      O        Out     0.465     59.517      -         
mult1_un124_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      I0       In      -         60.889      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     61.550      -         
mult1_un124_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     I0       In      -         62.455      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.380     62.834      -         
mult1_un131_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         62.849      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.186     63.035      -         
mult1_un131_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CI       In      -         63.048      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CO       Out     0.186     63.234      -         
mult1_un131_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CI       In      -         63.249      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CO       Out     0.186     63.435      -         
mult1_un131_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CI       In      -         63.449      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CO       Out     0.186     63.635      -         
mult1_un131_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      I3       In      -         64.020      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      O        Out     0.465     64.486      -         
mult1_un131_sum_s_8                                                                      Net          -        -       1.371     -           5         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      I0       In      -         65.857      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      O        Out     0.661     66.518      -         
mult1_un131_sum_i_0[8]                                                                   Net          -        -       0.905     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     I0       In      -         67.423      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.380     67.803      -         
mult1_un138_sum_cry_3                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         67.817      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.186     68.003      -         
mult1_un138_sum_cry_4                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CI       In      -         68.017      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CO       Out     0.186     68.203      -         
mult1_un138_sum_cry_5                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CI       In      -         68.217      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CO       Out     0.186     68.403      -         
mult1_un138_sum_cry_6                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CI       In      -         68.417      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CO       Out     0.186     68.603      -         
mult1_un138_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      I3       In      -         68.989      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      O        Out     0.465     69.454      -         
mult1_un138_sum_i[8]                                                                     Net          -        -       0.000     -           1         
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]                                               SB_MAC16     A[0]     In      -         69.454      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 69.454 is 31.164(44.9%) logic and 38.290(55.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.499
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.499

    - Propagation time:                      69.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -58.930

    Number of logic level(s):                92
    Starting point:                          I_DUT.U_1.memoryTrig[16] / Q
    Ending point:                            I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / A[0]
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]                                                                 SB_DFFES     Q        Out     0.796     0.796       -         
memoryTrig[16]                                                                           Net          -        -       1.599     -           5         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      O        Out     0.661     3.056       -         
memoryTrig_i[16]                                                                         Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_c          SB_CARRY     I0       In      -         3.961       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_c          SB_CARRY     CO       Out     0.380     4.341       -         
mult1_un47_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_4_c          SB_CARRY     CI       In      -         4.355       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_4_c          SB_CARRY     CO       Out     0.186     4.541       -         
mult1_un47_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_5_c          SB_CARRY     CI       In      -         4.555       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_5_c          SB_CARRY     CO       Out     0.186     4.741       -         
mult1_un47_sum_cry_5                                                                     Net          -        -       0.386     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_6_s          SB_LUT4      I3       In      -         5.127       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_6_s          SB_LUT4      O        Out     0.465     5.592       -         
mult1_un47_sum_cry_6_s                                                                   Net          -        -       1.371     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[6]          SB_LUT4      I1       In      -         6.963       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[6]          SB_LUT4      O        Out     0.589     7.552       -         
mult1_un47_sum_l_fx[6]                                                                   Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     I0       In      -         8.457       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CO       Out     0.380     8.837       -         
mult1_un54_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      I1       In      -         9.223       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      O        Out     0.589     9.812       -         
mult1_un54_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      I0       In      -         11.183      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     11.844      -         
mult1_un54_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     I0       In      -         12.749      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_3_c          SB_CARRY     CO       Out     0.380     13.129      -         
mult1_un61_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CI       In      -         13.143      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CO       Out     0.186     13.329      -         
mult1_un61_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CI       In      -         13.343      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CO       Out     0.186     13.529      -         
mult1_un61_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CI       In      -         13.543      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CO       Out     0.186     13.729      -         
mult1_un61_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CI       In      -         13.743      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CO       Out     0.186     13.929      -         
mult1_un61_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      I3       In      -         14.315      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      O        Out     0.465     14.780      -         
mult1_un61_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      I0       In      -         16.151      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     16.813      -         
mult1_un61_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     I0       In      -         17.718      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     CO       Out     0.380     18.097      -         
mult1_un68_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CI       In      -         18.111      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CO       Out     0.186     18.297      -         
mult1_un68_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CI       In      -         18.311      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CO       Out     0.186     18.497      -         
mult1_un68_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CI       In      -         18.511      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CO       Out     0.186     18.697      -         
mult1_un68_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CI       In      -         18.711      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CO       Out     0.186     18.897      -         
mult1_un68_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      I3       In      -         19.283      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      O        Out     0.465     19.748      -         
mult1_un68_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      I0       In      -         21.119      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     21.781      -         
mult1_un68_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     I0       In      -         22.686      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     CO       Out     0.380     23.065      -         
mult1_un75_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CI       In      -         23.079      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CO       Out     0.186     23.265      -         
mult1_un75_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CI       In      -         23.279      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CO       Out     0.186     23.465      -         
mult1_un75_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CI       In      -         23.479      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CO       Out     0.186     23.665      -         
mult1_un75_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CI       In      -         23.679      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CO       Out     0.186     23.865      -         
mult1_un75_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      I3       In      -         24.251      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      O        Out     0.465     24.716      -         
mult1_un75_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      I0       In      -         26.087      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     26.749      -         
mult1_un75_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         27.654      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.380     28.033      -         
mult1_un82_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         28.047      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.186     28.233      -         
mult1_un82_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CI       In      -         28.247      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CO       Out     0.186     28.433      -         
mult1_un82_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CI       In      -         28.447      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CO       Out     0.186     28.633      -         
mult1_un82_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CI       In      -         28.647      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CO       Out     0.186     28.833      -         
mult1_un82_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      I3       In      -         29.219      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      O        Out     0.465     29.684      -         
mult1_un82_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      I0       In      -         31.055      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     31.717      -         
mult1_un82_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     I0       In      -         32.622      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.380     33.001      -         
mult1_un89_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         33.015      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.186     33.201      -         
mult1_un89_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CI       In      -         33.215      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CO       Out     0.186     33.401      -         
mult1_un89_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CI       In      -         33.415      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CO       Out     0.186     33.601      -         
mult1_un89_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CI       In      -         33.615      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CO       Out     0.186     33.801      -         
mult1_un89_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      I3       In      -         34.187      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      O        Out     0.465     34.652      -         
mult1_un89_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      I0       In      -         36.023      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     36.685      -         
mult1_un89_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     I0       In      -         37.590      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.380     37.969      -         
mult1_un96_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         37.983      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.186     38.169      -         
mult1_un96_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CI       In      -         38.183      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CO       Out     0.186     38.369      -         
mult1_un96_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CI       In      -         38.383      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CO       Out     0.186     38.569      -         
mult1_un96_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CI       In      -         38.583      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CO       Out     0.186     38.769      -         
mult1_un96_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      I3       In      -         39.155      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      O        Out     0.465     39.621      -         
mult1_un96_sum_s_8                                                                       Net          -        -       1.371     -           9         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      I0       In      -         40.992      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     41.653      -         
mult1_un96_sum_i_0[8]                                                                    Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     I0       In      -         42.558      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.380     42.938      -         
mult1_un103_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         42.952      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.186     43.138      -         
mult1_un103_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CI       In      -         43.151      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CO       Out     0.186     43.337      -         
mult1_un103_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CI       In      -         43.352      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CO       Out     0.186     43.538      -         
mult1_un103_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CI       In      -         43.551      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CO       Out     0.186     43.737      -         
mult1_un103_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      I3       In      -         44.124      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      O        Out     0.465     44.589      -         
mult1_un103_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      I0       In      -         45.960      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     46.621      -         
mult1_un103_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     I0       In      -         47.526      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.380     47.906      -         
mult1_un110_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         47.920      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.186     48.106      -         
mult1_un110_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CI       In      -         48.120      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CO       Out     0.186     48.306      -         
mult1_un110_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CI       In      -         48.320      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CO       Out     0.186     48.506      -         
mult1_un110_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CI       In      -         48.520      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CO       Out     0.186     48.706      -         
mult1_un110_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      I3       In      -         49.092      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      O        Out     0.465     49.557      -         
mult1_un110_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      I0       In      -         50.928      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     51.589      -         
mult1_un110_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     I0       In      -         52.494      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.380     52.874      -         
mult1_un117_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         52.888      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.186     53.074      -         
mult1_un117_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CI       In      -         53.088      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CO       Out     0.186     53.274      -         
mult1_un117_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CI       In      -         53.288      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CO       Out     0.186     53.474      -         
mult1_un117_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CI       In      -         53.488      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CO       Out     0.186     53.674      -         
mult1_un117_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      I3       In      -         54.060      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      O        Out     0.465     54.525      -         
mult1_un117_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      I0       In      -         55.896      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     56.557      -         
mult1_un117_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     I0       In      -         57.462      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.380     57.842      -         
mult1_un124_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         57.856      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.186     58.042      -         
mult1_un124_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CI       In      -         58.056      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CO       Out     0.186     58.242      -         
mult1_un124_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CI       In      -         58.256      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CO       Out     0.186     58.442      -         
mult1_un124_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CI       In      -         58.456      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CO       Out     0.186     58.642      -         
mult1_un124_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      I3       In      -         59.028      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      O        Out     0.465     59.493      -         
mult1_un124_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      I0       In      -         60.864      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     61.525      -         
mult1_un124_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     I0       In      -         62.430      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.380     62.810      -         
mult1_un131_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         62.824      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.186     63.010      -         
mult1_un131_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CI       In      -         63.024      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CO       Out     0.186     63.210      -         
mult1_un131_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CI       In      -         63.224      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CO       Out     0.186     63.410      -         
mult1_un131_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CI       In      -         63.424      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CO       Out     0.186     63.610      -         
mult1_un131_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      I3       In      -         63.996      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      O        Out     0.465     64.461      -         
mult1_un131_sum_s_8                                                                      Net          -        -       1.371     -           5         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      I0       In      -         65.832      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      O        Out     0.661     66.493      -         
mult1_un131_sum_i_0[8]                                                                   Net          -        -       0.905     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     I0       In      -         67.398      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.380     67.778      -         
mult1_un138_sum_cry_3                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         67.792      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.186     67.978      -         
mult1_un138_sum_cry_4                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CI       In      -         67.992      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CO       Out     0.186     68.178      -         
mult1_un138_sum_cry_5                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CI       In      -         68.192      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CO       Out     0.186     68.378      -         
mult1_un138_sum_cry_6                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CI       In      -         68.392      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CO       Out     0.186     68.578      -         
mult1_un138_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      I3       In      -         68.964      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      O        Out     0.465     69.429      -         
mult1_un138_sum_i[8]                                                                     Net          -        -       0.000     -           1         
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]                                               SB_MAC16     A[0]     In      -         69.429      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 69.429 is 31.233(45.0%) logic and 38.196(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.499
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.499

    - Propagation time:                      69.326
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -58.827

    Number of logic level(s):                91
    Starting point:                          I_DUT.U_1.memoryTrig[16] / Q
    Ending point:                            I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / A[0]
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[16]                                                                 SB_DFFES     Q        Out     0.796     0.796       -         
memoryTrig[16]                                                                           Net          -        -       1.599     -           5         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      I0       In      -         2.395       -         
I_DUT.U_1.memoryTrig_RNI40R6[16]                                                         SB_LUT4      O        Out     0.661     3.056       -         
memoryTrig_i[16]                                                                         Net          -        -       1.371     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      I1       In      -         4.427       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_cry_3_s          SB_LUT4      O        Out     0.589     5.017       -         
mult1_un47_sum_cry_3_s                                                                   Net          -        -       1.371     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      I0       In      -         6.388       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un47_sum_l_fx[3]          SB_LUT4      O        Out     0.661     7.049       -         
mult1_un47_sum_l_fx[3]                                                                   Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     I0       In      -         7.954       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_4_c          SB_CARRY     CO       Out     0.380     8.334       -         
mult1_un54_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CI       In      -         8.348       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_5_c          SB_CARRY     CO       Out     0.186     8.534       -         
mult1_un54_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CI       In      -         8.548       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_6_c          SB_CARRY     CO       Out     0.186     8.734       -         
mult1_un54_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CI       In      -         8.748       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_cry_7_c          SB_CARRY     CO       Out     0.186     8.934       -         
mult1_un54_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      I1       In      -         9.320       -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_s_8              SB_LUT4      O        Out     0.589     9.909       -         
mult1_un54_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      I0       In      -         11.280      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un54_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     11.941      -         
mult1_un54_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     I0       In      -         12.846      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_4_c          SB_CARRY     CO       Out     0.380     13.226      -         
mult1_un61_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CI       In      -         13.240      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_5_c          SB_CARRY     CO       Out     0.186     13.426      -         
mult1_un61_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CI       In      -         13.440      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_6_c          SB_CARRY     CO       Out     0.186     13.626      -         
mult1_un61_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CI       In      -         13.640      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_cry_7_c          SB_CARRY     CO       Out     0.186     13.826      -         
mult1_un61_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      I3       In      -         14.212      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_s_8              SB_LUT4      O        Out     0.465     14.677      -         
mult1_un61_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      I0       In      -         16.048      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un61_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     16.709      -         
mult1_un61_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     I0       In      -         17.614      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_3_c          SB_CARRY     CO       Out     0.380     17.994      -         
mult1_un68_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CI       In      -         18.008      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_4_c          SB_CARRY     CO       Out     0.186     18.194      -         
mult1_un68_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CI       In      -         18.208      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_5_c          SB_CARRY     CO       Out     0.186     18.394      -         
mult1_un68_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CI       In      -         18.408      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_6_c          SB_CARRY     CO       Out     0.186     18.594      -         
mult1_un68_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CI       In      -         18.608      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_cry_7_c          SB_CARRY     CO       Out     0.186     18.794      -         
mult1_un68_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      I3       In      -         19.180      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_s_8              SB_LUT4      O        Out     0.465     19.645      -         
mult1_un68_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      I0       In      -         21.016      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un68_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     21.677      -         
mult1_un68_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     I0       In      -         22.583      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_3_c          SB_CARRY     CO       Out     0.380     22.962      -         
mult1_un75_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CI       In      -         22.976      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_4_c          SB_CARRY     CO       Out     0.186     23.162      -         
mult1_un75_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CI       In      -         23.176      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_5_c          SB_CARRY     CO       Out     0.186     23.362      -         
mult1_un75_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CI       In      -         23.376      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_6_c          SB_CARRY     CO       Out     0.186     23.562      -         
mult1_un75_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CI       In      -         23.576      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_cry_7_c          SB_CARRY     CO       Out     0.186     23.762      -         
mult1_un75_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      I3       In      -         24.148      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_s_8              SB_LUT4      O        Out     0.465     24.613      -         
mult1_un75_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      I0       In      -         25.984      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un75_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     26.646      -         
mult1_un75_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         27.551      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.380     27.930      -         
mult1_un82_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         27.944      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.186     28.130      -         
mult1_un82_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CI       In      -         28.144      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_5_c          SB_CARRY     CO       Out     0.186     28.330      -         
mult1_un82_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CI       In      -         28.344      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_6_c          SB_CARRY     CO       Out     0.186     28.530      -         
mult1_un82_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CI       In      -         28.544      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_cry_7_c          SB_CARRY     CO       Out     0.186     28.730      -         
mult1_un82_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      I3       In      -         29.116      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_s_8              SB_LUT4      O        Out     0.465     29.581      -         
mult1_un82_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      I0       In      -         30.952      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un82_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     31.614      -         
mult1_un82_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     I0       In      -         32.519      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.380     32.898      -         
mult1_un89_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         32.912      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.186     33.098      -         
mult1_un89_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CI       In      -         33.112      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_5_c          SB_CARRY     CO       Out     0.186     33.298      -         
mult1_un89_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CI       In      -         33.312      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_6_c          SB_CARRY     CO       Out     0.186     33.498      -         
mult1_un89_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CI       In      -         33.512      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_cry_7_c          SB_CARRY     CO       Out     0.186     33.698      -         
mult1_un89_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      I3       In      -         34.084      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_s_8              SB_LUT4      O        Out     0.465     34.549      -         
mult1_un89_sum_s_8                                                                       Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      I0       In      -         35.920      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un89_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     36.582      -         
mult1_un89_sum_i_0[8]                                                                    Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     I0       In      -         37.487      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.380     37.866      -         
mult1_un96_sum_cry_3                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         37.880      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.186     38.066      -         
mult1_un96_sum_cry_4                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CI       In      -         38.080      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_5_c          SB_CARRY     CO       Out     0.186     38.266      -         
mult1_un96_sum_cry_5                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CI       In      -         38.280      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_6_c          SB_CARRY     CO       Out     0.186     38.466      -         
mult1_un96_sum_cry_6                                                                     Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CI       In      -         38.480      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_cry_7_c          SB_CARRY     CO       Out     0.186     38.666      -         
mult1_un96_sum_cry_7                                                                     Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      I3       In      -         39.052      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_s_8              SB_LUT4      O        Out     0.465     39.517      -         
mult1_un96_sum_s_8                                                                       Net          -        -       1.371     -           9         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      I0       In      -         40.888      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un96_sum_sbtinv[8]        SB_LUT4      O        Out     0.661     41.550      -         
mult1_un96_sum_i_0[8]                                                                    Net          -        -       0.905     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     I0       In      -         42.455      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.380     42.834      -         
mult1_un103_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         42.848      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.186     43.034      -         
mult1_un103_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CI       In      -         43.048      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_5_c         SB_CARRY     CO       Out     0.186     43.234      -         
mult1_un103_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CI       In      -         43.248      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_6_c         SB_CARRY     CO       Out     0.186     43.434      -         
mult1_un103_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CI       In      -         43.448      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_cry_7_c         SB_CARRY     CO       Out     0.186     43.634      -         
mult1_un103_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      I3       In      -         44.020      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_s_8             SB_LUT4      O        Out     0.465     44.486      -         
mult1_un103_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      I0       In      -         45.856      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un103_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     46.518      -         
mult1_un103_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     I0       In      -         47.423      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.380     47.803      -         
mult1_un110_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         47.816      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.186     48.002      -         
mult1_un110_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CI       In      -         48.017      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_5_c         SB_CARRY     CO       Out     0.186     48.203      -         
mult1_un110_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CI       In      -         48.217      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_6_c         SB_CARRY     CO       Out     0.186     48.403      -         
mult1_un110_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CI       In      -         48.416      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_cry_7_c         SB_CARRY     CO       Out     0.186     48.602      -         
mult1_un110_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      I3       In      -         48.989      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_s_8             SB_LUT4      O        Out     0.465     49.454      -         
mult1_un110_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      I0       In      -         50.825      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un110_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     51.486      -         
mult1_un110_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     I0       In      -         52.391      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.380     52.771      -         
mult1_un117_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         52.785      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.186     52.971      -         
mult1_un117_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CI       In      -         52.985      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_5_c         SB_CARRY     CO       Out     0.186     53.171      -         
mult1_un117_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CI       In      -         53.185      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_6_c         SB_CARRY     CO       Out     0.186     53.371      -         
mult1_un117_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CI       In      -         53.385      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_cry_7_c         SB_CARRY     CO       Out     0.186     53.571      -         
mult1_un117_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      I3       In      -         53.957      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_s_8             SB_LUT4      O        Out     0.465     54.422      -         
mult1_un117_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      I0       In      -         55.793      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un117_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     56.454      -         
mult1_un117_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     I0       In      -         57.359      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.380     57.739      -         
mult1_un124_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         57.753      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.186     57.939      -         
mult1_un124_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CI       In      -         57.953      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_5_c         SB_CARRY     CO       Out     0.186     58.139      -         
mult1_un124_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CI       In      -         58.153      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_6_c         SB_CARRY     CO       Out     0.186     58.339      -         
mult1_un124_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CI       In      -         58.353      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_cry_7_c         SB_CARRY     CO       Out     0.186     58.539      -         
mult1_un124_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      I3       In      -         58.925      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_s_8             SB_LUT4      O        Out     0.465     59.390      -         
mult1_un124_sum_s_8                                                                      Net          -        -       1.371     -           7         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      I0       In      -         60.761      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un124_sum_sbtinv[8]       SB_LUT4      O        Out     0.661     61.422      -         
mult1_un124_sum_i_0[8]                                                                   Net          -        -       0.905     -           6         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     I0       In      -         62.327      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.380     62.707      -         
mult1_un131_sum_cry_3                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         62.721      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.186     62.907      -         
mult1_un131_sum_cry_4                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CI       In      -         62.921      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_5_c         SB_CARRY     CO       Out     0.186     63.107      -         
mult1_un131_sum_cry_5                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CI       In      -         63.121      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_6_c         SB_CARRY     CO       Out     0.186     63.307      -         
mult1_un131_sum_cry_6                                                                    Net          -        -       0.014     -           2         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CI       In      -         63.321      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_cry_7_c         SB_CARRY     CO       Out     0.186     63.507      -         
mult1_un131_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      I3       In      -         63.893      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un131_sum_s_8             SB_LUT4      O        Out     0.465     64.358      -         
mult1_un131_sum_s_8                                                                      Net          -        -       1.371     -           5         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      I0       In      -         65.729      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c_inv     SB_LUT4      O        Out     0.661     66.390      -         
mult1_un131_sum_i_0[8]                                                                   Net          -        -       0.905     -           4         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     I0       In      -         67.295      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.380     67.675      -         
mult1_un138_sum_cry_3                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         67.689      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.186     67.875      -         
mult1_un138_sum_cry_4                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CI       In      -         67.889      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_5_c         SB_CARRY     CO       Out     0.186     68.075      -         
mult1_un138_sum_cry_5                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CI       In      -         68.089      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_6_c         SB_CARRY     CO       Out     0.186     68.275      -         
mult1_un138_sum_cry_6                                                                    Net          -        -       0.014     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CI       In      -         68.289      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_cry_7_c         SB_CARRY     CO       Out     0.186     68.475      -         
mult1_un138_sum_cry_7                                                                    Net          -        -       0.386     -           1         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      I3       In      -         68.861      -         
I_DUT.U_1.done_Counter\.un4_memorytrig.if_generate_plus\.mult1_un138_sum_i[8]            SB_LUT4      O        Out     0.465     69.326      -         
mult1_un138_sum_i[8]                                                                     Net          -        -       0.000     -           1         
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]                                               SB_MAC16     A[0]     In      -         69.326      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 69.326 is 31.050(44.8%) logic and 38.276(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                     Arrival           
Instance                                       Reference     Type         Pin      Net      Time        Slack 
                                               Clock                                                          
--------------------------------------------------------------------------------------------------------------
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[0]     O[0]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[1]     O[1]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[2]     O[2]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[3]     O[3]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[4]     O[4]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[5]     O[5]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[6]     O[6]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[7]     O[7]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[8]     O[8]     0.000       10.344
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     System        SB_MAC16     O[9]     O[9]     0.000       10.344
==============================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                    Required           
Instance                    Reference     Type         Pin     Net      Time         Slack 
                            Clock                                                          
-------------------------------------------------------------------------------------------
I_DUT.U_1.memoryTrig[0]     System        SB_DFFES     D       O[0]     10.344       10.344
I_DUT.U_1.memoryTrig[1]     System        SB_DFFES     D       O[1]     10.344       10.344
I_DUT.U_1.memoryTrig[2]     System        SB_DFFES     D       O[2]     10.344       10.344
I_DUT.U_1.memoryTrig[3]     System        SB_DFFES     D       O[3]     10.344       10.344
I_DUT.U_1.memoryTrig[4]     System        SB_DFFES     D       O[4]     10.344       10.344
I_DUT.U_1.memoryTrig[5]     System        SB_DFFES     D       O[5]     10.344       10.344
I_DUT.U_1.memoryTrig[6]     System        SB_DFFES     D       O[6]     10.344       10.344
I_DUT.U_1.memoryTrig[7]     System        SB_DFFES     D       O[7]     10.344       10.344
I_DUT.U_1.memoryTrig[8]     System        SB_DFFES     D       O[8]     10.344       10.344
I_DUT.U_1.memoryTrig[9]     System        SB_DFFES     D       O[9]     10.344       10.344
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.499
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.344

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 10.344

    Number of logic level(s):                0
    Starting point:                          I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0] / O[0]
    Ending point:                            I_DUT.U_1.memoryTrig[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]     SB_MAC16     O[0]     Out     0.000     0.000       -         
O[0]                                           Net          -        -       0.000     -           1         
I_DUT.U_1.memoryTrig[0]                        SB_DFFES     D        In      -         0.000       -         
=============================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for EC5LP 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             15 uses
SB_CARRY        151 uses
SB_DFFER        98 uses
SB_DFFES        21 uses
SB_DFFR         41 uses
SB_DFFS         15 uses
SB_GB           5 uses
SB_IO_OD        3 uses
VCC             15 uses
SB_MAC16            2 uses
  MULTONLY  1 use
  MULTADD  1 use
SB_LUT4         327 uses

I/O ports: 35
I/O primitives: 31
SB_GB_IO       1 use
SB_IO          30 uses

I/O Register bits:                  0
Register bits not including I/Os:   175 (17%)
Total load per clock:
   EC5LP|iGCK_clk: 1

@S |Mapping Summary:
Total  LUTs: 327 (32%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 327 = 327 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 139MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Jun 21 11:21:12 2023

###########################################################]


Synthesis exit by 0.
Current Implementation test_Implmnt its sbt path: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf...
Parsing edif file: C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf ...
start to read sdc/scf file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
sdc_reader OK C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
SB_MAC16 instance "I_DUT.U_1.un5_memorytrig_1_mulonly_0_23_0" configuration is [24:0] = 0000000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "I_DUT.U_1.un5_memorytrig_2_muladd_0_10_0" configuration is [24:0] = 0000011000101100000000000 (SB_MAC16_MULTADDSUB32)
Stored edif netlist at C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP...
Warning: The terminal connectivity U_2.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I_DUT.U_1.un5_memorytrig_2_muladd_0[10:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I6.Q:D is driven by non-default constant value VCC
Warning: The terminal I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]:CLK is driven by constant value GND
Warning: The terminal I_DUT.U_1.un5_memorytrig_2_muladd_0[10:0]:CLK is driven by constant value GND

write Timing Constraint to C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: EC5LP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc"
starting placerrunning placerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --outdir C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP
SDC file             - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer
Timing library       - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	327
    Number of DFFs      	:	175
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	2
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	327/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	66
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	20
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	96
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_clk_en, as it is not connected to any PAD
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_274/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_274/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_272/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_272/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_271/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_291/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_291/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_273/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_273/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_279/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_279/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_269/in3" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_269/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	424
    Number of DFFs      	:	195
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	148
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	159
        CARRY Only       	:	34
        LUT with CARRY   	:	70
    LogicCells                  :	458
    PLBs                        :	83/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	2/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.1 (sec)

Final Design Statistics
    Number of LUTs      	:	424
    Number of DFFs      	:	195
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	2
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	458
    PLBs                        :	123/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	2/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: EC5LP|iGCK_clk | Frequency: 10.62 MHz | Target: 95.24 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1704
used logic cells: 458
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1704
used logic cells: 458
Translating sdc file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc...
Translated sdc file is C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --outdir "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc --outdir C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router --sdf_file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design EC5LP
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/in3" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 622 
I1212: Iteration  1 :   177 unrouted : 1 seconds
I1212: Iteration  2 :    80 unrouted : 1 seconds
I1212: Iteration  3 :    52 unrouted : 0 seconds
I1212: Iteration  4 :    46 unrouted : 0 seconds
I1212: Iteration  5 :    44 unrouted : 0 seconds
I1212: Iteration  6 :    22 unrouted : 0 seconds
I1212: Iteration  7 :    22 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design EC5LP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v" --vhdl "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd" --lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --view rt --device "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc" --sdf-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --report-file "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc --sdf-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --report-file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/in0" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/in1" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/in3" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --design "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --device_name iCE5LP1K --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf...
Parsing edif file: C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf ...
start to read sdc/scf file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
sdc_reader OK C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
SB_MAC16 instance "I_DUT.U_1.un5_memorytrig_1_mulonly_0_23_0" configuration is [24:0] = 0000000011000001100000000 (SB_MAC16_MULT16x16)
SB_MAC16 instance "I_DUT.U_1.un5_memorytrig_2_muladd_0_10_0" configuration is [24:0] = 0000011000101100000000000 (SB_MAC16_MULTADDSUB32)
Stored edif netlist at C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP...
Warning: The terminal connectivity U_2.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_2.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_3.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I_DUT.U_1.un5_memorytrig_2_muladd_0[10:0]:CE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I6.Q:D is driven by non-default constant value VCC
Warning: The terminal I_DUT.U_1.un5_memorytrig_1_mulonly_0[23:0]:CLK is driven by constant value GND
Warning: The terminal I_DUT.U_1.un5_memorytrig_2_muladd_0[10:0]:CLK is driven by constant value GND

write Timing Constraint to C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: EC5LP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc"
starting placerrunning placerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --outdir C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP
SDC file             - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer
Timing library       - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	327
    Number of DFFs      	:	175
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	2
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	327/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	66
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	20
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	96
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_clk_en, as it is not connected to any PAD
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_274/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_274/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_272/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_272/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_271/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_291/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_291/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_273/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_273/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_279/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_279/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_269/in3" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_269/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	424
    Number of DFFs      	:	195
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	148
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	159
        CARRY Only       	:	34
        LUT with CARRY   	:	70
    LogicCells                  :	458
    PLBs                        :	83/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	2/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.1 (sec)

Final Design Statistics
    Number of LUTs      	:	424
    Number of DFFs      	:	195
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	2
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	458
    PLBs                        :	123/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	31/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	2/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: EC5LP|iGCK_clk | Frequency: 10.62 MHz | Target: 95.24 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1704
used logic cells: 458
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1704
used logic cells: 458
Translating sdc file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc...
Translated sdc file is C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --outdir "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc --outdir C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router --sdf_file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design EC5LP
Read design time: 1
I1202: Reading Architecture of device iCE5LP1K
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/in3" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 622 
I1212: Iteration  1 :   177 unrouted : 1 seconds
I1212: Iteration  2 :    80 unrouted : 0 seconds
I1212: Iteration  3 :    52 unrouted : 0 seconds
I1212: Iteration  4 :    46 unrouted : 0 seconds
I1212: Iteration  5 :    44 unrouted : 0 seconds
I1212: Iteration  6 :    22 unrouted : 0 seconds
I1212: Iteration  7 :    22 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design EC5LP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v" --vhdl "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd" --lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --view rt --device "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc" --sdf-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --report-file "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc --sdf-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --report-file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI5GFA2_LC_10_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNI184O1_LC_10_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/in1" to pin "I_DUT.U_5.fpga_m_ret_13_RNINI0M1_LC_10_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/in0" to pin "I_DUT.U_5.fpga_m_ret_13_RNI8DQQ1_LC_11_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/in1" to pin "I_DUT.U_5.fpga_m_ret_4_RNI7DGQ_LC_8_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/in1" to pin "I_DUT.U_5.fpga_m_ret_11_RNINCCH_LC_9_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/in3" to pin "I_DUT.U_5.fpga_m_ret_8_RNI15MF_LC_5_9_0/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --design "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --device_name iCE5LP1K --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
16:33:32
