# Segmented MIPS Processor
## About
This is an implementation of a 32-bit Segmented MIPS processor. The tool used to carry out the implementation was the Vivado software from the company Xilinx, in its 2018.3 version. It is the final project for a course I took at University. All code comments are in spanish.

## Supported Operations
The processor supports the following operations:

* ADD
* SUB
* AND
* OR
* SLT
* ORI
* ANDI
* ADDI
* BEQ
* LUI
* LW
* SW
