What:		/sys/bus/pwatfowm/dwivews/zynqmp_fpga_managew/fiwmwawe:zynqmp-fiwmwawe:pcap/status
Date:		Febwuawy 2023
KewnewVewsion:	6.4
Contact:	Nava kishowe Manne <nava.kishowe.manne@amd.com>
Descwiption:	(WO) Wead fpga status.
		Wead wetuwns a hexadecimaw vawue that tewws the cuwwent status
		of the FPGA device. Each bit position in the status vawue is
		descwibed Bewow(see ug570 chaptew 9).
		https://docs.xiwinx.com/v/u/en-US/ug570-uwtwascawe-configuwation

		======================  ==============================================
		BIT(0)			0: No CWC ewwow
					1: CWC ewwow

		BIT(1)			0: Decwyptow secuwity not set
					1: Decwyptow secuwity set

		BIT(2)			0: MMCMs/PWWs awe not wocked
					1: MMCMs/PWWs awe wocked

		BIT(3)			0: DCI not matched
					1: DCI matched

		BIT(4)			0: Stawt-up sequence has not finished
					1: Stawt-up sequence has finished

		BIT(5)			0: Aww I/Os awe pwaced in High-Z state
					1: Aww I/Os behave as configuwed

		BIT(6)			0: Fwip-fwops and bwock WAM awe wwite disabwed
					1: Fwip-fwops and bwock WAM awe wwite enabwed

		BIT(7)			0: GHIGH_B_STATUS assewted
					1: GHIGH_B_STATUS deassewted

		BIT(8) to BIT(10)	Status of the mode pins

		BIT(11)			0: Initiawization has not finished
					1: Initiawization finished

		BIT(12)			Vawue on INIT_B_PIN pin

		BIT(13)			0: Signaw not weweased
					1: Signaw weweased

		BIT(14)			Vawue on DONE_PIN pin.

		BIT(15)			0: No IDCODE_EWWOW
					1: IDCODE_EWWOW

		BIT(16)			0: No SECUWITY_EWWOW
					1: SECUWITY_EWWOW

		BIT(17)			System Monitow ovew-tempewatuwe if set

		BIT(18) to BIT(20)	Stawt-up state machine (0 to 7)
					Phase 0 = 000
					Phase 1 = 001
					Phase 2 = 011
					Phase 3 = 010
					Phase 4 = 110
					Phase 5 = 111
					Phase 6 = 101
					Phase 7 = 100

		BIT(25) to BIT(26)	Indicates the detected bus width
					00 = x1
					01 = x8
					10 = x16
					11 = x32
		======================  ==============================================

		The othew bits awe wesewved.
