#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d7fadd4130 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000001d7fadd42c0 .param/l "Address_width" 0 2 10, +C4<00000000000000000000000000000011>;
P_000001d7fadd42f8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_000001d7fadd4330 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_000001d7fadd4368 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
v000001d7fae50180_0 .net "R2q_wptr_internal", 3 0, v000001d7fadfbb70_0;  1 drivers
v000001d7fae50fe0_0 .net "Radder_internal", 1 0, L_000001d7fae50f40;  1 drivers
o000001d7fadfe2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae50e00_0 .net "Rclk", 0 0, o000001d7fadfe2b8;  0 drivers
v000001d7fae511c0_0 .net "Rdata", 7 0, v000001d7fadfbe90_0;  1 drivers
v000001d7fae50860_0 .net "Rempty", 0 0, v000001d7fae50b80_0;  1 drivers
v000001d7fae51620_0 .net "Rempty_flag_internal", 0 0, v000001d7fae50c20_0;  1 drivers
o000001d7fadfe948 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae51940_0 .net "Rinc", 0 0, o000001d7fadfe948;  0 drivers
v000001d7fae50220_0 .net "Rptr_internal", 3 0, v000001d7fae50cc0_0;  1 drivers
o000001d7fadfe2e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae514e0_0 .net "Rrst", 0 0, o000001d7fadfe2e8;  0 drivers
v000001d7fae51800_0 .net "Wadder_internal", 1 0, L_000001d7fae502c0;  1 drivers
o000001d7fadfe048 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae516c0_0 .net "Wclk", 0 0, o000001d7fadfe048;  0 drivers
v000001d7fae50ea0_0 .net "Wclken_internal", 0 0, v000001d7fadfb8f0_0;  1 drivers
v000001d7fae51c60_0 .net "Wfull", 0 0, v000001d7fae51760_0;  1 drivers
o000001d7fadfe558 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae519e0_0 .net "Winc", 0 0, o000001d7fadfe558;  0 drivers
v000001d7fae50680_0 .net "Wptr_internal", 3 0, v000001d7fae50900_0;  1 drivers
v000001d7fae51d00_0 .net "Wq2_rptr_internal", 3 0, v000001d7fadfb490_0;  1 drivers
o000001d7fadfe6d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d7fae51da0_0 .net "Wrdata", 7 0, o000001d7fadfe6d8;  0 drivers
o000001d7fadfe078 .functor BUFZ 1, C4<z>; HiZ drive
v000001d7fae509a0_0 .net "Wrst", 0 0, o000001d7fadfe078;  0 drivers
S_000001d7faddfed0 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 97, 3 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000001d7fad89190 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000001d7fad891c8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000001d7fadfb5d0_0 .net "ASYNC", 3 0, v000001d7fae50cc0_0;  alias, 1 drivers
v000001d7fadfb530_0 .net "CLK", 0 0, o000001d7fadfe048;  alias, 0 drivers
v000001d7fadfb210_0 .net "RST", 0 0, o000001d7fadfe078;  alias, 0 drivers
v000001d7fadfb490_0 .var "SYNC", 3 0;
v000001d7fadfbcb0_0 .var/i "i", 31 0;
v000001d7fadfbf30 .array "sync_reg", 3 0, 1 0;
v000001d7fadfbf30_0 .array/port v000001d7fadfbf30, 0;
v000001d7fadfbf30_1 .array/port v000001d7fadfbf30, 1;
v000001d7fadfbf30_2 .array/port v000001d7fadfbf30, 2;
v000001d7fadfbf30_3 .array/port v000001d7fadfbf30, 3;
E_000001d7fadd2eb0 .event anyedge, v000001d7fadfbf30_0, v000001d7fadfbf30_1, v000001d7fadfbf30_2, v000001d7fadfbf30_3;
E_000001d7fadd23f0/0 .event negedge, v000001d7fadfb210_0;
E_000001d7fadd23f0/1 .event posedge, v000001d7fadfb530_0;
E_000001d7fadd23f0 .event/or E_000001d7fadd23f0/0, E_000001d7fadd23f0/1;
S_000001d7fade0060 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 110, 3 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000001d7fad88990 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000001d7fad889c8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000001d7fadfbd50_0 .net "ASYNC", 3 0, v000001d7fae50900_0;  alias, 1 drivers
v000001d7fadfb670_0 .net "CLK", 0 0, o000001d7fadfe2b8;  alias, 0 drivers
v000001d7fadfb710_0 .net "RST", 0 0, o000001d7fadfe2e8;  alias, 0 drivers
v000001d7fadfbb70_0 .var "SYNC", 3 0;
v000001d7fadfb7b0_0 .var/i "i", 31 0;
v000001d7fadfb850 .array "sync_reg", 3 0, 1 0;
v000001d7fadfb850_0 .array/port v000001d7fadfb850, 0;
v000001d7fadfb850_1 .array/port v000001d7fadfb850, 1;
v000001d7fadfb850_2 .array/port v000001d7fadfb850, 2;
v000001d7fadfb850_3 .array/port v000001d7fadfb850, 3;
E_000001d7fadd2f30 .event anyedge, v000001d7fadfb850_0, v000001d7fadfb850_1, v000001d7fadfb850_2, v000001d7fadfb850_3;
E_000001d7fadd2fb0/0 .event negedge, v000001d7fadfb710_0;
E_000001d7fadd2fb0/1 .event posedge, v000001d7fadfb670_0;
E_000001d7fadd2fb0 .event/or E_000001d7fadd2fb0/0, E_000001d7fadd2fb0/1;
S_000001d7fadd9c50 .scope module, "Clogic" "Comb_logic" 2 53, 4 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000001d7fadfb8f0_0 .var "Wclken", 0 0;
v000001d7fadfbc10_0 .net "Wfull", 0 0, v000001d7fae51760_0;  alias, 1 drivers
v000001d7fadfb0d0_0 .net "Winc", 0 0, o000001d7fadfe558;  alias, 0 drivers
E_000001d7fadd1ab0 .event anyedge, v000001d7fadfb0d0_0, v000001d7fadfbc10_0;
S_000001d7fadd9de0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 66, 5 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 2 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 2 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000001d7fadd9f70 .param/l "Address_width" 0 5 5, +C4<00000000000000000000000000000011>;
P_000001d7fadd9fa8 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_000001d7fadd9fe0 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v000001d7fadfb030 .array "MEM", 0 7, 7 0;
v000001d7fadfbdf0_0 .net "Radder", 1 0, L_000001d7fae50f40;  alias, 1 drivers
v000001d7fadfb350_0 .net "Rclk", 0 0, o000001d7fadfe2b8;  alias, 0 drivers
v000001d7fadfbe90_0 .var "Rdata", 7 0;
v000001d7fadfb170_0 .net "Rempty_flag", 0 0, v000001d7fae50c20_0;  alias, 1 drivers
v000001d7fadfb2b0_0 .net "Wadder", 1 0, L_000001d7fae502c0;  alias, 1 drivers
v000001d7fae50360_0 .net "Wclk", 0 0, o000001d7fadfe048;  alias, 0 drivers
v000001d7fae50ae0_0 .net "Wclken", 0 0, v000001d7fadfb8f0_0;  alias, 1 drivers
v000001d7fae51ee0_0 .net "Wrdata", 7 0, o000001d7fadfe6d8;  alias, 0 drivers
E_000001d7fadd1bf0 .event posedge, v000001d7fadfb670_0;
E_000001d7fadd15f0 .event posedge, v000001d7fadfb530_0;
S_000001d7fade73e0 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 80, 6 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 2 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_000001d7fadd1db0 .param/l "Address_width" 0 6 1, +C4<00000000000000000000000000000011>;
v000001d7fae52020_0 .net "R2q_wptr", 3 0, v000001d7fadfbb70_0;  alias, 1 drivers
v000001d7fae51580_0 .net "Radder", 1 0, L_000001d7fae50f40;  alias, 1 drivers
v000001d7fae51120_0 .var "Radder_binary_current", 3 0;
v000001d7fae51e40_0 .var "Radder_binary_next", 3 0;
v000001d7fae50d60_0 .var "Radder_gray_next", 3 0;
v000001d7fae513a0_0 .net "Rclk", 0 0, o000001d7fadfe2b8;  alias, 0 drivers
v000001d7fae50b80_0 .var "Rempty", 0 0;
v000001d7fae50c20_0 .var "Rempty_flag", 0 0;
v000001d7fae518a0_0 .net "Rinc", 0 0, o000001d7fadfe948;  alias, 0 drivers
v000001d7fae50cc0_0 .var "Rptr", 3 0;
v000001d7fae51260_0 .net "Rrst", 0 0, o000001d7fadfe2e8;  alias, 0 drivers
E_000001d7fadd16b0 .event anyedge, v000001d7fae51120_0, v000001d7fae518a0_0, v000001d7fae50b80_0, v000001d7fae51e40_0;
L_000001d7fae50f40 .part v000001d7fae51120_0, 0, 2;
S_000001d7fade7570 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 2 42, 7 1 0, S_000001d7fadd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 2 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000001d7fadd1370 .param/l "Address_width" 0 7 2, +C4<00000000000000000000000000000011>;
v000001d7fae50400_0 .net "Wadder", 1 0, L_000001d7fae502c0;  alias, 1 drivers
v000001d7fae504a0_0 .var "Wadder_binary_current", 2 0;
v000001d7fae50720_0 .var "Wadder_binary_next", 2 0;
v000001d7fae51b20_0 .var "Wadder_gray_next", 2 0;
v000001d7fae507c0_0 .net "Wclk", 0 0, o000001d7fadfe048;  alias, 0 drivers
v000001d7fae51760_0 .var "Wfull", 0 0;
v000001d7fae51f80_0 .net "Winc", 0 0, o000001d7fadfe558;  alias, 0 drivers
v000001d7fae50900_0 .var "Wptr", 3 0;
v000001d7fae51bc0_0 .net "Wq2_rptr", 3 0, v000001d7fadfb490_0;  alias, 1 drivers
v000001d7fae50a40_0 .net "Wrst", 0 0, o000001d7fadfe078;  alias, 0 drivers
E_000001d7fadd1e70 .event anyedge, v000001d7fae504a0_0, v000001d7fadfb0d0_0, v000001d7fadfbc10_0, v000001d7fae50720_0;
L_000001d7fae502c0 .part v000001d7fae504a0_0, 0, 2;
    .scope S_000001d7fade7570;
T_0 ;
    %wait E_000001d7fadd1e70;
    %load/vec4 v000001d7fae504a0_0;
    %load/vec4 v000001d7fae51f80_0;
    %pad/u 3;
    %load/vec4 v000001d7fae51760_0;
    %pad/u 3;
    %inv;
    %and;
    %add;
    %store/vec4 v000001d7fae50720_0, 0, 3;
    %load/vec4 v000001d7fae50720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001d7fae50720_0;
    %xor;
    %store/vec4 v000001d7fae51b20_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d7fade7570;
T_1 ;
    %wait E_000001d7fadd23f0;
    %load/vec4 v000001d7fae50a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d7fae504a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d7fae50900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d7fae50720_0;
    %assign/vec4 v000001d7fae504a0_0, 0;
    %load/vec4 v000001d7fae51b20_0;
    %pad/u 4;
    %assign/vec4 v000001d7fae50900_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d7fade7570;
T_2 ;
    %wait E_000001d7fadd23f0;
    %load/vec4 v000001d7fae50a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7fae51760_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d7fae51bc0_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v000001d7fae51b20_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001d7fae51bc0_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000001d7fae51b20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001d7fae51bc0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v000001d7fae51760_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d7fadd9c50;
T_3 ;
    %wait E_000001d7fadd1ab0;
    %load/vec4 v000001d7fadfb0d0_0;
    %load/vec4 v000001d7fadfbc10_0;
    %inv;
    %and;
    %store/vec4 v000001d7fadfb8f0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d7fadd9de0;
T_4 ;
    %wait E_000001d7fadd15f0;
    %load/vec4 v000001d7fae50ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d7fae51ee0_0;
    %load/vec4 v000001d7fadfb2b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7fadfb030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d7fadd9de0;
T_5 ;
    %wait E_000001d7fadd1bf0;
    %load/vec4 v000001d7fadfb170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d7fadfbdf0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001d7fadfb030, 4;
    %assign/vec4 v000001d7fadfbe90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d7fade73e0;
T_6 ;
    %wait E_000001d7fadd16b0;
    %load/vec4 v000001d7fae51120_0;
    %load/vec4 v000001d7fae518a0_0;
    %pad/u 4;
    %load/vec4 v000001d7fae50b80_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000001d7fae51e40_0, 0, 4;
    %load/vec4 v000001d7fae51e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001d7fae51e40_0;
    %xor;
    %store/vec4 v000001d7fae50d60_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d7fade73e0;
T_7 ;
    %wait E_000001d7fadd2fb0;
    %load/vec4 v000001d7fae51260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d7fae51120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d7fae50cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d7fae51e40_0;
    %assign/vec4 v000001d7fae51120_0, 0;
    %load/vec4 v000001d7fae50d60_0;
    %assign/vec4 v000001d7fae50cc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d7fade73e0;
T_8 ;
    %wait E_000001d7fadd2fb0;
    %load/vec4 v000001d7fae51260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d7fae50b80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d7fae50d60_0;
    %load/vec4 v000001d7fae52020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d7fae50b80_0, 0;
    %load/vec4 v000001d7fae50d60_0;
    %load/vec4 v000001d7fae52020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001d7fae50c20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d7faddfed0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d7fadfbcb0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001d7fadfbcb0_0;
    %store/vec4a v000001d7fadfbf30, 4, 0;
    %load/vec4 v000001d7fadfbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d7fadfb490_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_000001d7faddfed0;
T_10 ;
    %wait E_000001d7fadd23f0;
    %load/vec4 v000001d7fadfb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001d7fadfbcb0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001d7fadfbcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7fadfbf30, 0, 4;
    %load/vec4 v000001d7fadfbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
T_10.4 ;
    %load/vec4 v000001d7fadfbcb0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_10.5, 5;
    %ix/getv/s 4, v000001d7fadfbcb0_0;
    %load/vec4a v000001d7fadfbf30, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001d7fadfb5d0_0;
    %load/vec4 v000001d7fadfbcb0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001d7fadfbcb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7fadfbf30, 0, 4;
    %load/vec4 v000001d7fadfbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d7faddfed0;
T_11 ;
    %wait E_000001d7fadd2eb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001d7fadfbcb0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_11.1, 5;
    %ix/getv/s 4, v000001d7fadfbcb0_0;
    %load/vec4a v000001d7fadfbf30, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001d7fadfbcb0_0;
    %store/vec4 v000001d7fadfb490_0, 4, 1;
    %load/vec4 v000001d7fadfbcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfbcb0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001d7fade0060;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001d7fadfb7b0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000001d7fadfb7b0_0;
    %store/vec4a v000001d7fadfb850, 4, 0;
    %load/vec4 v000001d7fadfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d7fadfbb70_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_000001d7fade0060;
T_13 ;
    %wait E_000001d7fadd2fb0;
    %load/vec4 v000001d7fadfb710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001d7fadfb7b0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001d7fadfb7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7fadfb850, 0, 4;
    %load/vec4 v000001d7fadfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
T_13.4 ;
    %load/vec4 v000001d7fadfb7b0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v000001d7fadfb7b0_0;
    %load/vec4a v000001d7fadfb850, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001d7fadfbd50_0;
    %load/vec4 v000001d7fadfb7b0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001d7fadfb7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d7fadfb850, 0, 4;
    %load/vec4 v000001d7fadfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d7fade0060;
T_14 ;
    %wait E_000001d7fadd2f30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001d7fadfb7b0_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v000001d7fadfb7b0_0;
    %load/vec4a v000001d7fadfb850, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001d7fadfb7b0_0;
    %store/vec4 v000001d7fadfbb70_0, 4, 1;
    %load/vec4 v000001d7fadfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d7fadfb7b0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
