# Reading D:/modeltech_10.1a/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1a Feb 22 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {cpu_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module g_p
# 
# Top level modules:
# 	g_p
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module add
# 
# Top level modules:
# 	add
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cla_2
# 
# Top level modules:
# 	cla_2
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cla_4
# 
# Top level modules:
# 	cla_4
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cla_8
# 
# Top level modules:
# 	cla_8
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cla_16
# 
# Top level modules:
# 	cla_16
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cla_32
# 
# Top level modules:
# 	cla_32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module top_cla_32
# 
# Top level modules:
# 	top_cla_32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module add1
# 
# Top level modules:
# 	add1
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module file_write
# 
# Top level modules:
# 	file_write
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module barrelshifter32
# 
# Top level modules:
# 	barrelshifter32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module addsub32
# 
# Top level modules:
# 	addsub32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module slt
# 
# Top level modules:
# 	slt
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module myreg
# 
# Top level modules:
# 	myreg
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module mux4x32
# 
# Top level modules:
# 	mux4x32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module mux32x32
# 
# Top level modules:
# 	mux32x32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module mux2x32
# 
# Top level modules:
# 	mux2x32
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module file_write_regfiles
# 
# Top level modules:
# 	file_write_regfiles
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module bshifter32_carry
# 
# Top level modules:
# 	bshifter32_carry
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module ext
# 
# Top level modules:
# 	ext
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module data_ram
# 
# Top level modules:
# 	data_ram
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module controlunit
# 
# Top level modules:
# 	controlunit
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module pipe_wb
# 
# Top level modules:
# 	pipe_wb
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module pipe_mem
# 
# Top level modules:
# 	pipe_mem
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module pipe_if
# 
# Top level modules:
# 	pipe_if
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module pipe_id
# 
# Top level modules:
# 	pipe_id
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module pipe_exe
# 
# Top level modules:
# 	pipe_exe
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module dffe
# 
# Top level modules:
# 	dffe
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cpu55
# 
# Top level modules:
# 	cpu55
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# Model Technology ModelSim SE vlog 10.1a Compiler 2012.02 Feb 22 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.cpu_tb glbl 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.cpu_tb(fast)
# Loading work.cpu55(fast)
# Loading work.mux4x32(fast)
# Loading work.dffe(fast)
# Loading work.pipe_if(fast)
# Loading work.ram(fast)
# Loading work.top_cla_32(fast)
# Loading work.cla_32(fast)
# Loading work.cla_16(fast)
# Loading work.cla_8(fast)
# Loading work.cla_4(fast)
# Loading work.cla_2(fast)
# Loading work.add(fast)
# Loading work.g_p(fast)
# Loading work.pipe_id(fast)
# Loading work.mux2x32(fast)
# Loading work.regfile(fast)
# Loading work.decoder(fast)
# Loading work.myreg(fast)
# Loading work.mux32x32(fast)
# Loading work.file_write_regfiles(fast)
# Loading work.file_write(fast)
# Loading work.controlunit(fast)
# Loading work.ext(fast)
# Loading work.ext(fast__1)
# Loading work.mux2x32(fast__1)
# Loading work.pipe_exe(fast)
# Loading work.alu(fast)
# Loading work.addsub32(fast)
# Loading work.add1(fast)
# Loading work.slt(fast)
# Loading work.bshifter32_carry(fast)
# Loading work.barrelshifter32(fast)
# Loading work.mux4x32(fast__1)
# Loading work.pipe_mem(fast)
# Loading work.mux4x32(fast__2)
# Loading work.mux2x32(fast__2)
# Loading work.ext(fast__2)
# Loading work.data_ram(fast)
# Loading work.pipe_wb(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3017) cpu_tb.v(39): [TFMPC] - Too few port connections. Expected 20, found 5.
# 
#         Region: /cpu_tb/uut
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'rt2cp0'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'reg_d'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'rs2hilo'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'npc2c0'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'c0_eret'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mtc0'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mfc0'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mthi'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mfhi'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mtlo'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mflo'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'mult'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'multu'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'div'.
# 
# ** Warning: (vsim-3722) cpu_tb.v(39): [TFMPC] - Missing connection for port 'divu'.
# 
# ** Warning: (vsim-3015) cpu55.v(140): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'r'. The port definition is at: mux4x32.v(28).
# 
#         Region: /cpu_tb/uut/pc_mux
# ** Warning: (vsim-3015) pipe_id.v(122): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'a'. The port definition is at: mux2x32.v(22).
# 
#         Region: /cpu_tb/uut/pipe_id/rt_mux
# ** Warning: (vsim-3015) pipe_id.v(122): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'b'. The port definition is at: mux2x32.v(23).
# 
#         Region: /cpu_tb/uut/pipe_id/rt_mux
# ** Warning: (vsim-3015) pipe_id.v(122): [PCDPC] - Port size (32 or 32) does not match connection size (5) for port 'r'. The port definition is at: mux2x32.v(25).
# 
#         Region: /cpu_tb/uut/pipe_id/rt_mux
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# regfiles0 = 00000000
# regfiles1 = 00000000
# regfiles2 = 00000000
# regfiles3 = 00000000
# regfiles4 = 00000000
# regfiles5 = 00000000
# regfiles6 = 00000000
# regfiles7 = 00000000
# regfiles8 = 00000000
# regfiles9 = 00000000
# regfiles10 = 00000000
# regfiles11 = 00000000
# regfiles12 = 00000000
# regfiles13 = 00000000
# regfiles14 = 00000000
# regfiles15 = 00000000
# regfiles16 = 00000000
# regfiles17 = 00000000
# regfiles18 = 00000000
# regfiles19 = 00000000
# regfiles20 = 00000000
# regfiles21 = 00000000
# regfiles22 = 00000000
# regfiles23 = 00000000
# regfiles24 = 00000000
# regfiles25 = 00000000
# regfiles26 = 00000000
# regfiles27 = 00000000
# regfiles28 = 00000000
# regfiles29 = 00000000
# regfiles30 = 00000000
# regfiles31 = 00000000
# instr = 00000000
# pc = 00000000
# regfiles0 = 00000000
# regfiles1 = ffffffff
# regfiles2 = 00000000
# regfiles3 = 00000000
# regfiles4 = 00000000
# regfiles5 = 00000000
# regfiles6 = 00000000
# regfiles7 = 00000000
# regfiles8 = 00000000
# regfiles9 = 00000000
# regfiles10 = 00000000
# regfiles11 = 00000000
# regfiles12 = 00000000
# regfiles13 = 00000000
# regfiles14 = 00000000
# regfiles15 = 00000000
# regfiles16 = 00000000
# regfiles17 = 00000000
# regfiles18 = 00000000
# regfiles19 = 00000000
# regfiles20 = 00000000
# regfiles21 = 00000000
# regfiles22 = 00000000
# regfiles23 = 00000000
# regfiles24 = 00000000
# regfiles25 = 00000000
# regfiles26 = 00000000
# regfiles27 = 00000000
# regfiles28 = 00000000
# regfiles29 = 00000000
# regfiles30 = 00000000
# regfiles31 = 00000000
# instr = 2001ffff
# pc = 00000004
# regfiles0 = 00000000
# regfiles1 = ffffffff
# regfiles2 = 00000000
# regfiles3 = 00000000
# regfiles4 = 00000000
# regfiles5 = 00000000
# regfiles6 = 00000000
# regfiles7 = 00000000
# regfiles8 = 00000000
# regfiles9 = 00000000
# regfiles10 = 00000000
# regfiles11 = 00000000
# regfiles12 = 00000000
# regfiles13 = 00000000
# regfiles14 = 00000000
# regfiles15 = 00000000
# regfiles16 = 00000000
# regfiles17 = 00000000
# regfiles18 = 00000000
# regfiles19 = 00000000
# regfiles20 = 00000000
# regfiles21 = 00000000
# regfiles22 = 00000000
# regfiles23 = 00000000
# regfiles24 = 00000000
# regfiles25 = 00000000
# regfiles26 = 00000000
# regfiles27 = 00000000
# regfiles28 = 00000000
# regfiles29 = 00000000
# regfiles30 = 00000000
# regfiles31 = 00000000
# instr = a4010002
# pc = 00000008
# regfiles0 = 00000000
# regfiles1 = ffffffff
# regfiles2 = 00000000
# regfiles3 = 00000000
# regfiles4 = 00000000
# regfiles5 = 00000000
# regfiles6 = 00000000
# regfiles7 = 00000000
# regfiles8 = 00000000
# regfiles9 = 00000000
# regfiles10 = 00000000
# regfiles11 = 00000000
# regfiles12 = 00000000
# regfiles13 = 00000000
# regfiles14 = 00000000
# regfiles15 = 00000000
# regfiles16 = 00000000
# regfiles17 = 00000000
# regfiles18 = 00000000
# regfiles19 = 00000000
# regfiles20 = 00000000
# regfiles21 = 00000000
# regfiles22 = 00000000
# regfiles23 = 00000000
# regfiles24 = 00000000
# regfiles25 = 00000000
# regfiles26 = 00000000
# regfiles27 = 00000000
# regfiles28 = 00000000
# regfiles29 = 00000000
# regfiles30 = 00000000
# regfiles31 = 00000000
# instr = xxxxxxxx
# pc = 0000000c
# regfiles0 = 00000000
# regfiles1 = ffffffff
# regfiles2 = 00000000
# regfiles3 = 00000000
# regfiles4 = 00000000
# regfiles5 = 00000000
# regfiles6 = 00000000
# regfiles7 = 00000000
# regfiles8 = 00000000
# regfiles9 = 00000000
# regfiles10 = 00000000
# regfiles11 = 00000000
# regfiles12 = 00000000
# regfiles13 = 00000000
# regfiles14 = 00000000
# regfiles15 = 00000000
# regfiles16 = 00000000
# regfiles17 = 00000000
# regfiles18 = 00000000
# regfiles19 = 00000000
# regfiles20 = 00000000
# regfiles21 = 00000000
# regfiles22 = 00000000
# regfiles23 = 00000000
# regfiles24 = 00000000
# regfiles25 = 00000000
# regfiles26 = 00000000
# regfiles27 = 00000000
# regfiles28 = 00000000
# regfiles29 = 00000000
# regfiles30 = 00000000
# regfiles31 = 00000000
# instr = xxxxxxxx
# pc = 0000000c
