[14:02:09.438] <TB0>     INFO: *** Welcome to pxar ***
[14:02:09.438] <TB0>     INFO: *** Today: 2016/08/23
[14:02:09.444] <TB0>     INFO: *** Version: b2a7-dirty
[14:02:09.444] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:09.445] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:09.445] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:09.445] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:09.520] <TB0>     INFO:         clk: 4
[14:02:09.520] <TB0>     INFO:         ctr: 4
[14:02:09.520] <TB0>     INFO:         sda: 19
[14:02:09.520] <TB0>     INFO:         tin: 9
[14:02:09.520] <TB0>     INFO:         level: 15
[14:02:09.520] <TB0>     INFO:         triggerdelay: 0
[14:02:09.520] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:09.520] <TB0>     INFO: Log level: DEBUG
[14:02:09.531] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:02:09.544] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:02:09.547] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:02:09.549] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:11.103] <TB0>     INFO: DUT info: 
[14:02:11.103] <TB0>     INFO: The DUT currently contains the following objects:
[14:02:11.103] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:11.103] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:11.103] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:11.103] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:11.103] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.103] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:11.104] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:11.105] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:11.106] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fb33e0
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f25770
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fca15d94010
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fca1bfff510
[14:02:11.114] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fca15d94010
[14:02:11.115] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[14:02:11.116] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 454.2mA
[14:02:11.116] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[14:02:11.116] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:11.516] <TB0>     INFO: enter 'restricted' command line mode
[14:02:11.516] <TB0>     INFO: enter test to run
[14:02:11.517] <TB0>     INFO:   test: FPIXTest no parameter change
[14:02:11.517] <TB0>     INFO:   running: fpixtest
[14:02:11.517] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:11.519] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:11.519] <TB0>     INFO: ######################################################################
[14:02:11.519] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:02:11.520] <TB0>     INFO: ######################################################################
[14:02:11.523] <TB0>     INFO: ######################################################################
[14:02:11.523] <TB0>     INFO: PixTestPretest::doTest()
[14:02:11.523] <TB0>     INFO: ######################################################################
[14:02:11.526] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:11.526] <TB0>     INFO:    PixTestPretest::programROC() 
[14:02:11.526] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:29.543] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:29.543] <TB0>     INFO: IA differences per ROC:  18.5 16.9 20.9 16.1 19.3 18.5 19.3 20.1 19.3 18.5 19.3 18.5 19.3 18.5 18.5 19.3
[14:02:29.611] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:29.611] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:02:29.611] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:30.865] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:02:31.367] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:02:31.868] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:02:32.370] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:02:32.872] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:02:33.374] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:02:33.876] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:02:34.377] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:02:34.879] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:02:35.381] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:02:35.882] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:02:36.384] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:02:36.886] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:02:37.388] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:02:37.889] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:02:38.391] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:02:38.644] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 
[14:02:38.645] <TB0>     INFO: Test took 9036 ms.
[14:02:38.645] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:02:38.680] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:38.680] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:38.680] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:38.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[14:02:38.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.1688 mA
[14:02:38.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.5687 mA
[14:02:39.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[14:02:39.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[14:02:39.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  86 Ia 24.5687 mA
[14:02:39.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 23.7688 mA
[14:02:39.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  85 Ia 23.7688 mA
[14:02:39.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  86 Ia 24.5687 mA
[14:02:39.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 23.7688 mA
[14:02:39.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.7688 mA
[14:02:39.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.7688 mA
[14:02:39.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.5687 mA
[14:02:40.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 20.5687 mA
[14:02:40.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  99 Ia 24.5687 mA
[14:02:40.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  97 Ia 24.5687 mA
[14:02:40.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  95 Ia 24.5687 mA
[14:02:40.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  93 Ia 23.7688 mA
[14:02:40.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  94 Ia 23.7688 mA
[14:02:40.698] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  95 Ia 24.5687 mA
[14:02:40.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  93 Ia 23.7688 mA
[14:02:40.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  94 Ia 23.7688 mA
[14:02:40.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  95 Ia 24.5687 mA
[14:02:41.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  93 Ia 23.7688 mA
[14:02:41.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  94 Ia 23.7688 mA
[14:02:41.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[14:02:41.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[14:02:41.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 24.5687 mA
[14:02:41.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  75 Ia 23.7688 mA
[14:02:41.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  76 Ia 23.7688 mA
[14:02:41.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 23.7688 mA
[14:02:41.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 24.5687 mA
[14:02:42.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[14:02:42.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 23.7688 mA
[14:02:42.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  78 Ia 24.5687 mA
[14:02:42.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.7688 mA
[14:02:42.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.7688 mA
[14:02:42.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 20.5687 mA
[14:02:42.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  99 Ia 24.5687 mA
[14:02:42.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  97 Ia 24.5687 mA
[14:02:42.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  95 Ia 24.5687 mA
[14:02:42.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  93 Ia 23.7688 mA
[14:02:43.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  94 Ia 23.7688 mA
[14:02:43.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  95 Ia 23.7688 mA
[14:02:43.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  96 Ia 24.5687 mA
[14:02:43.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  94 Ia 23.7688 mA
[14:02:43.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  95 Ia 23.7688 mA
[14:02:43.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  96 Ia 24.5687 mA
[14:02:43.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  94 Ia 23.7688 mA
[14:02:43.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[14:02:43.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[14:02:43.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[14:02:44.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[14:02:44.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  81 Ia 23.7688 mA
[14:02:44.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[14:02:44.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 23.7688 mA
[14:02:44.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.7688 mA
[14:02:44.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 24.5687 mA
[14:02:44.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 23.7688 mA
[14:02:44.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 23.7688 mA
[14:02:44.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 24.5687 mA
[14:02:44.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[14:02:45.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[14:02:45.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[14:02:45.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[14:02:45.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[14:02:45.441] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  84 Ia 24.5687 mA
[14:02:45.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  82 Ia 23.7688 mA
[14:02:45.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  83 Ia 24.5687 mA
[14:02:45.743] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  81 Ia 23.7688 mA
[14:02:45.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  82 Ia 23.7688 mA
[14:02:45.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 23.7688 mA
[14:02:46.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  84 Ia 24.5687 mA
[14:02:46.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[14:02:46.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[14:02:46.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  82 Ia 24.5687 mA
[14:02:46.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  80 Ia 24.5687 mA
[14:02:46.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 23.7688 mA
[14:02:46.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.7688 mA
[14:02:46.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 23.7688 mA
[14:02:46.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 24.5687 mA
[14:02:46.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 23.7688 mA
[14:02:47.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  80 Ia 23.7688 mA
[14:02:47.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 24.5687 mA
[14:02:47.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  79 Ia 23.7688 mA
[14:02:47.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[14:02:47.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.7688 mA
[14:02:47.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 23.7688 mA
[14:02:47.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 24.5687 mA
[14:02:47.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.7688 mA
[14:02:47.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 24.5687 mA
[14:02:47.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[14:02:48.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  79 Ia 23.7688 mA
[14:02:48.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 24.5687 mA
[14:02:48.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[14:02:48.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  79 Ia 23.7688 mA
[14:02:48.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  80 Ia 24.5687 mA
[14:02:48.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[14:02:48.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[14:02:48.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[14:02:48.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[14:02:48.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  81 Ia 24.5687 mA
[14:02:49.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  79 Ia 22.9688 mA
[14:02:49.174] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[14:02:49.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 24.5687 mA
[14:02:49.376] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  81 Ia 23.7688 mA
[14:02:49.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  82 Ia 24.5687 mA
[14:02:49.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  80 Ia 23.7688 mA
[14:02:49.678] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  81 Ia 23.7688 mA
[14:02:49.779] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[14:02:49.880] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[14:02:49.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[14:02:50.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 23.7688 mA
[14:02:50.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  86 Ia 24.5687 mA
[14:02:50.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 23.7688 mA
[14:02:50.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  85 Ia 23.7688 mA
[14:02:50.485] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  86 Ia 23.7688 mA
[14:02:50.586] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  87 Ia 23.7688 mA
[14:02:50.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  88 Ia 24.5687 mA
[14:02:50.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  86 Ia 24.5687 mA
[14:02:50.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 23.7688 mA
[14:02:50.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[14:02:51.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[14:02:51.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[14:02:51.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 24.5687 mA
[14:02:51.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 22.9688 mA
[14:02:51.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  84 Ia 24.5687 mA
[14:02:51.593] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 24.5687 mA
[14:02:51.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 24.5687 mA
[14:02:51.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 22.9688 mA
[14:02:51.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  84 Ia 24.5687 mA
[14:02:51.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 24.5687 mA
[14:02:52.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.5687 mA
[14:02:52.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[14:02:52.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[14:02:52.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[14:02:52.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 23.7688 mA
[14:02:52.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  86 Ia 24.5687 mA
[14:02:52.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 23.7688 mA
[14:02:52.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 23.7688 mA
[14:02:52.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  86 Ia 23.7688 mA
[14:02:53.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 24.5687 mA
[14:02:53.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.5687 mA
[14:02:53.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 22.9688 mA
[14:02:53.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  89 Ia 24.5687 mA
[14:02:53.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[14:02:53.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 25.3687 mA
[14:02:53.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  77 Ia 22.9688 mA
[14:02:53.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  83 Ia 24.5687 mA
[14:02:53.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  81 Ia 24.5687 mA
[14:02:53.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 23.7688 mA
[14:02:54.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  80 Ia 24.5687 mA
[14:02:54.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  78 Ia 22.9688 mA
[14:02:54.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 25.3687 mA
[14:02:54.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  77 Ia 22.9688 mA
[14:02:54.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 24.5687 mA
[14:02:54.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  81 Ia 24.5687 mA
[14:02:54.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[14:02:54.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[14:02:54.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[14:02:54.920] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[14:02:55.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[14:02:55.123] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[14:02:55.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 24.5687 mA
[14:02:55.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 23.7688 mA
[14:02:55.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 24.5687 mA
[14:02:55.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  82 Ia 23.7688 mA
[14:02:55.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 23.7688 mA
[14:02:55.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 24.5687 mA
[14:02:55.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[14:02:55.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[14:02:56.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[14:02:56.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[14:02:56.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 23.7688 mA
[14:02:56.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 23.7688 mA
[14:02:56.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  85 Ia 24.5687 mA
[14:02:56.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.7688 mA
[14:02:56.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 23.7688 mA
[14:02:56.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 24.5687 mA
[14:02:56.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 23.7688 mA
[14:02:56.938] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 24.5687 mA
[14:02:57.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[14:02:57.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.5687 mA
[14:02:57.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  82 Ia 24.5687 mA
[14:02:57.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 23.7688 mA
[14:02:57.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  81 Ia 23.7688 mA
[14:02:57.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[14:02:57.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  83 Ia 24.5687 mA
[14:02:57.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  81 Ia 24.5687 mA
[14:02:57.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  79 Ia 22.9688 mA
[14:02:57.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 24.5687 mA
[14:02:58.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.5687 mA
[14:02:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  81 Ia 23.7688 mA
[14:02:58.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  94
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  94
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[14:02:58.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  89
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[14:02:58.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[14:03:00.014] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[14:03:00.015] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1  20.1  20.1  20.1  20.1  20.1
[14:03:00.058] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:00.058] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:00.058] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:00.193] <TB0>     INFO: Expecting 231680 events.
[14:03:08.442] <TB0>     INFO: 231680 events read in total (7531ms).
[14:03:08.595] <TB0>     INFO: Test took 8535ms.
[14:03:08.796] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 103 and Delta(CalDel) = 58
[14:03:08.799] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:03:08.803] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 114 and Delta(CalDel) = 63
[14:03:08.807] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 63
[14:03:08.811] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 62
[14:03:08.815] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 128 and Delta(CalDel) = 63
[14:03:08.819] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:03:08.823] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:03:08.827] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:03:08.835] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 74 and Delta(CalDel) = 64
[14:03:08.838] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:03:08.841] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:03:08.848] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 63
[14:03:08.852] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:03:08.855] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 57
[14:03:08.859] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 109 and Delta(CalDel) = 61
[14:03:08.900] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:08.938] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:08.938] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:08.938] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:09.076] <TB0>     INFO: Expecting 231680 events.
[14:03:17.355] <TB0>     INFO: 231680 events read in total (7561ms).
[14:03:17.360] <TB0>     INFO: Test took 8417ms.
[14:03:17.385] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[14:03:17.696] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:03:17.700] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[14:03:17.704] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[14:03:17.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[14:03:17.712] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 31.5
[14:03:17.715] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[14:03:17.719] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 31.5
[14:03:17.722] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31.5
[14:03:17.727] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:03:17.731] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[14:03:17.734] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[14:03:17.738] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[14:03:17.741] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[14:03:17.745] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29
[14:03:17.748] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[14:03:17.785] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:17.785] <TB0>     INFO: CalDel:      126   132   129   137   139   124   124   136   147   143   131   123   145   122   113   116
[14:03:17.785] <TB0>     INFO: VthrComp:     51    51    51    51    51    53    51    51    51    51    51    51    51    51    51    51
[14:03:17.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:17.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:17.790] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:17.791] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:17.792] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:17.792] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:17.792] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:17.792] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:03:17.792] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:17.878] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:17.878] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:17.878] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:17.878] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:17.881] <TB0>     INFO: ######################################################################
[14:03:17.881] <TB0>     INFO: PixTestTiming::doTest()
[14:03:17.881] <TB0>     INFO: ######################################################################
[14:03:17.881] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:17.881] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:17.881] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:17.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:24.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:27.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:29.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:31.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:33.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:36.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:38.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:40.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:48.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:50.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:52.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:54.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:57.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:59.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:04:01.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:04:04.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:07.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:08.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:10.093] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:11.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:13.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:14.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:16.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:17.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:24.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:25.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:27.243] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:28.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:30.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:31.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:33.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:35.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:41.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:42.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:44.216] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:45.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:47.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:48.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:50.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:51.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:58.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:05:01.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:05:03.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:05:05.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:05:07.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:05:10.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:05:12.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:05:14.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:05:20.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:05:22.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:05:24.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:05:27.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:29.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:31.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:34.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:36.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:42.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:44.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:47.221] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:49.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:51.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:54.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:56.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:58.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:05.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:07.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:10.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:12.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:14.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:16.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:19.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:21.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:27.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:29.981] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:32.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:06:34.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:06:36.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:39.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:41.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:43.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:06:47.964] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:06:49.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:06:51.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:06:52.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:06:54.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:06:55.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:06:57.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:06:58.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:03.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:07:04.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:07:07.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:07:09.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:07:10.725] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:07:12.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:07:13.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:07:15.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:07:21.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:07:23.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:07:24.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:07:26.444] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:07:27.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:07:29.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:07:31.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:07:32.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:07:49.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:07:51.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:07:54.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:07:56.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:07:58.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:08:00.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:08:03.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:08:05.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:08:18.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:08:21.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:08:23.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:08:25.638] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:08:27.911] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:08:30.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:08:42.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:08:45.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:08:51.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:08:53.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:08:56.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:08:58.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:09:00.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:09:02.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:09:05.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:09:07.826] <TB0>     INFO: TBM Phase Settings: 236
[14:09:07.826] <TB0>     INFO: 400MHz Phase: 3
[14:09:07.826] <TB0>     INFO: 160MHz Phase: 7
[14:09:07.826] <TB0>     INFO: Functional Phase Area: 5
[14:09:07.831] <TB0>     INFO: Test took 349950 ms.
[14:09:07.831] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:09:07.831] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:07.831] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:09:07.831] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:07.831] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:09:09.724] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:09:11.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:09:14.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:09:16.541] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:09:18.813] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:09:21.085] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:09:23.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:09:25.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:09:26.772] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:09:28.293] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:09:29.812] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:09:31.332] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:09:32.852] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:09:34.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:09:35.892] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:09:37.413] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:09:38.932] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:09:40.453] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:09:42.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:09:45.001] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:09:47.274] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:09:49.546] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:09:51.066] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:09:52.588] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:09:54.108] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:09:55.629] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:09:57.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:10:00.176] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:10:02.454] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:10:04.728] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:10:06.248] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:10:07.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:10:09.288] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:10:10.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:10:13.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:10:15.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:10:17.630] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:10:19.907] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:10:22.180] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:10:23.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:10:25.220] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:10:26.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:10:29.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:10:31.288] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:10:33.561] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:10:35.834] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:10:38.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:10:39.627] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:10:41.147] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:10:42.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:10:44.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:10:47.214] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:10:49.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:10:51.761] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:10:53.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:10:54.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:10:56.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:10:57.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:10:59.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:11:00.884] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:11:02.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:11:03.926] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:11:05.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:11:07.349] <TB0>     INFO: ROC Delay Settings: 227
[14:11:07.349] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:11:07.349] <TB0>     INFO: ROC Port 0 Delay: 3
[14:11:07.349] <TB0>     INFO: ROC Port 1 Delay: 4
[14:11:07.349] <TB0>     INFO: Functional ROC Area: 4
[14:11:07.352] <TB0>     INFO: Test took 119521 ms.
[14:11:07.352] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:11:07.353] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:07.353] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:11:07.353] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:08.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4069 4069 4069 4069 4068 e062 c000 a101 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[14:11:08.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4068 4069 4068 4068 4069 4069 e022 c000 a102 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[14:11:08.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4069 4069 4069 4068 4068 4069 4068 4069 e022 c000 a103 8040 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[14:11:08.496] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:11:22.609] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:22.610] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:11:36.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:36.708] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:11:50.781] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:50.782] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:12:04.907] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:04.907] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:12:19.026] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:19.026] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:12:33.102] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:33.102] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:12:47.226] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:47.226] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:13:01.361] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:01.362] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:13:15.423] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:15.423] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:13:29.530] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:29.913] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:29.926] <TB0>     INFO: Decoding statistics:
[14:13:29.926] <TB0>     INFO:   General information:
[14:13:29.926] <TB0>     INFO: 	 16bit words read:         240000000
[14:13:29.926] <TB0>     INFO: 	 valid events total:       20000000
[14:13:29.926] <TB0>     INFO: 	 empty events:             20000000
[14:13:29.926] <TB0>     INFO: 	 valid events with pixels: 0
[14:13:29.926] <TB0>     INFO: 	 valid pixel hits:         0
[14:13:29.926] <TB0>     INFO:   Event errors: 	           0
[14:13:29.926] <TB0>     INFO: 	 start marker:             0
[14:13:29.926] <TB0>     INFO: 	 stop marker:              0
[14:13:29.926] <TB0>     INFO: 	 overflow:                 0
[14:13:29.926] <TB0>     INFO: 	 invalid 5bit words:       0
[14:13:29.926] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:13:29.926] <TB0>     INFO:   TBM errors: 		           0
[14:13:29.926] <TB0>     INFO: 	 flawed TBM headers:       0
[14:13:29.926] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:13:29.926] <TB0>     INFO: 	 event ID mismatches:      0
[14:13:29.926] <TB0>     INFO:   ROC errors: 		           0
[14:13:29.926] <TB0>     INFO: 	 missing ROC header(s):    0
[14:13:29.926] <TB0>     INFO: 	 misplaced readback start: 0
[14:13:29.926] <TB0>     INFO:   Pixel decoding errors:	   0
[14:13:29.926] <TB0>     INFO: 	 pixel data incomplete:    0
[14:13:29.926] <TB0>     INFO: 	 pixel address:            0
[14:13:29.926] <TB0>     INFO: 	 pulse height fill bit:    0
[14:13:29.926] <TB0>     INFO: 	 buffer corruption:        0
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO:    Read back bit status: 1
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO:    Timings are good!
[14:13:29.927] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:29.927] <TB0>     INFO: Test took 142575 ms.
[14:13:29.927] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:13:29.927] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:13:29.927] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:13:29.927] <TB0>     INFO: PixTestTiming::doTest took 612049 ms.
[14:13:29.927] <TB0>     INFO: PixTestTiming::doTest() done
[14:13:29.927] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:13:29.927] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:13:29.927] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:13:29.927] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:13:29.927] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:13:29.928] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:13:29.928] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:13:30.280] <TB0>     INFO: ######################################################################
[14:13:30.280] <TB0>     INFO: PixTestAlive::doTest()
[14:13:30.280] <TB0>     INFO: ######################################################################
[14:13:30.283] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:30.283] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:30.283] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:30.284] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:30.630] <TB0>     INFO: Expecting 41600 events.
[14:13:34.690] <TB0>     INFO: 41600 events read in total (3346ms).
[14:13:34.691] <TB0>     INFO: Test took 4406ms.
[14:13:34.699] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:34.699] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:13:34.699] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:35.072] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:13:35.072] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:35.072] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:35.075] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:35.075] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:35.075] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:35.076] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:35.426] <TB0>     INFO: Expecting 41600 events.
[14:13:38.405] <TB0>     INFO: 41600 events read in total (2264ms).
[14:13:38.405] <TB0>     INFO: Test took 3329ms.
[14:13:38.405] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:38.405] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:13:38.405] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:13:38.405] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:13:38.810] <TB0>     INFO: PixTestAlive::maskTest() done
[14:13:38.810] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:38.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:38.813] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:13:38.813] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:38.815] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:39.158] <TB0>     INFO: Expecting 41600 events.
[14:13:43.221] <TB0>     INFO: 41600 events read in total (3348ms).
[14:13:43.222] <TB0>     INFO: Test took 4407ms.
[14:13:43.232] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:43.232] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:13:43.232] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:13:43.606] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:13:43.606] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:13:43.606] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:13:43.606] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:13:43.615] <TB0>     INFO: ######################################################################
[14:13:43.615] <TB0>     INFO: PixTestTrim::doTest()
[14:13:43.615] <TB0>     INFO: ######################################################################
[14:13:43.619] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:43.619] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:13:43.619] <TB0>     INFO:    ----------------------------------------------------------------------
[14:13:43.696] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:13:43.696] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:13:43.709] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:43.709] <TB0>     INFO:     run 1 of 1
[14:13:43.709] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:44.053] <TB0>     INFO: Expecting 5025280 events.
[14:14:29.169] <TB0>     INFO: 1405600 events read in total (44401ms).
[14:15:13.135] <TB0>     INFO: 2797008 events read in total (88367ms).
[14:15:58.172] <TB0>     INFO: 4197232 events read in total (133405ms).
[14:16:24.484] <TB0>     INFO: 5025280 events read in total (159716ms).
[14:16:24.520] <TB0>     INFO: Test took 160811ms.
[14:16:24.576] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:24.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:26.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:27.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:28.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:30.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:31.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:32.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:34.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:35.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:37.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:38.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:39.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:41.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:42.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:43.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:45.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:46.542] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242409472
[14:16:46.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.102 minThrLimit = 104.063 minThrNLimit = 129.71 -> result = 104.102 -> 104
[14:16:46.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4882 minThrLimit = 91.447 minThrNLimit = 110.561 -> result = 91.4882 -> 91
[14:16:46.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.736 minThrLimit = 105.718 minThrNLimit = 130.587 -> result = 105.736 -> 105
[14:16:46.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8936 minThrLimit = 97.8818 minThrNLimit = 119.062 -> result = 97.8936 -> 97
[14:16:46.547] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.397 minThrLimit = 102.369 minThrNLimit = 125.242 -> result = 102.397 -> 102
[14:16:46.547] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.096 minThrLimit = 106.062 minThrNLimit = 131.658 -> result = 106.096 -> 106
[14:16:46.548] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9681 minThrLimit = 96.9557 minThrNLimit = 122.472 -> result = 96.9681 -> 96
[14:16:46.548] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.921 minThrLimit = 105.894 minThrNLimit = 129.013 -> result = 105.921 -> 105
[14:16:46.548] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1905 minThrLimit = 95.1826 minThrNLimit = 117.753 -> result = 95.1905 -> 95
[14:16:46.549] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0958 minThrLimit = 87.0847 minThrNLimit = 108.36 -> result = 87.0958 -> 87
[14:16:46.549] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9059 minThrLimit = 94.9024 minThrNLimit = 119.913 -> result = 94.9059 -> 94
[14:16:46.549] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.912 minThrLimit = 100.906 minThrNLimit = 121.182 -> result = 100.912 -> 100
[14:16:46.550] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9586 minThrLimit = 88.9323 minThrNLimit = 113.029 -> result = 88.9586 -> 88
[14:16:46.550] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7022 minThrLimit = 98.6399 minThrNLimit = 121.649 -> result = 98.7022 -> 98
[14:16:46.551] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.25 minThrLimit = 101.242 minThrNLimit = 127.529 -> result = 101.25 -> 101
[14:16:46.551] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.172 minThrLimit = 107.129 minThrNLimit = 133.286 -> result = 107.172 -> 107
[14:16:46.551] <TB0>     INFO: ROC 0 VthrComp = 104
[14:16:46.551] <TB0>     INFO: ROC 1 VthrComp = 91
[14:16:46.551] <TB0>     INFO: ROC 2 VthrComp = 105
[14:16:46.551] <TB0>     INFO: ROC 3 VthrComp = 97
[14:16:46.551] <TB0>     INFO: ROC 4 VthrComp = 102
[14:16:46.552] <TB0>     INFO: ROC 5 VthrComp = 106
[14:16:46.552] <TB0>     INFO: ROC 6 VthrComp = 96
[14:16:46.552] <TB0>     INFO: ROC 7 VthrComp = 105
[14:16:46.552] <TB0>     INFO: ROC 8 VthrComp = 95
[14:16:46.552] <TB0>     INFO: ROC 9 VthrComp = 87
[14:16:46.553] <TB0>     INFO: ROC 10 VthrComp = 94
[14:16:46.553] <TB0>     INFO: ROC 11 VthrComp = 100
[14:16:46.553] <TB0>     INFO: ROC 12 VthrComp = 88
[14:16:46.554] <TB0>     INFO: ROC 13 VthrComp = 98
[14:16:46.554] <TB0>     INFO: ROC 14 VthrComp = 101
[14:16:46.554] <TB0>     INFO: ROC 15 VthrComp = 107
[14:16:46.554] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:16:46.554] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:16:46.567] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:46.567] <TB0>     INFO:     run 1 of 1
[14:16:46.567] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:46.910] <TB0>     INFO: Expecting 5025280 events.
[14:17:22.831] <TB0>     INFO: 886968 events read in total (35207ms).
[14:17:58.006] <TB0>     INFO: 1771512 events read in total (70382ms).
[14:18:33.490] <TB0>     INFO: 2655704 events read in total (105866ms).
[14:19:08.720] <TB0>     INFO: 3531288 events read in total (141096ms).
[14:19:45.130] <TB0>     INFO: 4402496 events read in total (177506ms).
[14:20:10.408] <TB0>     INFO: 5025280 events read in total (202784ms).
[14:20:10.479] <TB0>     INFO: Test took 203912ms.
[14:20:10.655] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:11.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:12.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:14.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:15.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:17.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:18.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:20.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:22.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:23.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:25.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:26.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:28.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:30.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:31.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:33.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:34.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:36.446] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313217024
[14:20:36.449] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.8416 for pixel 0/24 mean/min/max = 47.0397/34.1709/59.9086
[14:20:36.449] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.8153 for pixel 0/10 mean/min/max = 46.4178/32.9958/59.8399
[14:20:36.450] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.7153 for pixel 37/11 mean/min/max = 47.8017/34.828/60.7755
[14:20:36.450] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.5409 for pixel 22/17 mean/min/max = 45.1099/32.5609/57.659
[14:20:36.450] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.8663 for pixel 25/5 mean/min/max = 44.6455/32.2718/57.0193
[14:20:36.451] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.2191 for pixel 4/41 mean/min/max = 47.8175/33.2472/62.3877
[14:20:36.451] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.4214 for pixel 24/14 mean/min/max = 43.4936/33.0742/53.9129
[14:20:36.451] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.8316 for pixel 48/5 mean/min/max = 47.1141/35.3696/58.8586
[14:20:36.452] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.0041 for pixel 10/4 mean/min/max = 46.0078/30.9013/61.1144
[14:20:36.452] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1014 for pixel 21/0 mean/min/max = 43.4364/31.7434/55.1294
[14:20:36.452] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.5615 for pixel 10/71 mean/min/max = 45.1856/32.7608/57.6104
[14:20:36.453] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5306 for pixel 36/77 mean/min/max = 44.6918/32.8399/56.5437
[14:20:36.453] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.1873 for pixel 18/28 mean/min/max = 47.3526/33.3839/61.3214
[14:20:36.453] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.5944 for pixel 0/11 mean/min/max = 45.3656/32.1146/58.6167
[14:20:36.454] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3631 for pixel 30/76 mean/min/max = 43.5184/31.5502/55.4867
[14:20:36.454] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0751 for pixel 40/53 mean/min/max = 45.8347/34.5847/57.0846
[14:20:36.454] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:36.587] <TB0>     INFO: Expecting 411648 events.
[14:20:44.221] <TB0>     INFO: 411648 events read in total (6915ms).
[14:20:44.227] <TB0>     INFO: Expecting 411648 events.
[14:20:51.798] <TB0>     INFO: 411648 events read in total (6904ms).
[14:20:51.806] <TB0>     INFO: Expecting 411648 events.
[14:20:59.417] <TB0>     INFO: 411648 events read in total (6940ms).
[14:20:59.427] <TB0>     INFO: Expecting 411648 events.
[14:21:07.033] <TB0>     INFO: 411648 events read in total (6948ms).
[14:21:07.047] <TB0>     INFO: Expecting 411648 events.
[14:21:14.663] <TB0>     INFO: 411648 events read in total (6962ms).
[14:21:14.681] <TB0>     INFO: Expecting 411648 events.
[14:21:22.317] <TB0>     INFO: 411648 events read in total (6983ms).
[14:21:22.337] <TB0>     INFO: Expecting 411648 events.
[14:21:29.934] <TB0>     INFO: 411648 events read in total (6952ms).
[14:21:29.956] <TB0>     INFO: Expecting 411648 events.
[14:21:37.585] <TB0>     INFO: 411648 events read in total (6982ms).
[14:21:37.610] <TB0>     INFO: Expecting 411648 events.
[14:21:45.358] <TB0>     INFO: 411648 events read in total (7102ms).
[14:21:45.384] <TB0>     INFO: Expecting 411648 events.
[14:21:53.007] <TB0>     INFO: 411648 events read in total (6983ms).
[14:21:53.034] <TB0>     INFO: Expecting 411648 events.
[14:22:00.858] <TB0>     INFO: 411648 events read in total (7180ms).
[14:22:00.893] <TB0>     INFO: Expecting 411648 events.
[14:22:08.883] <TB0>     INFO: 411648 events read in total (7358ms).
[14:22:08.918] <TB0>     INFO: Expecting 411648 events.
[14:22:16.831] <TB0>     INFO: 411648 events read in total (7281ms).
[14:22:16.867] <TB0>     INFO: Expecting 411648 events.
[14:22:24.455] <TB0>     INFO: 411648 events read in total (6952ms).
[14:22:24.493] <TB0>     INFO: Expecting 411648 events.
[14:22:32.133] <TB0>     INFO: 411648 events read in total (7007ms).
[14:22:32.175] <TB0>     INFO: Expecting 411648 events.
[14:22:39.770] <TB0>     INFO: 411648 events read in total (6968ms).
[14:22:39.813] <TB0>     INFO: Test took 123359ms.
[14:22:40.302] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4344 < 35 for itrim = 110; old thr = 33.81 ... break
[14:22:40.329] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1199 < 35 for itrim+1 = 101; old thr = 34.6717 ... break
[14:22:40.365] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0292 < 35 for itrim+1 = 114; old thr = 34.061 ... break
[14:22:40.403] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5794 < 35 for itrim+1 = 103; old thr = 34.5525 ... break
[14:22:40.445] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3486 < 35 for itrim+1 = 106; old thr = 34.7047 ... break
[14:22:40.489] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3752 < 35 for itrim = 128; old thr = 33.585 ... break
[14:22:40.533] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1667 < 35 for itrim = 96; old thr = 34.6711 ... break
[14:22:40.574] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3349 < 35 for itrim+1 = 109; old thr = 34.697 ... break
[14:22:40.615] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5384 < 35 for itrim = 114; old thr = 33.9753 ... break
[14:22:40.617] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 244.676 < 35 for itrim+1 = 176; old thr = 16.3895 ... break
[14:22:40.663] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2438 < 35 for itrim = 116; old thr = 34.6608 ... break
[14:22:40.705] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8826 < 35 for itrim+1 = 114; old thr = 34.626 ... break
[14:22:40.746] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1181 < 35 for itrim = 109; old thr = 33.9753 ... break
[14:22:40.783] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4751 < 35 for itrim+1 = 103; old thr = 34.6336 ... break
[14:22:40.825] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4076 < 35 for itrim+1 = 99; old thr = 34.9833 ... break
[14:22:40.867] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0831 < 35 for itrim = 107; old thr = 33.7222 ... break
[14:22:40.943] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:22:40.956] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:40.956] <TB0>     INFO:     run 1 of 1
[14:22:40.956] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:41.300] <TB0>     INFO: Expecting 5025280 events.
[14:23:16.999] <TB0>     INFO: 867168 events read in total (34984ms).
[14:23:52.012] <TB0>     INFO: 1732768 events read in total (69997ms).
[14:24:27.269] <TB0>     INFO: 2597600 events read in total (105255ms).
[14:25:02.189] <TB0>     INFO: 3454432 events read in total (140174ms).
[14:25:37.838] <TB0>     INFO: 4308656 events read in total (175823ms).
[14:26:07.072] <TB0>     INFO: 5025280 events read in total (205057ms).
[14:26:07.157] <TB0>     INFO: Test took 206201ms.
[14:26:07.339] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:07.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:09.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:10.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:12.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:13.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:15.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:17.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:18.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:20.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:21.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:23.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:24.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:26.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:27.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:29.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:30.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:32.518] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263454720
[14:26:32.520] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.980166 .. 255.000000
[14:26:32.594] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:26:32.604] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:32.604] <TB0>     INFO:     run 1 of 1
[14:26:32.604] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:32.949] <TB0>     INFO: Expecting 8419840 events.
[14:27:07.606] <TB0>     INFO: 821488 events read in total (33942ms).
[14:27:41.642] <TB0>     INFO: 1643128 events read in total (67978ms).
[14:28:15.747] <TB0>     INFO: 2464640 events read in total (102083ms).
[14:28:48.565] <TB0>     INFO: 3286296 events read in total (134901ms).
[14:29:25.790] <TB0>     INFO: 4108072 events read in total (172126ms).
[14:30:02.572] <TB0>     INFO: 4928864 events read in total (208908ms).
[14:30:36.998] <TB0>     INFO: 5748160 events read in total (243334ms).
[14:31:11.083] <TB0>     INFO: 6566704 events read in total (277419ms).
[14:31:43.905] <TB0>     INFO: 7384376 events read in total (310241ms).
[14:32:17.970] <TB0>     INFO: 8202032 events read in total (344306ms).
[14:32:27.301] <TB0>     INFO: 8419840 events read in total (353637ms).
[14:32:27.423] <TB0>     INFO: Test took 354819ms.
[14:32:27.746] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:28.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:30.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:32.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:34.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:35.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:37.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:39.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:41.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:43.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:45.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:46.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:48.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:50.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:52.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:54.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:56.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:58.153] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 437739520
[14:32:58.234] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.000985 .. 45.708413
[14:32:58.308] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:32:58.319] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:58.319] <TB0>     INFO:     run 1 of 1
[14:32:58.319] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:58.662] <TB0>     INFO: Expecting 1697280 events.
[14:33:38.615] <TB0>     INFO: 1167352 events read in total (39229ms).
[14:33:57.574] <TB0>     INFO: 1697280 events read in total (58188ms).
[14:33:57.589] <TB0>     INFO: Test took 59270ms.
[14:33:57.623] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:57.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:58.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:59.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:00.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:01.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:02.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:03.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:04.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:05.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:06.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:07.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:08.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:09.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:10.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:11.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:11.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:12.955] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297136128
[14:34:13.039] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.301829 .. 42.456183
[14:34:13.115] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:34:13.126] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:13.126] <TB0>     INFO:     run 1 of 1
[14:34:13.126] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:13.474] <TB0>     INFO: Expecting 1364480 events.
[14:34:54.403] <TB0>     INFO: 1143704 events read in total (40214ms).
[14:35:02.772] <TB0>     INFO: 1364480 events read in total (48583ms).
[14:35:02.800] <TB0>     INFO: Test took 49675ms.
[14:35:02.839] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:02.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:03.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:05.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:06.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:07.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:08.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:09.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:10.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:11.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:12.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:13.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:14.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:15.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:16.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:17.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:18.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:18.981] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275791872
[14:35:19.062] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.377688 .. 42.456183
[14:35:19.137] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:35:19.148] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:19.148] <TB0>     INFO:     run 1 of 1
[14:35:19.148] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:19.491] <TB0>     INFO: Expecting 1264640 events.
[14:36:00.548] <TB0>     INFO: 1115064 events read in total (40342ms).
[14:36:06.295] <TB0>     INFO: 1264640 events read in total (46089ms).
[14:36:06.313] <TB0>     INFO: Test took 47166ms.
[14:36:06.348] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:06.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:07.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:08.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:09.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:10.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:11.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:12.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:13.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:14.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:15.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:16.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:17.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:18.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:19.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:19.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:20.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:21.908] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354492416
[14:36:21.991] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:36:21.991] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:36:22.002] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:22.002] <TB0>     INFO:     run 1 of 1
[14:36:22.002] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:22.349] <TB0>     INFO: Expecting 1364480 events.
[14:37:02.553] <TB0>     INFO: 1075824 events read in total (39489ms).
[14:37:13.467] <TB0>     INFO: 1364480 events read in total (50403ms).
[14:37:13.480] <TB0>     INFO: Test took 51478ms.
[14:37:13.513] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:13.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:14.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:15.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:16.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:17.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:18.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:19.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:20.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:21.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:22.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:23.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:24.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:25.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:26.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:27.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:28.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:29.154] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242823168
[14:37:29.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C0.dat
[14:37:29.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C1.dat
[14:37:29.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C2.dat
[14:37:29.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C3.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C4.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C5.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C6.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C7.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C8.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C9.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C10.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C11.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C12.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C13.dat
[14:37:29.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C14.dat
[14:37:29.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C15.dat
[14:37:29.192] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C0.dat
[14:37:29.199] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C1.dat
[14:37:29.206] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C2.dat
[14:37:29.213] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C3.dat
[14:37:29.220] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C4.dat
[14:37:29.226] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C5.dat
[14:37:29.233] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C6.dat
[14:37:29.240] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C7.dat
[14:37:29.247] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C8.dat
[14:37:29.254] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C9.dat
[14:37:29.260] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C10.dat
[14:37:29.267] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C11.dat
[14:37:29.274] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C12.dat
[14:37:29.285] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C13.dat
[14:37:29.292] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C14.dat
[14:37:29.298] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//trimParameters35_C15.dat
[14:37:29.305] <TB0>     INFO: PixTestTrim::trimTest() done
[14:37:29.305] <TB0>     INFO: vtrim:     110 101 114 103 106 128  96 109 114 176 116 114 109 103  99 107 
[14:37:29.305] <TB0>     INFO: vthrcomp:  104  91 105  97 102 106  96 105  95  87  94 100  88  98 101 107 
[14:37:29.305] <TB0>     INFO: vcal mean:  34.98  34.97  34.97  34.98  34.94  35.01  34.99  35.04  34.94  34.92  34.98  34.98  35.00  35.00  34.93  35.02 
[14:37:29.305] <TB0>     INFO: vcal RMS:    0.85   0.85   0.86   0.85   0.88   0.88   0.79   0.83   0.86   1.36   0.82   0.88   0.83   0.81   0.84   0.81 
[14:37:29.305] <TB0>     INFO: bits mean:   8.41   8.92   8.81   9.93   9.78   8.99  10.00   8.38   9.71  12.39   9.83  10.09   8.99   9.25  10.29   9.19 
[14:37:29.305] <TB0>     INFO: bits RMS:    2.77   2.78   2.46   2.48   2.65   2.58   2.40   2.60   2.70   1.41   2.48   2.43   2.65   2.84   2.54   2.47 
[14:37:29.319] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:29.319] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:37:29.319] <TB0>     INFO:    ----------------------------------------------------------------------
[14:37:29.321] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:37:29.321] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:37:29.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:29.332] <TB0>     INFO:     run 1 of 1
[14:37:29.332] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:29.679] <TB0>     INFO: Expecting 4160000 events.
[14:38:17.150] <TB0>     INFO: 1163920 events read in total (46756ms).
[14:39:04.257] <TB0>     INFO: 2315930 events read in total (93863ms).
[14:39:50.155] <TB0>     INFO: 3456000 events read in total (139761ms).
[14:40:18.330] <TB0>     INFO: 4160000 events read in total (167936ms).
[14:40:18.379] <TB0>     INFO: Test took 169047ms.
[14:40:18.493] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:18.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:20.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:22.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:24.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:26.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:28.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:30.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:32.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:33.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:35.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:37.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:39.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:41.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:43.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:45.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:47.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:49.051] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242831360
[14:40:49.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:40:49.125] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:40:49.125] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:40:49.136] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:49.136] <TB0>     INFO:     run 1 of 1
[14:40:49.136] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:49.483] <TB0>     INFO: Expecting 3577600 events.
[14:41:36.765] <TB0>     INFO: 1212000 events read in total (46568ms).
[14:42:24.099] <TB0>     INFO: 2406140 events read in total (93902ms).
[14:43:09.405] <TB0>     INFO: 3577600 events read in total (139209ms).
[14:43:09.466] <TB0>     INFO: Test took 140331ms.
[14:43:09.565] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:09.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:11.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:13.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:15.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:16.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:18.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:20.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:22.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:23.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:25.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:27.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:29.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:30.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:32.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:34.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:36.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:37.893] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341499904
[14:43:37.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:43:37.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:43:37.967] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:43:37.978] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:37.978] <TB0>     INFO:     run 1 of 1
[14:43:37.978] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:38.320] <TB0>     INFO: Expecting 3390400 events.
[14:44:27.309] <TB0>     INFO: 1253040 events read in total (48274ms).
[14:45:15.507] <TB0>     INFO: 2483225 events read in total (96472ms).
[14:45:51.379] <TB0>     INFO: 3390400 events read in total (132345ms).
[14:45:51.430] <TB0>     INFO: Test took 133453ms.
[14:45:51.513] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:51.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:53.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:54.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:56.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:58.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:59.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:01.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:03.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:04.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:06.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:08.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:09.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:11.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:13.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:14.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:16.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:18.008] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276512768
[14:46:18.009] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:46:18.082] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:46:18.082] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:46:18.093] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:18.093] <TB0>     INFO:     run 1 of 1
[14:46:18.093] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:18.439] <TB0>     INFO: Expecting 3390400 events.
[14:47:07.560] <TB0>     INFO: 1252635 events read in total (48406ms).
[14:47:55.824] <TB0>     INFO: 2482740 events read in total (96670ms).
[14:48:31.224] <TB0>     INFO: 3390400 events read in total (132071ms).
[14:48:31.277] <TB0>     INFO: Test took 133185ms.
[14:48:31.361] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:31.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:33.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:34.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:36.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:38.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:39.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:41.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:43.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:44.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:46.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:48.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:49.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:51.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:53.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:54.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:56.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:58.109] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276512768
[14:48:58.110] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:48:58.185] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:48:58.185] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:48:58.195] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:58.196] <TB0>     INFO:     run 1 of 1
[14:48:58.196] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:58.541] <TB0>     INFO: Expecting 3390400 events.
[14:49:47.562] <TB0>     INFO: 1252325 events read in total (48306ms).
[14:50:34.439] <TB0>     INFO: 2482210 events read in total (95184ms).
[14:51:10.183] <TB0>     INFO: 3390400 events read in total (130928ms).
[14:51:10.225] <TB0>     INFO: Test took 132030ms.
[14:51:10.307] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:10.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:12.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:13.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:15.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:17.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:18.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:20.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:21.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:23.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:25.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:26.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:28.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:30.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:31.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:33.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:35.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:36.871] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312188928
[14:51:36.872] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.77317, thr difference RMS: 1.32198
[14:51:36.872] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.16129, thr difference RMS: 1.70101
[14:51:36.872] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.5854, thr difference RMS: 1.30482
[14:51:36.872] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.64661, thr difference RMS: 1.7249
[14:51:36.872] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.58088, thr difference RMS: 1.32105
[14:51:36.873] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0895, thr difference RMS: 1.27923
[14:51:36.873] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.44194, thr difference RMS: 1.47494
[14:51:36.873] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0184, thr difference RMS: 1.2652
[14:51:36.873] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.17373, thr difference RMS: 1.55103
[14:51:36.873] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.58784, thr difference RMS: 1.46866
[14:51:36.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.01431, thr difference RMS: 1.49066
[14:51:36.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.73412, thr difference RMS: 1.59894
[14:51:36.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.36643, thr difference RMS: 1.4738
[14:51:36.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.61234, thr difference RMS: 1.58867
[14:51:36.874] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.3692, thr difference RMS: 1.69552
[14:51:36.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.3597, thr difference RMS: 1.21272
[14:51:36.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.66138, thr difference RMS: 1.34113
[14:51:36.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.13034, thr difference RMS: 1.72418
[14:51:36.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.5504, thr difference RMS: 1.29205
[14:51:36.875] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.69453, thr difference RMS: 1.72664
[14:51:36.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.51095, thr difference RMS: 1.34524
[14:51:36.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.012, thr difference RMS: 1.27808
[14:51:36.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.42211, thr difference RMS: 1.46475
[14:51:36.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.94405, thr difference RMS: 1.28245
[14:51:36.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.19121, thr difference RMS: 1.53847
[14:51:36.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.47517, thr difference RMS: 1.4674
[14:51:36.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.96527, thr difference RMS: 1.49775
[14:51:36.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.66783, thr difference RMS: 1.60156
[14:51:36.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.35152, thr difference RMS: 1.44416
[14:51:36.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.56083, thr difference RMS: 1.62588
[14:51:36.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.3904, thr difference RMS: 1.67894
[14:51:36.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.3568, thr difference RMS: 1.20907
[14:51:36.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.69078, thr difference RMS: 1.31668
[14:51:36.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.18447, thr difference RMS: 1.72382
[14:51:36.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.6418, thr difference RMS: 1.31277
[14:51:36.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.90815, thr difference RMS: 1.71619
[14:51:36.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.60056, thr difference RMS: 1.34244
[14:51:36.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.99123, thr difference RMS: 1.27969
[14:51:36.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.45663, thr difference RMS: 1.45117
[14:51:36.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0773, thr difference RMS: 1.26293
[14:51:36.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.21853, thr difference RMS: 1.54625
[14:51:36.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.49124, thr difference RMS: 1.44661
[14:51:36.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.95543, thr difference RMS: 1.48639
[14:51:36.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.69314, thr difference RMS: 1.59762
[14:51:36.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.3411, thr difference RMS: 1.46761
[14:51:36.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.58047, thr difference RMS: 1.60676
[14:51:36.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.42984, thr difference RMS: 1.67613
[14:51:36.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.4433, thr difference RMS: 1.21177
[14:51:36.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.65114, thr difference RMS: 1.31182
[14:51:36.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.15056, thr difference RMS: 1.734
[14:51:36.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.7352, thr difference RMS: 1.3148
[14:51:36.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0389, thr difference RMS: 1.72709
[14:51:36.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.66881, thr difference RMS: 1.32852
[14:51:36.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.95062, thr difference RMS: 1.28639
[14:51:36.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.51339, thr difference RMS: 1.4711
[14:51:36.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.213, thr difference RMS: 1.26311
[14:51:36.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.24562, thr difference RMS: 1.56609
[14:51:36.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.54583, thr difference RMS: 1.4367
[14:51:36.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.00335, thr difference RMS: 1.47539
[14:51:36.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.74802, thr difference RMS: 1.60882
[14:51:36.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.4185, thr difference RMS: 1.45544
[14:51:36.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.61487, thr difference RMS: 1.60214
[14:51:36.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.56522, thr difference RMS: 1.69466
[14:51:36.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5013, thr difference RMS: 1.20376
[14:51:36.991] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:51:36.994] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2273 seconds
[14:51:36.994] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:51:37.710] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:51:37.710] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:51:37.713] <TB0>     INFO: ######################################################################
[14:51:37.713] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:51:37.713] <TB0>     INFO: ######################################################################
[14:51:37.713] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:37.713] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:51:37.713] <TB0>     INFO:    ----------------------------------------------------------------------
[14:51:37.714] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:51:37.725] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:51:37.725] <TB0>     INFO:     run 1 of 1
[14:51:37.725] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:38.067] <TB0>     INFO: Expecting 59072000 events.
[14:52:07.186] <TB0>     INFO: 1072800 events read in total (28404ms).
[14:52:35.890] <TB0>     INFO: 2141600 events read in total (57108ms).
[14:53:02.732] <TB0>     INFO: 3211400 events read in total (83950ms).
[14:53:30.352] <TB0>     INFO: 4282600 events read in total (111570ms).
[14:53:59.130] <TB0>     INFO: 5350800 events read in total (140348ms).
[14:54:26.567] <TB0>     INFO: 6420800 events read in total (167785ms).
[14:54:53.959] <TB0>     INFO: 7492000 events read in total (195177ms).
[14:55:22.283] <TB0>     INFO: 8560800 events read in total (223501ms).
[14:55:50.515] <TB0>     INFO: 9632000 events read in total (251733ms).
[14:56:18.916] <TB0>     INFO: 10702200 events read in total (280134ms).
[14:56:47.211] <TB0>     INFO: 11771000 events read in total (308429ms).
[14:57:15.245] <TB0>     INFO: 12843400 events read in total (336463ms).
[14:57:42.703] <TB0>     INFO: 13912600 events read in total (363921ms).
[14:58:10.958] <TB0>     INFO: 14981600 events read in total (392176ms).
[14:58:39.314] <TB0>     INFO: 16053400 events read in total (420532ms).
[14:59:07.670] <TB0>     INFO: 17122000 events read in total (448888ms).
[14:59:35.890] <TB0>     INFO: 18190800 events read in total (477108ms).
[15:00:04.209] <TB0>     INFO: 19263400 events read in total (505427ms).
[15:00:32.512] <TB0>     INFO: 20332200 events read in total (533730ms).
[15:01:00.813] <TB0>     INFO: 21402800 events read in total (562031ms).
[15:01:29.154] <TB0>     INFO: 22473200 events read in total (590372ms).
[15:01:56.558] <TB0>     INFO: 23541200 events read in total (617776ms).
[15:02:24.860] <TB0>     INFO: 24611000 events read in total (646078ms).
[15:02:53.174] <TB0>     INFO: 25682200 events read in total (674392ms).
[15:03:21.452] <TB0>     INFO: 26750800 events read in total (702670ms).
[15:03:49.804] <TB0>     INFO: 27820800 events read in total (731022ms).
[15:04:18.185] <TB0>     INFO: 28891400 events read in total (759403ms).
[15:04:46.485] <TB0>     INFO: 29960200 events read in total (787703ms).
[15:05:14.880] <TB0>     INFO: 31031400 events read in total (816098ms).
[15:05:43.088] <TB0>     INFO: 32101800 events read in total (844306ms).
[15:06:11.393] <TB0>     INFO: 33170000 events read in total (872611ms).
[15:06:39.668] <TB0>     INFO: 34241600 events read in total (900886ms).
[15:07:08.090] <TB0>     INFO: 35311200 events read in total (929308ms).
[15:07:36.397] <TB0>     INFO: 36379400 events read in total (957615ms).
[15:08:04.755] <TB0>     INFO: 37451200 events read in total (985973ms).
[15:08:33.059] <TB0>     INFO: 38520000 events read in total (1014277ms).
[15:09:01.342] <TB0>     INFO: 39588400 events read in total (1042560ms).
[15:09:29.629] <TB0>     INFO: 40659400 events read in total (1070847ms).
[15:09:57.947] <TB0>     INFO: 41728800 events read in total (1099165ms).
[15:10:26.363] <TB0>     INFO: 42796800 events read in total (1127581ms).
[15:10:54.779] <TB0>     INFO: 43866800 events read in total (1155997ms).
[15:11:23.132] <TB0>     INFO: 44937600 events read in total (1184350ms).
[15:11:51.469] <TB0>     INFO: 46005800 events read in total (1212687ms).
[15:12:19.858] <TB0>     INFO: 47075400 events read in total (1241076ms).
[15:12:48.233] <TB0>     INFO: 48146200 events read in total (1269451ms).
[15:13:16.589] <TB0>     INFO: 49214200 events read in total (1297807ms).
[15:13:44.922] <TB0>     INFO: 50281600 events read in total (1326140ms).
[15:14:13.386] <TB0>     INFO: 51353600 events read in total (1354604ms).
[15:14:41.789] <TB0>     INFO: 52422200 events read in total (1383007ms).
[15:15:10.313] <TB0>     INFO: 53490600 events read in total (1411531ms).
[15:15:38.695] <TB0>     INFO: 54560600 events read in total (1439913ms).
[15:16:07.091] <TB0>     INFO: 55630600 events read in total (1468309ms).
[15:16:35.433] <TB0>     INFO: 56698400 events read in total (1496651ms).
[15:17:03.859] <TB0>     INFO: 57768400 events read in total (1525077ms).
[15:17:32.206] <TB0>     INFO: 58839600 events read in total (1553424ms).
[15:17:38.638] <TB0>     INFO: 59072000 events read in total (1559856ms).
[15:17:38.659] <TB0>     INFO: Test took 1560934ms.
[15:17:38.716] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:38.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:38.845] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:40.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:40.006] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:41.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:41.167] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:42.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:42.330] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:43.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:43.500] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:44.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:44.665] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:45.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:45.824] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:47.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:47.018] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:48.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:48.182] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:49.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:49.338] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:50.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:50.496] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:51.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:51.671] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:52.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:52.840] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:54.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:54.001] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:55.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:55.178] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:56.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:56.333] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:17:57.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500969472
[15:17:57.544] <TB0>     INFO: PixTestScurves::scurves() done 
[15:17:57.544] <TB0>     INFO: Vcal mean:  35.14  35.16  35.09  35.08  35.13  35.11  35.07  35.11  35.08  35.07  35.06  35.12  35.09  35.10  35.05  35.12 
[15:17:57.544] <TB0>     INFO: Vcal RMS:    0.71   0.71   0.73   0.73   0.74   0.74   0.65   0.68   0.74   1.22   0.70   0.75   0.70   0.69   0.70   0.69 
[15:17:57.544] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:17:57.617] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:17:57.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:17:57.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:17:57.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:17:57.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:17:57.617] <TB0>     INFO: ######################################################################
[15:17:57.617] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:17:57.617] <TB0>     INFO: ######################################################################
[15:17:57.620] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:17:57.963] <TB0>     INFO: Expecting 41600 events.
[15:18:02.040] <TB0>     INFO: 41600 events read in total (3358ms).
[15:18:02.041] <TB0>     INFO: Test took 4420ms.
[15:18:02.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:02.049] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:18:02.049] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 3, 7] has eff 0/10
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 3, 7]
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 7, 23] has eff 0/10
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 7, 23]
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 34, 46] has eff 0/10
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 34, 46]
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 13, 49] has eff 0/10
[15:18:02.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 13, 49]
[15:18:02.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:18:02.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:18:02.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:18:02.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:18:02.396] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:18:02.744] <TB0>     INFO: Expecting 41600 events.
[15:18:06.902] <TB0>     INFO: 41600 events read in total (3443ms).
[15:18:06.903] <TB0>     INFO: Test took 4507ms.
[15:18:06.911] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:06.911] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:18:06.911] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.832
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 175
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.96
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.015
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 182
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.316
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.442
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.242
[15:18:06.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.595
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.53
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 182
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.543
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.215
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.585
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.756
[15:18:06.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.827
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 182
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.302
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.226
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.811
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 174
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:18:06.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:18:07.002] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:18:07.346] <TB0>     INFO: Expecting 41600 events.
[15:18:11.509] <TB0>     INFO: 41600 events read in total (3448ms).
[15:18:11.510] <TB0>     INFO: Test took 4507ms.
[15:18:11.518] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:11.518] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:18:11.518] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:18:11.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:18:11.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 3
[15:18:11.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9355
[15:18:11.522] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 69
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9322
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 75
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1637
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 76
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5163
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.341
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.313
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 67
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8422
[15:18:11.523] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 80
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7134
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1202
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 82
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2133
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7202
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 84
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9756
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 77
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8703
[15:18:11.524] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 68
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1105
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8259
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 77
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1779
[15:18:11.525] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 68
[15:18:11.526] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 0 0
[15:18:11.928] <TB0>     INFO: Expecting 2560 events.
[15:18:12.886] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:12.886] <TB0>     INFO: Test took 1360ms.
[15:18:12.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:12.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 1 1
[15:18:13.396] <TB0>     INFO: Expecting 2560 events.
[15:18:14.355] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:14.356] <TB0>     INFO: Test took 1470ms.
[15:18:14.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:14.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 2 2
[15:18:14.870] <TB0>     INFO: Expecting 2560 events.
[15:18:15.827] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:15.827] <TB0>     INFO: Test took 1471ms.
[15:18:15.827] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:15.828] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 3 3
[15:18:16.335] <TB0>     INFO: Expecting 2560 events.
[15:18:17.292] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:17.292] <TB0>     INFO: Test took 1464ms.
[15:18:17.293] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:17.293] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:18:17.800] <TB0>     INFO: Expecting 2560 events.
[15:18:18.756] <TB0>     INFO: 2560 events read in total (241ms).
[15:18:18.756] <TB0>     INFO: Test took 1463ms.
[15:18:18.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:18.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[15:18:19.264] <TB0>     INFO: Expecting 2560 events.
[15:18:20.222] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:20.222] <TB0>     INFO: Test took 1466ms.
[15:18:20.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:20.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 6 6
[15:18:20.730] <TB0>     INFO: Expecting 2560 events.
[15:18:21.688] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:21.688] <TB0>     INFO: Test took 1465ms.
[15:18:21.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:21.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:18:22.196] <TB0>     INFO: Expecting 2560 events.
[15:18:23.152] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:23.153] <TB0>     INFO: Test took 1464ms.
[15:18:23.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:23.153] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 8 8
[15:18:23.661] <TB0>     INFO: Expecting 2560 events.
[15:18:24.619] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:24.620] <TB0>     INFO: Test took 1467ms.
[15:18:24.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:24.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[15:18:25.127] <TB0>     INFO: Expecting 2560 events.
[15:18:26.084] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:26.084] <TB0>     INFO: Test took 1464ms.
[15:18:26.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:26.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 10 10
[15:18:26.592] <TB0>     INFO: Expecting 2560 events.
[15:18:27.549] <TB0>     INFO: 2560 events read in total (242ms).
[15:18:27.550] <TB0>     INFO: Test took 1465ms.
[15:18:27.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:27.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[15:18:28.057] <TB0>     INFO: Expecting 2560 events.
[15:18:29.016] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:29.016] <TB0>     INFO: Test took 1466ms.
[15:18:29.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:29.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[15:18:29.525] <TB0>     INFO: Expecting 2560 events.
[15:18:30.483] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:30.483] <TB0>     INFO: Test took 1466ms.
[15:18:30.484] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:30.484] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[15:18:30.991] <TB0>     INFO: Expecting 2560 events.
[15:18:31.950] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:31.950] <TB0>     INFO: Test took 1466ms.
[15:18:31.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:31.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 14 14
[15:18:32.458] <TB0>     INFO: Expecting 2560 events.
[15:18:33.416] <TB0>     INFO: 2560 events read in total (243ms).
[15:18:33.416] <TB0>     INFO: Test took 1466ms.
[15:18:33.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:33.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[15:18:33.926] <TB0>     INFO: Expecting 2560 events.
[15:18:34.885] <TB0>     INFO: 2560 events read in total (244ms).
[15:18:34.885] <TB0>     INFO: Test took 1468ms.
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[15:18:34.885] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC7
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:18:34.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[15:18:34.888] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:35.394] <TB0>     INFO: Expecting 655360 events.
[15:18:47.223] <TB0>     INFO: 655360 events read in total (11114ms).
[15:18:47.234] <TB0>     INFO: Expecting 655360 events.
[15:18:58.859] <TB0>     INFO: 655360 events read in total (11064ms).
[15:18:58.874] <TB0>     INFO: Expecting 655360 events.
[15:19:10.570] <TB0>     INFO: 655360 events read in total (11137ms).
[15:19:10.589] <TB0>     INFO: Expecting 655360 events.
[15:19:22.269] <TB0>     INFO: 655360 events read in total (11125ms).
[15:19:22.293] <TB0>     INFO: Expecting 655360 events.
[15:19:33.936] <TB0>     INFO: 655360 events read in total (11098ms).
[15:19:33.967] <TB0>     INFO: Expecting 655360 events.
[15:19:45.602] <TB0>     INFO: 655360 events read in total (11094ms).
[15:19:45.633] <TB0>     INFO: Expecting 655360 events.
[15:19:57.304] <TB0>     INFO: 655360 events read in total (11130ms).
[15:19:57.347] <TB0>     INFO: Expecting 655360 events.
[15:20:09.013] <TB0>     INFO: 655360 events read in total (11137ms).
[15:20:09.054] <TB0>     INFO: Expecting 655360 events.
[15:20:20.777] <TB0>     INFO: 655360 events read in total (11191ms).
[15:20:20.821] <TB0>     INFO: Expecting 655360 events.
[15:20:32.514] <TB0>     INFO: 655360 events read in total (11165ms).
[15:20:32.566] <TB0>     INFO: Expecting 655360 events.
[15:20:44.231] <TB0>     INFO: 655360 events read in total (11139ms).
[15:20:44.283] <TB0>     INFO: Expecting 655360 events.
[15:20:55.995] <TB0>     INFO: 655360 events read in total (11185ms).
[15:20:56.054] <TB0>     INFO: Expecting 655360 events.
[15:21:07.473] <TB0>     INFO: 655360 events read in total (10893ms).
[15:21:07.542] <TB0>     INFO: Expecting 655360 events.
[15:21:19.117] <TB0>     INFO: 655360 events read in total (11049ms).
[15:21:19.185] <TB0>     INFO: Expecting 655360 events.
[15:21:30.890] <TB0>     INFO: 655360 events read in total (11179ms).
[15:21:30.967] <TB0>     INFO: Expecting 655360 events.
[15:21:42.904] <TB0>     INFO: 655360 events read in total (11411ms).
[15:21:42.982] <TB0>     INFO: Test took 188094ms.
[15:21:43.076] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:43.383] <TB0>     INFO: Expecting 655360 events.
[15:21:55.182] <TB0>     INFO: 655360 events read in total (11084ms).
[15:21:55.193] <TB0>     INFO: Expecting 655360 events.
[15:22:06.857] <TB0>     INFO: 655360 events read in total (11099ms).
[15:22:06.873] <TB0>     INFO: Expecting 655360 events.
[15:22:18.512] <TB0>     INFO: 655360 events read in total (11080ms).
[15:22:18.533] <TB0>     INFO: Expecting 655360 events.
[15:22:30.136] <TB0>     INFO: 655360 events read in total (11051ms).
[15:22:30.159] <TB0>     INFO: Expecting 655360 events.
[15:22:41.892] <TB0>     INFO: 655360 events read in total (11184ms).
[15:22:41.921] <TB0>     INFO: Expecting 655360 events.
[15:22:53.482] <TB0>     INFO: 655360 events read in total (11021ms).
[15:22:53.515] <TB0>     INFO: Expecting 655360 events.
[15:23:05.165] <TB0>     INFO: 655360 events read in total (11109ms).
[15:23:05.206] <TB0>     INFO: Expecting 655360 events.
[15:23:16.765] <TB0>     INFO: 655360 events read in total (11032ms).
[15:23:16.805] <TB0>     INFO: Expecting 655360 events.
[15:23:28.399] <TB0>     INFO: 655360 events read in total (11062ms).
[15:23:28.444] <TB0>     INFO: Expecting 655360 events.
[15:23:40.092] <TB0>     INFO: 655360 events read in total (11111ms).
[15:23:40.140] <TB0>     INFO: Expecting 655360 events.
[15:23:51.829] <TB0>     INFO: 655360 events read in total (11161ms).
[15:23:51.890] <TB0>     INFO: Expecting 655360 events.
[15:24:03.540] <TB0>     INFO: 655360 events read in total (11124ms).
[15:24:03.606] <TB0>     INFO: Expecting 655360 events.
[15:24:15.256] <TB0>     INFO: 655360 events read in total (11123ms).
[15:24:15.319] <TB0>     INFO: Expecting 655360 events.
[15:24:26.978] <TB0>     INFO: 655360 events read in total (11132ms).
[15:24:27.046] <TB0>     INFO: Expecting 655360 events.
[15:24:38.709] <TB0>     INFO: 655360 events read in total (11137ms).
[15:24:38.780] <TB0>     INFO: Expecting 655360 events.
[15:24:50.369] <TB0>     INFO: 655360 events read in total (11063ms).
[15:24:50.443] <TB0>     INFO: Test took 187367ms.
[15:24:50.623] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:24:50.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:24:50.624] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:24:50.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:24:50.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:24:50.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:24:50.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:24:50.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:24:50.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:24:50.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:24:50.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:24:50.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:24:50.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:24:50.630] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.638] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.646] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:24:50.654] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.661] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.668] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.675] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:24:50.682] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.690] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.697] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.704] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.711] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.719] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.726] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.733] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.741] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:24:50.748] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:24:50.755] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:24:50.762] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:24:50.769] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:24:50.776] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.784] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:24:50.791] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:24:50.798] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:24:50.806] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:24:50.813] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.820] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:24:50.828] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:24:50.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C0.dat
[15:24:50.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C1.dat
[15:24:50.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C2.dat
[15:24:50.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C3.dat
[15:24:50.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C4.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C5.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C6.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C7.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C8.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C9.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C10.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C11.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C12.dat
[15:24:50.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C13.dat
[15:24:50.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C14.dat
[15:24:50.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//dacParameters35_C15.dat
[15:24:51.205] <TB0>     INFO: Expecting 41600 events.
[15:24:55.062] <TB0>     INFO: 41600 events read in total (3142ms).
[15:24:55.063] <TB0>     INFO: Test took 4200ms.
[15:24:55.711] <TB0>     INFO: Expecting 41600 events.
[15:24:59.547] <TB0>     INFO: 41600 events read in total (3121ms).
[15:24:59.548] <TB0>     INFO: Test took 4186ms.
[15:25:00.201] <TB0>     INFO: Expecting 41600 events.
[15:25:04.066] <TB0>     INFO: 41600 events read in total (3150ms).
[15:25:04.067] <TB0>     INFO: Test took 4213ms.
[15:25:04.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:04.501] <TB0>     INFO: Expecting 2560 events.
[15:25:05.460] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:05.460] <TB0>     INFO: Test took 1092ms.
[15:25:05.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:05.969] <TB0>     INFO: Expecting 2560 events.
[15:25:06.928] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:06.928] <TB0>     INFO: Test took 1466ms.
[15:25:06.930] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:07.437] <TB0>     INFO: Expecting 2560 events.
[15:25:08.394] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:08.394] <TB0>     INFO: Test took 1464ms.
[15:25:08.396] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:08.903] <TB0>     INFO: Expecting 2560 events.
[15:25:09.860] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:09.861] <TB0>     INFO: Test took 1465ms.
[15:25:09.863] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:10.369] <TB0>     INFO: Expecting 2560 events.
[15:25:11.327] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:11.328] <TB0>     INFO: Test took 1465ms.
[15:25:11.329] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:11.837] <TB0>     INFO: Expecting 2560 events.
[15:25:12.795] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:12.795] <TB0>     INFO: Test took 1466ms.
[15:25:12.797] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:13.304] <TB0>     INFO: Expecting 2560 events.
[15:25:14.261] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:14.261] <TB0>     INFO: Test took 1464ms.
[15:25:14.263] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:14.770] <TB0>     INFO: Expecting 2560 events.
[15:25:15.730] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:15.730] <TB0>     INFO: Test took 1467ms.
[15:25:15.732] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:16.239] <TB0>     INFO: Expecting 2560 events.
[15:25:17.198] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:17.198] <TB0>     INFO: Test took 1466ms.
[15:25:17.201] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:17.707] <TB0>     INFO: Expecting 2560 events.
[15:25:18.665] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:18.665] <TB0>     INFO: Test took 1464ms.
[15:25:18.667] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:19.174] <TB0>     INFO: Expecting 2560 events.
[15:25:20.130] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:20.131] <TB0>     INFO: Test took 1464ms.
[15:25:20.133] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:20.638] <TB0>     INFO: Expecting 2560 events.
[15:25:21.597] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:21.598] <TB0>     INFO: Test took 1465ms.
[15:25:21.600] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:22.106] <TB0>     INFO: Expecting 2560 events.
[15:25:23.065] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:23.065] <TB0>     INFO: Test took 1466ms.
[15:25:23.069] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:23.573] <TB0>     INFO: Expecting 2560 events.
[15:25:24.534] <TB0>     INFO: 2560 events read in total (246ms).
[15:25:24.534] <TB0>     INFO: Test took 1465ms.
[15:25:24.538] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:25.043] <TB0>     INFO: Expecting 2560 events.
[15:25:25.000] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:26.000] <TB0>     INFO: Test took 1462ms.
[15:25:26.002] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:26.509] <TB0>     INFO: Expecting 2560 events.
[15:25:27.468] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:27.468] <TB0>     INFO: Test took 1466ms.
[15:25:27.471] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:27.982] <TB0>     INFO: Expecting 2560 events.
[15:25:28.943] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:28.944] <TB0>     INFO: Test took 1474ms.
[15:25:28.946] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:29.452] <TB0>     INFO: Expecting 2560 events.
[15:25:30.411] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:30.411] <TB0>     INFO: Test took 1465ms.
[15:25:30.413] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:30.920] <TB0>     INFO: Expecting 2560 events.
[15:25:31.880] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:31.881] <TB0>     INFO: Test took 1468ms.
[15:25:31.885] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:32.390] <TB0>     INFO: Expecting 2560 events.
[15:25:33.346] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:33.346] <TB0>     INFO: Test took 1461ms.
[15:25:33.348] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:33.855] <TB0>     INFO: Expecting 2560 events.
[15:25:34.814] <TB0>     INFO: 2560 events read in total (245ms).
[15:25:34.815] <TB0>     INFO: Test took 1467ms.
[15:25:34.819] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:35.325] <TB0>     INFO: Expecting 2560 events.
[15:25:36.283] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:36.283] <TB0>     INFO: Test took 1464ms.
[15:25:36.286] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:36.792] <TB0>     INFO: Expecting 2560 events.
[15:25:37.750] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:37.750] <TB0>     INFO: Test took 1465ms.
[15:25:37.752] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:38.260] <TB0>     INFO: Expecting 2560 events.
[15:25:39.219] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:39.219] <TB0>     INFO: Test took 1467ms.
[15:25:39.221] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:39.728] <TB0>     INFO: Expecting 2560 events.
[15:25:40.687] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:40.688] <TB0>     INFO: Test took 1467ms.
[15:25:40.689] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:41.196] <TB0>     INFO: Expecting 2560 events.
[15:25:42.154] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:42.154] <TB0>     INFO: Test took 1465ms.
[15:25:42.157] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:42.663] <TB0>     INFO: Expecting 2560 events.
[15:25:43.619] <TB0>     INFO: 2560 events read in total (241ms).
[15:25:43.619] <TB0>     INFO: Test took 1463ms.
[15:25:43.624] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:44.129] <TB0>     INFO: Expecting 2560 events.
[15:25:45.088] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:45.089] <TB0>     INFO: Test took 1465ms.
[15:25:45.091] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:45.596] <TB0>     INFO: Expecting 2560 events.
[15:25:46.553] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:46.554] <TB0>     INFO: Test took 1463ms.
[15:25:46.556] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:47.062] <TB0>     INFO: Expecting 2560 events.
[15:25:48.019] <TB0>     INFO: 2560 events read in total (242ms).
[15:25:48.020] <TB0>     INFO: Test took 1464ms.
[15:25:48.022] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:48.529] <TB0>     INFO: Expecting 2560 events.
[15:25:49.487] <TB0>     INFO: 2560 events read in total (243ms).
[15:25:49.487] <TB0>     INFO: Test took 1465ms.
[15:25:49.491] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:49.995] <TB0>     INFO: Expecting 2560 events.
[15:25:50.954] <TB0>     INFO: 2560 events read in total (244ms).
[15:25:50.954] <TB0>     INFO: Test took 1463ms.
[15:25:51.973] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:25:51.974] <TB0>     INFO: PH scale (per ROC):    78  78  75  85  77  76  81  78  68  78  81  75  84  80  80  73
[15:25:51.974] <TB0>     INFO: PH offset (per ROC):  180 175 175 176 176 182 166 177 173 163 162 174 176 171 171 182
[15:25:52.146] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:25:52.150] <TB0>     INFO: ######################################################################
[15:25:52.150] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:25:52.150] <TB0>     INFO: ######################################################################
[15:25:52.150] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:25:52.165] <TB0>     INFO: scanning low vcal = 10
[15:25:52.507] <TB0>     INFO: Expecting 41600 events.
[15:25:56.236] <TB0>     INFO: 41600 events read in total (3012ms).
[15:25:56.237] <TB0>     INFO: Test took 4072ms.
[15:25:56.239] <TB0>     INFO: scanning low vcal = 20
[15:25:56.745] <TB0>     INFO: Expecting 41600 events.
[15:26:00.479] <TB0>     INFO: 41600 events read in total (3020ms).
[15:26:00.479] <TB0>     INFO: Test took 4240ms.
[15:26:00.482] <TB0>     INFO: scanning low vcal = 30
[15:26:00.988] <TB0>     INFO: Expecting 41600 events.
[15:26:04.716] <TB0>     INFO: 41600 events read in total (3014ms).
[15:26:04.717] <TB0>     INFO: Test took 4235ms.
[15:26:04.718] <TB0>     INFO: scanning low vcal = 40
[15:26:05.219] <TB0>     INFO: Expecting 41600 events.
[15:26:09.451] <TB0>     INFO: 41600 events read in total (3517ms).
[15:26:09.452] <TB0>     INFO: Test took 4734ms.
[15:26:09.455] <TB0>     INFO: scanning low vcal = 50
[15:26:09.874] <TB0>     INFO: Expecting 41600 events.
[15:26:14.134] <TB0>     INFO: 41600 events read in total (3545ms).
[15:26:14.135] <TB0>     INFO: Test took 4680ms.
[15:26:14.139] <TB0>     INFO: scanning low vcal = 60
[15:26:14.556] <TB0>     INFO: Expecting 41600 events.
[15:26:18.812] <TB0>     INFO: 41600 events read in total (3541ms).
[15:26:18.813] <TB0>     INFO: Test took 4674ms.
[15:26:18.816] <TB0>     INFO: scanning low vcal = 70
[15:26:19.234] <TB0>     INFO: Expecting 41600 events.
[15:26:23.513] <TB0>     INFO: 41600 events read in total (3565ms).
[15:26:23.514] <TB0>     INFO: Test took 4698ms.
[15:26:23.516] <TB0>     INFO: scanning low vcal = 80
[15:26:23.933] <TB0>     INFO: Expecting 41600 events.
[15:26:28.222] <TB0>     INFO: 41600 events read in total (3574ms).
[15:26:28.223] <TB0>     INFO: Test took 4706ms.
[15:26:28.226] <TB0>     INFO: scanning low vcal = 90
[15:26:28.642] <TB0>     INFO: Expecting 41600 events.
[15:26:32.900] <TB0>     INFO: 41600 events read in total (3543ms).
[15:26:32.901] <TB0>     INFO: Test took 4675ms.
[15:26:32.906] <TB0>     INFO: scanning low vcal = 100
[15:26:33.322] <TB0>     INFO: Expecting 41600 events.
[15:26:37.708] <TB0>     INFO: 41600 events read in total (3671ms).
[15:26:37.709] <TB0>     INFO: Test took 4803ms.
[15:26:37.712] <TB0>     INFO: scanning low vcal = 110
[15:26:38.129] <TB0>     INFO: Expecting 41600 events.
[15:26:42.383] <TB0>     INFO: 41600 events read in total (3539ms).
[15:26:42.383] <TB0>     INFO: Test took 4671ms.
[15:26:42.386] <TB0>     INFO: scanning low vcal = 120
[15:26:42.801] <TB0>     INFO: Expecting 41600 events.
[15:26:47.056] <TB0>     INFO: 41600 events read in total (3540ms).
[15:26:47.057] <TB0>     INFO: Test took 4670ms.
[15:26:47.062] <TB0>     INFO: scanning low vcal = 130
[15:26:47.477] <TB0>     INFO: Expecting 41600 events.
[15:26:51.733] <TB0>     INFO: 41600 events read in total (3541ms).
[15:26:51.734] <TB0>     INFO: Test took 4672ms.
[15:26:51.738] <TB0>     INFO: scanning low vcal = 140
[15:26:52.156] <TB0>     INFO: Expecting 41600 events.
[15:26:56.425] <TB0>     INFO: 41600 events read in total (3554ms).
[15:26:56.425] <TB0>     INFO: Test took 4687ms.
[15:26:56.429] <TB0>     INFO: scanning low vcal = 150
[15:26:56.847] <TB0>     INFO: Expecting 41600 events.
[15:27:01.120] <TB0>     INFO: 41600 events read in total (3558ms).
[15:27:01.121] <TB0>     INFO: Test took 4692ms.
[15:27:01.124] <TB0>     INFO: scanning low vcal = 160
[15:27:01.541] <TB0>     INFO: Expecting 41600 events.
[15:27:05.820] <TB0>     INFO: 41600 events read in total (3564ms).
[15:27:05.821] <TB0>     INFO: Test took 4696ms.
[15:27:05.825] <TB0>     INFO: scanning low vcal = 170
[15:27:06.241] <TB0>     INFO: Expecting 41600 events.
[15:27:10.501] <TB0>     INFO: 41600 events read in total (3546ms).
[15:27:10.502] <TB0>     INFO: Test took 4677ms.
[15:27:10.507] <TB0>     INFO: scanning low vcal = 180
[15:27:10.920] <TB0>     INFO: Expecting 41600 events.
[15:27:15.191] <TB0>     INFO: 41600 events read in total (3556ms).
[15:27:15.192] <TB0>     INFO: Test took 4685ms.
[15:27:15.196] <TB0>     INFO: scanning low vcal = 190
[15:27:15.613] <TB0>     INFO: Expecting 41600 events.
[15:27:19.886] <TB0>     INFO: 41600 events read in total (3559ms).
[15:27:19.887] <TB0>     INFO: Test took 4691ms.
[15:27:19.890] <TB0>     INFO: scanning low vcal = 200
[15:27:20.306] <TB0>     INFO: Expecting 41600 events.
[15:27:24.586] <TB0>     INFO: 41600 events read in total (3564ms).
[15:27:24.587] <TB0>     INFO: Test took 4697ms.
[15:27:24.590] <TB0>     INFO: scanning low vcal = 210
[15:27:25.006] <TB0>     INFO: Expecting 41600 events.
[15:27:29.268] <TB0>     INFO: 41600 events read in total (3547ms).
[15:27:29.269] <TB0>     INFO: Test took 4679ms.
[15:27:29.272] <TB0>     INFO: scanning low vcal = 220
[15:27:29.686] <TB0>     INFO: Expecting 41600 events.
[15:27:33.944] <TB0>     INFO: 41600 events read in total (3543ms).
[15:27:33.945] <TB0>     INFO: Test took 4673ms.
[15:27:33.948] <TB0>     INFO: scanning low vcal = 230
[15:27:34.365] <TB0>     INFO: Expecting 41600 events.
[15:27:38.629] <TB0>     INFO: 41600 events read in total (3549ms).
[15:27:38.629] <TB0>     INFO: Test took 4681ms.
[15:27:38.633] <TB0>     INFO: scanning low vcal = 240
[15:27:39.049] <TB0>     INFO: Expecting 41600 events.
[15:27:43.303] <TB0>     INFO: 41600 events read in total (3539ms).
[15:27:43.304] <TB0>     INFO: Test took 4671ms.
[15:27:43.308] <TB0>     INFO: scanning low vcal = 250
[15:27:43.724] <TB0>     INFO: Expecting 41600 events.
[15:27:47.980] <TB0>     INFO: 41600 events read in total (3541ms).
[15:27:47.981] <TB0>     INFO: Test took 4672ms.
[15:27:47.986] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:27:48.406] <TB0>     INFO: Expecting 41600 events.
[15:27:52.668] <TB0>     INFO: 41600 events read in total (3547ms).
[15:27:52.668] <TB0>     INFO: Test took 4682ms.
[15:27:52.671] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:27:53.088] <TB0>     INFO: Expecting 41600 events.
[15:27:57.338] <TB0>     INFO: 41600 events read in total (3535ms).
[15:27:57.339] <TB0>     INFO: Test took 4668ms.
[15:27:57.342] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:27:57.759] <TB0>     INFO: Expecting 41600 events.
[15:28:02.034] <TB0>     INFO: 41600 events read in total (3561ms).
[15:28:02.035] <TB0>     INFO: Test took 4693ms.
[15:28:02.039] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:28:02.455] <TB0>     INFO: Expecting 41600 events.
[15:28:06.724] <TB0>     INFO: 41600 events read in total (3554ms).
[15:28:06.724] <TB0>     INFO: Test took 4685ms.
[15:28:06.727] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:28:07.142] <TB0>     INFO: Expecting 41600 events.
[15:28:11.411] <TB0>     INFO: 41600 events read in total (3555ms).
[15:28:11.412] <TB0>     INFO: Test took 4685ms.
[15:28:11.959] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:28:11.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:28:11.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:28:11.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:28:11.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:28:11.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:28:11.966] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:28:11.966] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:28:11.966] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:28:11.966] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:28:11.966] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:28:11.967] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:28:49.706] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:28:49.706] <TB0>     INFO: non-linearity mean:  0.959 0.955 0.958 0.960 0.959 0.958 0.961 0.959 0.958 0.952 0.956 0.961 0.956 0.968 0.957 0.954
[15:28:49.706] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.007 0.005 0.006 0.006 0.006 0.006 0.006 0.008 0.006 0.006 0.005 0.004 0.006 0.006
[15:28:49.707] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:28:49.730] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:28:49.752] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:28:49.774] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:28:49.797] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:28:49.819] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:28:49.841] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:28:49.863] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:28:49.885] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:28:49.907] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:28:49.929] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:28:49.952] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:28:49.974] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:28:49.996] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:28:50.018] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:28:50.040] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-17_FPIXTest-17C-FNAL-160823-1359-150V_2016-08-23_14h00m_1471978802//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:28:50.062] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:28:50.062] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:28:50.069] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:28:50.069] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:28:50.072] <TB0>     INFO: ######################################################################
[15:28:50.072] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:28:50.072] <TB0>     INFO: ######################################################################
[15:28:50.081] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:28:50.091] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:28:50.092] <TB0>     INFO:     run 1 of 1
[15:28:50.092] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:50.435] <TB0>     INFO: Expecting 3120000 events.
[15:29:40.903] <TB0>     INFO: 1271230 events read in total (49752ms).
[15:30:30.521] <TB0>     INFO: 2538175 events read in total (99370ms).
[15:30:53.450] <TB0>     INFO: 3120000 events read in total (122300ms).
[15:30:53.497] <TB0>     INFO: Test took 123406ms.
[15:30:53.575] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:53.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:55.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:56.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:58.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:59.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:01.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:02.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:04.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:05.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:07.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:08.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:10.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:11.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:12.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:14.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:15.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:17.411] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401932288
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6382, RMS = 1.75536
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1094, RMS = 1.48284
[15:31:17.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6053, RMS = 1.23382
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4504, RMS = 1.5559
[15:31:17.440] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1735, RMS = 2.1309
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.199, RMS = 2.09885
[15:31:17.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9435, RMS = 1.2876
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9953, RMS = 1.10827
[15:31:17.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8643, RMS = 1.92162
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7848, RMS = 1.97858
[15:31:17.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2131, RMS = 2.15941
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5345, RMS = 2.18674
[15:31:17.446] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1575, RMS = 1.51939
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5808, RMS = 1.3405
[15:31:17.447] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.337, RMS = 1.74113
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7864, RMS = 2.17614
[15:31:17.449] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9333, RMS = 1.03274
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6655, RMS = 1.10876
[15:31:17.450] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3124, RMS = 1.72427
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7278, RMS = 1.84712
[15:31:17.451] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1804, RMS = 1.21058
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8278, RMS = 1.2625
[15:31:17.453] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7916, RMS = 1.44953
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4208, RMS = 1.56005
[15:31:17.454] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6271, RMS = 1.40396
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7691, RMS = 2.12185
[15:31:17.455] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:31:17.456] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:31:17.456] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5221, RMS = 1.25032
[15:31:17.457] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:31:17.457] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:31:17.457] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9143, RMS = 1.41783
[15:31:17.457] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4481, RMS = 1.80801
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7792, RMS = 1.55002
[15:31:17.458] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.784, RMS = 1.67974
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.1804, RMS = 2.03767
[15:31:17.459] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:31:17.470] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:31:17.470] <TB0>     INFO: number of dead bumps (per ROC):     1    0    0    1    0    0    0    0    0    2    0    1    0    0    0    0
[15:31:17.470] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:31:17.564] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:31:17.564] <TB0>     INFO: enter test to run
[15:31:17.564] <TB0>     INFO:   test:  no parameter change
[15:31:17.565] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:31:17.566] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[15:31:17.566] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:31:17.566] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:31:18.057] <TB0>    QUIET: Connection to board 133 closed.
[15:31:18.058] <TB0>     INFO: pXar: this is the end, my friend
[15:31:18.058] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
