# [doc = "Register `SPIFICLKSEL` reader"] pub type R = crate :: R < SpificlkselSpec > ; # [doc = "Register `SPIFICLKSEL` writer"] pub type W = crate :: W < SpificlkselSpec > ; # [doc = "Field `SPIFIDIV` reader - Selects the divide value for creating the SPIFI clock from the selected clock source. 0 = The divider is turned off., no clock will be provided to the SPIFI. 1 = The input clock is divided by 1 to produce the SPIFI clock. 2 = The input clock is divided by 2 to produce the SPIFI clock. 3 = The input clock is divided by 3 to produce the SPIFI clock. ... 31 = The input clock is divided by 31 to produce the SPIFI clock."] pub type SpifidivR = crate :: FieldReader ; # [doc = "Field `SPIFIDIV` writer - Selects the divide value for creating the SPIFI clock from the selected clock source. 0 = The divider is turned off., no clock will be provided to the SPIFI. 1 = The input clock is divided by 1 to produce the SPIFI clock. 2 = The input clock is divided by 2 to produce the SPIFI clock. 3 = The input clock is divided by 3 to produce the SPIFI clock. ... 31 = The input clock is divided by 31 to produce the SPIFI clock."] pub type SpifidivW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; # [doc = "Selects the input clock for the USB clock divider.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Enum { # [doc = "0: Sysclk is used as the input to the SPIFI clock divider."] SysclkIsUsedAsTh = 0 , # [doc = "1: The output of the Main PLL is used as the input to the SPIFI clock divider."] TheOutputOfTheMa = 1 , # [doc = "2: The output of the Alt PLL is used as the input to the SPIFI clock divider."] TheOutputOfTheAl = 2 , } impl From < Enum > for u8 { # [inline (always)] fn from (variant : Enum) -> Self { variant as _ } } impl crate :: FieldSpec for Enum { type Ux = u8 ; } impl crate :: IsEnum for Enum { } # [doc = "Field `SPIFISEL` reader - Selects the input clock for the USB clock divider."] pub type SpifiselR = crate :: FieldReader < Enum > ; impl SpifiselR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Option < Enum > { match self . bits { 0 => Some (Enum :: SysclkIsUsedAsTh) , 1 => Some (Enum :: TheOutputOfTheMa) , 2 => Some (Enum :: TheOutputOfTheAl) , _ => None , } } # [doc = "Sysclk is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn is_sysclk_is_used_as_th (& self) -> bool { * self == Enum :: SysclkIsUsedAsTh } # [doc = "The output of the Main PLL is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn is_the_output_of_the_ma (& self) -> bool { * self == Enum :: TheOutputOfTheMa } # [doc = "The output of the Alt PLL is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn is_the_output_of_the_al (& self) -> bool { * self == Enum :: TheOutputOfTheAl } } # [doc = "Field `SPIFISEL` writer - Selects the input clock for the USB clock divider."] pub type SpifiselW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Enum > ; impl < 'a , REG > SpifiselW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Sysclk is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn sysclk_is_used_as_th (self) -> & 'a mut crate :: W < REG > { self . variant (Enum :: SysclkIsUsedAsTh) } # [doc = "The output of the Main PLL is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn the_output_of_the_ma (self) -> & 'a mut crate :: W < REG > { self . variant (Enum :: TheOutputOfTheMa) } # [doc = "The output of the Alt PLL is used as the input to the SPIFI clock divider."] # [inline (always)] pub fn the_output_of_the_al (self) -> & 'a mut crate :: W < REG > { self . variant (Enum :: TheOutputOfTheAl) } } impl R { # [doc = "Bits 0:4 - Selects the divide value for creating the SPIFI clock from the selected clock source. 0 = The divider is turned off., no clock will be provided to the SPIFI. 1 = The input clock is divided by 1 to produce the SPIFI clock. 2 = The input clock is divided by 2 to produce the SPIFI clock. 3 = The input clock is divided by 3 to produce the SPIFI clock. ... 31 = The input clock is divided by 31 to produce the SPIFI clock."] # [inline (always)] pub fn spifidiv (& self) -> SpifidivR { SpifidivR :: new ((self . bits & 0x1f) as u8) } # [doc = "Bits 8:9 - Selects the input clock for the USB clock divider."] # [inline (always)] pub fn spifisel (& self) -> SpifiselR { SpifiselR :: new (((self . bits >> 8) & 3) as u8) } } impl W { # [doc = "Bits 0:4 - Selects the divide value for creating the SPIFI clock from the selected clock source. 0 = The divider is turned off., no clock will be provided to the SPIFI. 1 = The input clock is divided by 1 to produce the SPIFI clock. 2 = The input clock is divided by 2 to produce the SPIFI clock. 3 = The input clock is divided by 3 to produce the SPIFI clock. ... 31 = The input clock is divided by 31 to produce the SPIFI clock."] # [inline (always)] pub fn spifidiv (& mut self) -> SpifidivW < '_ , SpificlkselSpec > { SpifidivW :: new (self , 0) } # [doc = "Bits 8:9 - Selects the input clock for the USB clock divider."] # [inline (always)] pub fn spifisel (& mut self) -> SpifiselW < '_ , SpificlkselSpec > { SpifiselW :: new (self , 8) } } # [doc = "SPIFI Clock Selection register\n\nYou can [`read`](crate::Reg::read) this register and get [`spificlksel::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`spificlksel::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct SpificlkselSpec ; impl crate :: RegisterSpec for SpificlkselSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`spificlksel::R`](R) reader structure"] impl crate :: Readable for SpificlkselSpec { } # [doc = "`write(|w| ..)` method takes [`spificlksel::W`](W) writer structure"] impl crate :: Writable for SpificlkselSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets SPIFICLKSEL to value 0"] impl crate :: Resettable for SpificlkselSpec { }