--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/audrey/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml core.twx core.ncd -o core.twr core.pcf

Design file:              core.ncd
Physical constraint file: core.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 76731 paths analyzed, 3331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.035ns.
--------------------------------------------------------------------------------

Paths for end point aluout_1_12 (SLICE_X6Y46.B6), 219 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      8.048ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (0.581 - 0.533)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X12Y58.A1      net (fanout=322)      2.868   OP_1<1>
    SLICE_X12Y58.A       Tilo                  0.094   asyn_alu/shift/s0<28>
                                                       asyn_alu/shift/s0<26>1
    SLICE_X12Y59.C2      net (fanout=6)        0.839   asyn_alu/shift/s0<26>
    SLICE_X12Y59.C       Tilo                  0.094   asyn_alu/shift/s1<28>
                                                       asyn_alu/shift/s1<28>1
    SLICE_X14Y56.A3      net (fanout=1)        0.753   asyn_alu/shift/s1<28>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X11Y51.D2      net (fanout=3)        1.146   asyn_alu/shift/s2<28>
    SLICE_X11Y51.D       Tilo                  0.094   asyn_alu/shift/s3<28>
                                                       asyn_alu/shift/s3<28>1
    SLICE_X6Y46.A1       net (fanout=2)        1.320   asyn_alu/shift/s3<28>
    SLICE_X6Y46.A        Tilo                  0.094   aluout_1<13>
                                                       aluout_1_12_rstpot_SW0
    SLICE_X6Y46.B6       net (fanout=1)        0.154   N211
    SLICE_X6Y46.CLK      Tas                   0.027   aluout_1<13>
                                                       aluout_1_12_rstpot
                                                       aluout_1_12
    -------------------------------------------------  ---------------------------
    Total                                      8.048ns (0.968ns logic, 7.080ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      7.778ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (0.581 - 0.533)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X13Y58.B1      net (fanout=322)      2.826   OP_1<1>
    SLICE_X13Y58.B       Tilo                  0.094   asyn_alu/shift/s0<30>
                                                       asyn_alu/shift/s0<30>1
    SLICE_X12Y59.C3      net (fanout=3)        0.611   asyn_alu/shift/s0<30>
    SLICE_X12Y59.C       Tilo                  0.094   asyn_alu/shift/s1<28>
                                                       asyn_alu/shift/s1<28>1
    SLICE_X14Y56.A3      net (fanout=1)        0.753   asyn_alu/shift/s1<28>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X11Y51.D2      net (fanout=3)        1.146   asyn_alu/shift/s2<28>
    SLICE_X11Y51.D       Tilo                  0.094   asyn_alu/shift/s3<28>
                                                       asyn_alu/shift/s3<28>1
    SLICE_X6Y46.A1       net (fanout=2)        1.320   asyn_alu/shift/s3<28>
    SLICE_X6Y46.A        Tilo                  0.094   aluout_1<13>
                                                       aluout_1_12_rstpot_SW0
    SLICE_X6Y46.B6       net (fanout=1)        0.154   N211
    SLICE_X6Y46.CLK      Tas                   0.027   aluout_1<13>
                                                       aluout_1_12_rstpot
                                                       aluout_1_12
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (0.968ns logic, 6.810ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      7.534ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (0.581 - 0.533)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X12Y58.A1      net (fanout=322)      2.868   OP_1<1>
    SLICE_X12Y58.A       Tilo                  0.094   asyn_alu/shift/s0<28>
                                                       asyn_alu/shift/s0<26>1
    SLICE_X14Y56.B2      net (fanout=6)        0.833   asyn_alu/shift/s0<26>
    SLICE_X14Y56.B       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s1<24>1
    SLICE_X14Y56.A5      net (fanout=1)        0.245   asyn_alu/shift/s1<24>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X11Y51.D2      net (fanout=3)        1.146   asyn_alu/shift/s2<28>
    SLICE_X11Y51.D       Tilo                  0.094   asyn_alu/shift/s3<28>
                                                       asyn_alu/shift/s3<28>1
    SLICE_X6Y46.A1       net (fanout=2)        1.320   asyn_alu/shift/s3<28>
    SLICE_X6Y46.A        Tilo                  0.094   aluout_1<13>
                                                       aluout_1_12_rstpot_SW0
    SLICE_X6Y46.B6       net (fanout=1)        0.154   N211
    SLICE_X6Y46.CLK      Tas                   0.027   aluout_1<13>
                                                       aluout_1_12_rstpot
                                                       aluout_1_12
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (0.968ns logic, 6.566ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point instr/Mram_mem (RAMB36_X1Y8.ADDRAL9), 279 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aluin1_9 (FF)
  Destination:          instr/Mram_mem (RAM)
  Requirement:          14.520ns
  Data Path Delay:      7.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.026ns (1.258 - 1.232)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aluin1_9 to instr/Mram_mem
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y50.BQ        Tcko                  0.450   aluin1<11>
                                                         aluin1_9
    SLICE_X4Y54.D2         net (fanout=9)        2.398   aluin1<9>
    SLICE_X4Y54.COUT       Topcyd                0.384   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_lut<3>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
    SLICE_X4Y55.CIN        net (fanout=1)        0.000   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
    SLICE_X4Y55.COUT       Tbyp                  0.104   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CIN        net (fanout=1)        0.000   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CMUX       Tcinc                 0.358   ALUEQ
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<10>
    SLICE_X32Y46.D3        net (fanout=2)        1.976   ALUEQ
    SLICE_X32Y46.D         Tilo                  0.094   N14
                                                         decode/pcout_mux0000<0>51
    SLICE_X36Y45.D2        net (fanout=16)       1.016   N14
    SLICE_X36Y45.D         Tilo                  0.094   decode/pcout<3>
                                                         decode/pcout_mux0000<3>62
    RAMB36_X1Y8.ADDRAL9    net (fanout=1)        0.660   decode/pcout_mux0000<3>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   instr/Mram_mem
                                                         instr/Mram_mem
    ---------------------------------------------------  ---------------------------
    Total                                        7.881ns (1.831ns logic, 6.050ns route)
                                                         (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aluin1_15 (FF)
  Destination:          instr/Mram_mem (RAM)
  Requirement:          14.520ns
  Data Path Delay:      7.883ns (Levels of Logic = 4)
  Clock Path Skew:      0.053ns (1.258 - 1.205)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aluin1_15 to instr/Mram_mem
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X27Y50.DQ        Tcko                  0.450   aluin1<15>
                                                         aluin1_15
    SLICE_X4Y55.B1         net (fanout=7)        2.405   aluin1<15>
    SLICE_X4Y55.COUT       Topcyb                0.483   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_lut<5>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CIN        net (fanout=1)        0.000   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CMUX       Tcinc                 0.358   ALUEQ
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<10>
    SLICE_X32Y46.D3        net (fanout=2)        1.976   ALUEQ
    SLICE_X32Y46.D         Tilo                  0.094   N14
                                                         decode/pcout_mux0000<0>51
    SLICE_X36Y45.D2        net (fanout=16)       1.016   N14
    SLICE_X36Y45.D         Tilo                  0.094   decode/pcout<3>
                                                         decode/pcout_mux0000<3>62
    RAMB36_X1Y8.ADDRAL9    net (fanout=1)        0.660   decode/pcout_mux0000<3>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   instr/Mram_mem
                                                         instr/Mram_mem
    ---------------------------------------------------  ---------------------------
    Total                                        7.883ns (1.826ns logic, 6.057ns route)
                                                         (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               aluin1_1 (FF)
  Destination:          instr/Mram_mem (RAM)
  Requirement:          14.520ns
  Data Path Delay:      7.760ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (1.258 - 1.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: aluin1_1 to instr/Mram_mem
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X26Y45.BQ        Tcko                  0.450   aluin1<3>
                                                         aluin1_1
    SLICE_X4Y54.A3         net (fanout=8)        2.162   aluin1<1>
    SLICE_X4Y54.COUT       Topcya                0.499   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_lut<0>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
    SLICE_X4Y55.CIN        net (fanout=1)        0.000   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<3>
    SLICE_X4Y55.COUT       Tbyp                  0.104   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CIN        net (fanout=1)        0.000   asyn_alu/Mcompar_EQ_cmp_eq0000_cy<7>
    SLICE_X4Y56.CMUX       Tcinc                 0.358   ALUEQ
                                                         asyn_alu/Mcompar_EQ_cmp_eq0000_cy<10>
    SLICE_X32Y46.D3        net (fanout=2)        1.976   ALUEQ
    SLICE_X32Y46.D         Tilo                  0.094   N14
                                                         decode/pcout_mux0000<0>51
    SLICE_X36Y45.D2        net (fanout=16)       1.016   N14
    SLICE_X36Y45.D         Tilo                  0.094   decode/pcout<3>
                                                         decode/pcout_mux0000<3>62
    RAMB36_X1Y8.ADDRAL9    net (fanout=1)        0.660   decode/pcout_mux0000<3>
    RAMB36_X1Y8.CLKARDCLKL Trcck_ADDR            0.347   instr/Mram_mem
                                                         instr/Mram_mem
    ---------------------------------------------------  ---------------------------
    Total                                        7.760ns (1.946ns logic, 5.814ns route)
                                                         (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point aluout_1_20 (SLICE_X4Y51.D5), 219 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_20 (FF)
  Requirement:          14.520ns
  Data Path Delay:      7.760ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X12Y58.A1      net (fanout=322)      2.868   OP_1<1>
    SLICE_X12Y58.A       Tilo                  0.094   asyn_alu/shift/s0<28>
                                                       asyn_alu/shift/s0<26>1
    SLICE_X12Y59.C2      net (fanout=6)        0.839   asyn_alu/shift/s0<26>
    SLICE_X12Y59.C       Tilo                  0.094   asyn_alu/shift/s1<28>
                                                       asyn_alu/shift/s1<28>1
    SLICE_X14Y56.A3      net (fanout=1)        0.753   asyn_alu/shift/s1<28>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X15Y51.B1      net (fanout=3)        1.034   asyn_alu/shift/s2<28>
    SLICE_X15Y51.B       Tilo                  0.094   asyn_alu/shift/s3<20>
                                                       asyn_alu/shift/s3<20>1
    SLICE_X4Y51.C3       net (fanout=1)        1.065   asyn_alu/shift/s3<20>
    SLICE_X4Y51.C        Tilo                  0.094   aluout_1<20>
                                                       asyn_alu/dout<20>116
    SLICE_X4Y51.D5       net (fanout=1)        0.250   asyn_alu/dout<20>116
    SLICE_X4Y51.CLK      Tas                   0.010   aluout_1<20>
                                                       aluout_1_20_rstpot
                                                       aluout_1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.760ns (0.951ns logic, 6.809ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_20 (FF)
  Requirement:          14.520ns
  Data Path Delay:      7.490ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X13Y58.B1      net (fanout=322)      2.826   OP_1<1>
    SLICE_X13Y58.B       Tilo                  0.094   asyn_alu/shift/s0<30>
                                                       asyn_alu/shift/s0<30>1
    SLICE_X12Y59.C3      net (fanout=3)        0.611   asyn_alu/shift/s0<30>
    SLICE_X12Y59.C       Tilo                  0.094   asyn_alu/shift/s1<28>
                                                       asyn_alu/shift/s1<28>1
    SLICE_X14Y56.A3      net (fanout=1)        0.753   asyn_alu/shift/s1<28>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X15Y51.B1      net (fanout=3)        1.034   asyn_alu/shift/s2<28>
    SLICE_X15Y51.B       Tilo                  0.094   asyn_alu/shift/s3<20>
                                                       asyn_alu/shift/s3<20>1
    SLICE_X4Y51.C3       net (fanout=1)        1.065   asyn_alu/shift/s3<20>
    SLICE_X4Y51.C        Tilo                  0.094   aluout_1<20>
                                                       asyn_alu/dout<20>116
    SLICE_X4Y51.D5       net (fanout=1)        0.250   asyn_alu/dout<20>116
    SLICE_X4Y51.CLK      Tas                   0.010   aluout_1<20>
                                                       aluout_1_20_rstpot
                                                       aluout_1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (0.951ns logic, 6.539ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OP_1_1 (FF)
  Destination:          aluout_1_20 (FF)
  Requirement:          14.520ns
  Data Path Delay:      7.246ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OP_1_1 to aluout_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.471   OP_1<3>
                                                       OP_1_1
    SLICE_X12Y58.A1      net (fanout=322)      2.868   OP_1<1>
    SLICE_X12Y58.A       Tilo                  0.094   asyn_alu/shift/s0<28>
                                                       asyn_alu/shift/s0<26>1
    SLICE_X14Y56.B2      net (fanout=6)        0.833   asyn_alu/shift/s0<26>
    SLICE_X14Y56.B       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s1<24>1
    SLICE_X14Y56.A5      net (fanout=1)        0.245   asyn_alu/shift/s1<24>
    SLICE_X14Y56.A       Tilo                  0.094   asyn_alu/shift/s2<25>
                                                       asyn_alu/shift/s2<28>1
    SLICE_X15Y51.B1      net (fanout=3)        1.034   asyn_alu/shift/s2<28>
    SLICE_X15Y51.B       Tilo                  0.094   asyn_alu/shift/s3<20>
                                                       asyn_alu/shift/s3<20>1
    SLICE_X4Y51.C3       net (fanout=1)        1.065   asyn_alu/shift/s3<20>
    SLICE_X4Y51.C        Tilo                  0.094   aluout_1<20>
                                                       asyn_alu/dout<20>116
    SLICE_X4Y51.D5       net (fanout=1)        0.250   asyn_alu/dout<20>116
    SLICE_X4Y51.CLK      Tas                   0.010   aluout_1<20>
                                                       aluout_1_20_rstpot
                                                       aluout_1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (0.951ns logic, 6.295ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point BYTE_1_0 (SLICE_X24Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decode/BYTE_0 (FF)
  Destination:          BYTE_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.129 - 0.121)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: decode/BYTE_0 to BYTE_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.414   decode/BYTE<1>
                                                       decode/BYTE_0
    SLICE_X24Y51.BX      net (fanout=1)        0.146   decode/BYTE<0>
    SLICE_X24Y51.CLK     Tckdi       (-Th)     0.242   BYTE_1<1>
                                                       BYTE_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.172ns logic, 0.146ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point rreg/Mram_reg_ren_1 (RAMB36_X0Y7.ADDRBL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regwaddr_0 (FF)
  Destination:          rreg/Mram_reg_ren_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.339ns (1.525 - 1.186)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: regwaddr_0 to rreg/Mram_reg_ren_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X15Y40.AQ        Tcko                  0.414   regwaddr<3>
                                                         regwaddr_0
    RAMB36_X0Y7.ADDRBL6    net (fanout=10)       0.623   regwaddr<0>
    RAMB36_X0Y7.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   rreg/Mram_reg_ren_1
                                                         rreg/Mram_reg_ren_1
    ---------------------------------------------------  ---------------------------
    Total                                        0.743ns (0.120ns logic, 0.623ns route)
                                                         (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point fpuout_2_17 (SLICE_X9Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpuout_1_17 (FF)
  Destination:          fpuout_2_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.566 - 0.522)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpuout_1_17 to fpuout_2_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.BQ      Tcko                  0.414   fpuout_1<19>
                                                       fpuout_1_17
    SLICE_X9Y33.BX       net (fanout=1)        0.284   fpuout_1<17>
    SLICE_X9Y33.CLK      Tckdi       (-Th)     0.231   fpuout_2<19>
                                                       fpuout_2_17
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.183ns logic, 0.284ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: io/load/Mram_buf_ren_1/CLKAL
  Logical resource: io/load/Mram_buf_ren_1/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: io/load/Mram_buf_ren_1/CLKBL
  Logical resource: io/load/Mram_buf_ren_1/CLKBL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: io/load/Mram_buf_ren_1/REGCLKAL
  Logical resource: io/load/Mram_buf_ren_1/REGCLKAL
  Location pin: RAMB36_X1Y12.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK1          |    8.035|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 76731 paths, 0 nets, and 6172 connections

Design statistics:
   Minimum period:   8.035ns{1}   (Maximum frequency: 124.456MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 12:32:43 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 550 MB



