<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis\synlog\RTG4_CoreRISCV_AXI4_BaseDesign_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>103.5 MHz</data>
<data>0.167</data>
</row>
<row>
<data>RTG4FCCC_0/GL0</data>
<data>50.0 MHz</data>
<data>45.4 MHz</data>
<data>-2.035</data>
</row>
<row>
<data>RTG4FCCC_0/GL1</data>
<data>50.0 MHz</data>
<data>84.5 MHz</data>
<data>5.848</data>
</row>
<row>
<data>rcosc_50mhz</data>
<data>50.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>spi_chanctrl_Z17|un1_resetn_rx_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>uj_jtag_85|un1_duttck_inferred_clock</data>
<data>100.0 MHz</data>
<data>84.9 MHz</data>
<data>-0.892</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>128.8 MHz</data>
<data>2.234</data>
</row>
</report_table>
