// Generated by CIRCT 42e53322a
module prim_secded_39_32_dec(	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:2:3
  input  [38:0] in,	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:2:39
  output [31:0] d_o,	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:2:54
  output [6:0]  syndrome_o,	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:2:69
  output [1:0]  err_o	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:2:90
);

  wire [6:0] _GEN;	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:152:12
  assign _GEN =
    {in[38] ^ in[1] ^ in[5] ^ in[7] ^ in[8] ^ in[9] ^ in[10] ^ in[11] ^ in[17] ^ in[18]
       ^ in[20] ^ in[21] ^ in[24] ^ in[25] ^ in[28] ^ in[31],
     in[37] ^ in[1] ^ in[2] ^ in[4] ^ in[6] ^ in[10] ^ in[13] ^ in[14] ^ in[16] ^ in[18]
       ^ in[19] ^ in[20] ^ in[21] ^ in[22] ^ in[26],
     in[36] ^ in[0] ^ in[2] ^ in[3] ^ in[4] ^ in[5] ^ in[11] ^ in[17] ^ in[20] ^ in[24]
       ^ in[26] ^ in[27] ^ in[30],
     in[35] ^ in[0] ^ in[1] ^ in[4] ^ in[6] ^ in[9] ^ in[11] ^ in[12] ^ in[14] ^ in[22]
       ^ in[23] ^ in[25] ^ in[28] ^ in[29] ^ in[30],
     in[34] ^ in[0] ^ in[5] ^ in[7] ^ in[9] ^ in[10] ^ in[12] ^ in[13] ^ in[15] ^ in[16]
       ^ in[22] ^ in[23] ^ in[26] ^ in[27] ^ in[31],
     in[33] ^ in[3] ^ in[6] ^ in[8] ^ in[12] ^ in[13] ^ in[15] ^ in[17] ^ in[19] ^ in[21]
       ^ in[25] ^ in[27] ^ in[29] ^ in[30] ^ in[31],
     in[32] ^ in[2] ^ in[3] ^ in[7] ^ in[8] ^ in[14] ^ in[15] ^ in[16] ^ in[18] ^ in[19]
       ^ in[23] ^ in[24] ^ in[28] ^ in[29]};	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:37:10, :38:10, :39:10, :40:10, :41:10, :42:10, :43:10, :44:10, :45:10, :46:10, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :82:11, :152:12
  assign d_o =
    {_GEN == 7'h46 ^ in[31],
     _GEN == 7'h1A ^ in[30],
     _GEN == 7'hB ^ in[29],
     _GEN == 7'h49 ^ in[28],
     _GEN == 7'h16 ^ in[27],
     _GEN == 7'h34 ^ in[26],
     _GEN == 7'h4A ^ in[25],
     _GEN == 7'h51 ^ in[24],
     _GEN == 7'hD ^ in[23],
     _GEN == 7'h2C ^ in[22],
     _GEN == 7'h62 ^ in[21],
     _GEN == 7'h70 ^ in[20],
     _GEN == 7'h23 ^ in[19],
     _GEN == 7'h61 ^ in[18],
     _GEN == 7'h52 ^ in[17],
     _GEN == 7'h25 ^ in[16],
     _GEN == 7'h7 ^ in[15],
     _GEN == 7'h29 ^ in[14],
     _GEN == 7'h26 ^ in[13],
     _GEN == 7'hE ^ in[12],
     _GEN == 7'h58 ^ in[11],
     _GEN == 7'h64 ^ in[10],
     _GEN == 7'h4C ^ in[9],
     _GEN == 7'h43 ^ in[8],
     _GEN == 7'h45 ^ in[7],
     _GEN == 7'h2A ^ in[6],
     _GEN == 7'h54 ^ in[5],
     _GEN == 7'h38 ^ in[4],
     _GEN == 7'h13 ^ in[3],
     _GEN == 7'h31 ^ in[2],
     _GEN == 7'h68 ^ in[1],
     _GEN == 7'h1C ^ in[0]};	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:5:16, :6:15, :7:15, :8:16, :9:15, :10:15, :11:16, :12:16, :13:15, :14:15, :15:16, :16:16, :17:15, :18:16, :19:16, :20:15, :21:14, :22:15, :23:15, :24:15, :25:16, :26:16, :27:16, :28:16, :29:16, :30:15, :31:16, :32:15, :33:15, :34:15, :35:16, :36:15, :38:10, :39:10, :40:10, :41:10, :42:10, :43:10, :44:10, :45:10, :46:10, :47:11, :48:11, :49:11, :50:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :72:11, :73:11, :74:11, :77:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11, :109:11, :110:11, :111:11, :112:11, :113:11, :114:11, :115:11, :116:11, :117:11, :118:11, :119:11, :120:11, :121:11, :122:11, :123:11, :124:11, :125:11, :126:11, :127:11, :128:11, :129:11, :130:11, :131:11, :132:11, :133:11, :134:11, :135:11, :136:11, :137:12, :138:12, :139:12, :140:12, :141:12, :142:12, :143:12, :144:12, :145:12, :146:12, :151:12, :152:12, :155:5
  assign syndrome_o = _GEN;	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:152:12, :155:5
  assign err_o = {~(^_GEN) & (|_GEN), ^_GEN};	// /tmp/tmp.4uJmG9T7zC/11450_OpenABC_leaf_level_verilog_gf12_ibex_prim_secded_39_32_dec.cleaned.mlir:147:12, :148:12, :149:12, :150:12, :152:12, :154:12, :155:5
endmodule

