#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000086eb70 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000000909f70_0 .net "address", 6 0, v0000000000906bd0_0;  1 drivers
v000000000090a8d0_0 .net "ans", 7 0, L_000000000090b410;  1 drivers
v000000000090abf0_0 .net "b", 7 0, L_000000000090a010;  1 drivers
v000000000090add0_0 .net "bit_number", 2 0, v00000000008be2f0_0;  1 drivers
v000000000090b190_0 .net "carry", 0 0, L_000000000090aab0;  1 drivers
v000000000090a330_0 .var "clk", 0 0;
v000000000090aa10_0 .net "clk1", 0 0, v00000000009073f0_0;  1 drivers
v000000000090a790_0 .net "clk2", 0 0, v0000000000906090_0;  1 drivers
v000000000090b230_0 .net "clk3", 0 0, v0000000000906f90_0;  1 drivers
v000000000090b2d0_0 .net "clk4", 0 0, v0000000000905c30_0;  1 drivers
v00000000009097f0_0 .net "counter", 7 0, v00000000008bcdb0_0;  1 drivers
v0000000000909930_0 .net "d", 0 0, v00000000008be7f0_0;  1 drivers
RS_00000000008c1ba8 .resolv tri, L_000000000090ab50, L_000000000090ae70;
v00000000009099d0_0 .net8 "data_bus", 7 0, RS_00000000008c1ba8;  2 drivers
o00000000008c29b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000090a5b0_0 .net "direction", 7 0, o00000000008c29b8;  0 drivers
v000000000090a650_0 .net "in_mux", 7 0, v0000000000906270_0;  1 drivers
v000000000090a6f0_0 .net "inst", 3 0, v00000000008bc9f0_0;  1 drivers
v0000000000909c50_0 .net "inst_reg", 7 0, v00000000009072b0_0;  1 drivers
v000000000090afb0_0 .net "k", 7 0, v0000000000906810_0;  1 drivers
v000000000090b370_0 .net "opcode", 13 0, L_0000000000880f80;  1 drivers
v0000000000909a70_0 .net "read_direction", 0 0, v00000000008bcb30_0;  1 drivers
v000000000090a1f0_0 .var "reset", 0 0;
v000000000090a830_0 .net "switch", 0 0, v00000000008bd350_0;  1 drivers
v0000000000909750_0 .net "w", 7 0, v00000000008bda30_0;  1 drivers
v0000000000909b10_0 .net "writeEn", 0 0, v00000000008bd3f0_0;  1 drivers
S_000000000086ecf0 .scope module, "i4" "pic" 2 14, 3 1 0, S_000000000086eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "writeEn"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "switch_a_m"
    .port_info 5 /OUTPUT 1 "act_ram"
    .port_info 6 /OUTPUT 1 "read_direction"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 1 "clk1"
    .port_info 9 /OUTPUT 1 "clk2"
    .port_info 10 /OUTPUT 1 "clk3"
    .port_info 11 /OUTPUT 1 "clk4"
    .port_info 12 /OUTPUT 4 "inst"
    .port_info 13 /OUTPUT 3 "bit_number"
    .port_info 14 /OUTPUT 7 "address"
    .port_info 15 /OUTPUT 8 "w"
    .port_info 16 /OUTPUT 8 "b"
    .port_info 17 /OUTPUT 8 "ans"
    .port_info 18 /OUTPUT 8 "inst_reg"
    .port_info 19 /OUTPUT 8 "k"
    .port_info 20 /OUTPUT 8 "in_mux"
    .port_info 21 /OUTPUT 8 "data_bus"
    .port_info 22 /OUTPUT 8 "direction"
    .port_info 23 /OUTPUT 8 "counter"
    .port_info 24 /OUTPUT 14 "opcode"
v0000000000907490_0 .net "act_ram", 0 0, v00000000008be250_0;  1 drivers
v0000000000907530_0 .net "address", 6 0, v0000000000906bd0_0;  alias, 1 drivers
v00000000009059b0_0 .net "ans", 7 0, L_000000000090b410;  alias, 1 drivers
v0000000000905690_0 .net "b", 7 0, L_000000000090a010;  alias, 1 drivers
v0000000000905730_0 .net "bit_number", 2 0, v00000000008be2f0_0;  alias, 1 drivers
v00000000009057d0_0 .net "carry", 0 0, L_000000000090aab0;  alias, 1 drivers
v0000000000905870_0 .net "clk", 0 0, v000000000090a330_0;  1 drivers
v0000000000905a50_0 .net "clk1", 0 0, v00000000009073f0_0;  alias, 1 drivers
v0000000000905af0_0 .net "clk2", 0 0, v0000000000906090_0;  alias, 1 drivers
v0000000000905b90_0 .net "clk3", 0 0, v0000000000906f90_0;  alias, 1 drivers
v0000000000909d90_0 .net "clk4", 0 0, v0000000000905c30_0;  alias, 1 drivers
v000000000090a510_0 .net "counter", 7 0, v00000000008bcdb0_0;  alias, 1 drivers
v0000000000909cf0_0 .net "d", 0 0, v00000000008be7f0_0;  alias, 1 drivers
v000000000090b550_0 .net8 "data_bus", 7 0, RS_00000000008c1ba8;  alias, 2 drivers
v0000000000909bb0_0 .net "direction", 7 0, o00000000008c29b8;  alias, 0 drivers
v0000000000909e30_0 .net "in_mux", 7 0, v0000000000906270_0;  alias, 1 drivers
v000000000090b050_0 .net "inst", 3 0, v00000000008bc9f0_0;  alias, 1 drivers
v000000000090b0f0_0 .net "inst_reg", 7 0, v00000000009072b0_0;  alias, 1 drivers
v00000000009096b0_0 .net "k", 7 0, v0000000000906810_0;  alias, 1 drivers
v0000000000909ed0_0 .net "opcode", 13 0, L_0000000000880f80;  alias, 1 drivers
v000000000090ac90_0 .net "read_direction", 0 0, v00000000008bcb30_0;  alias, 1 drivers
v000000000090b4b0_0 .net "reset", 0 0, v000000000090a1f0_0;  1 drivers
v000000000090a3d0_0 .net "switch_a_m", 0 0, v00000000008bd350_0;  alias, 1 drivers
v0000000000909890_0 .net "w", 7 0, v00000000008bda30_0;  alias, 1 drivers
v000000000090a470_0 .net "writeEn", 0 0, v00000000008bd3f0_0;  alias, 1 drivers
S_000000000085bd40 .scope module, "u0" "pcounter" 3 11, 4 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "read_direction"
    .port_info 5 /INPUT 8 "direction"
v00000000008bcd10_0 .net "clk", 0 0, v00000000009073f0_0;  alias, 1 drivers
v00000000008bdcb0_0 .net "clk3", 0 0, v0000000000906f90_0;  alias, 1 drivers
v00000000008bcdb0_0 .var "counter", 7 0;
v00000000008bce50_0 .net "direction", 7 0, L_000000000090b410;  alias, 1 drivers
v00000000008be610_0 .net "read_direction", 0 0, v00000000008bcb30_0;  alias, 1 drivers
v00000000008bcef0_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
E_00000000008a9140 .event posedge, v00000000008bcef0_0, v00000000008bdcb0_0, v00000000008bcd10_0;
S_0000000000881760 .scope module, "u1" "alu" 3 13, 5 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "writeEn"
    .port_info 2 /INPUT 1 "clk2"
    .port_info 3 /INPUT 3 "bit_number"
    .port_info 4 /INPUT 4 "inst"
    .port_info 5 /INPUT 8 "b"
    .port_info 6 /INPUT 8 "a"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 8 "ansf"
v00000000008bc950_0 .net "a", 7 0, v00000000008bda30_0;  alias, 1 drivers
v00000000008bddf0_0 .var "ans", 8 0;
v00000000008bd8f0_0 .net "ansf", 7 0, L_000000000090b410;  alias, 1 drivers
v00000000008be390_0 .net "b", 7 0, L_000000000090a010;  alias, 1 drivers
v00000000008bcf90_0 .net "bit_number", 2 0, v00000000008be2f0_0;  alias, 1 drivers
v00000000008bdf30_0 .net "carry", 0 0, L_000000000090aab0;  alias, 1 drivers
v00000000008bd990_0 .net "clk2", 0 0, v0000000000906090_0;  alias, 1 drivers
v00000000008bd030_0 .net "inst", 3 0, v00000000008bc9f0_0;  alias, 1 drivers
v00000000008be570_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
v00000000008be110_0 .var "set", 7 0;
v00000000008bdfd0_0 .net "writeEn", 0 0, v00000000008bd3f0_0;  alias, 1 drivers
E_00000000008a8780 .event edge, v00000000008bcf90_0, v00000000008bc950_0, v00000000008be390_0, v00000000008bd030_0;
L_000000000090b410 .part v00000000008bddf0_0, 0, 8;
L_000000000090aab0 .part v00000000008bddf0_0, 8, 1;
S_00000000008818e0 .scope module, "u10" "buffer_alu" 3 28, 6 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk3"
    .port_info 1 /INPUT 1 "clk4"
    .port_info 2 /INPUT 8 "ansf"
    .port_info 3 /OUTPUT 8 "data_bus"
o00000000008c1b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bdc10_0 name=_s0
v00000000008bdd50_0 .net "ansf", 7 0, L_000000000090b410;  alias, 1 drivers
v00000000008be430_0 .net "clk3", 0 0, v0000000000906f90_0;  alias, 1 drivers
v00000000008be070_0 .net "clk4", 0 0, v0000000000905c30_0;  alias, 1 drivers
v00000000008bd5d0_0 .net8 "data_bus", 7 0, RS_00000000008c1ba8;  alias, 2 drivers
L_000000000090ae70 .functor MUXZ 8, o00000000008c1b48, L_000000000090b410, v0000000000906f90_0, C4<>;
S_0000000000881c00 .scope module, "u2" "w_reg" 3 15, 7 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v00000000008bd0d0_0 .net "ans", 7 0, L_000000000090b410;  alias, 1 drivers
v00000000008be1b0_0 .net "clk", 0 0, v0000000000906f90_0;  alias, 1 drivers
v00000000008bd710_0 .net "d", 0 0, v00000000008be7f0_0;  alias, 1 drivers
v00000000008be6b0_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
v00000000008bda30_0 .var "w", 7 0;
E_00000000008a87c0 .event posedge, v00000000008bcef0_0, v00000000008bdcb0_0;
S_0000000000881d80 .scope module, "u3" "decode" 3 16, 8 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "clk4"
    .port_info 4 /INPUT 8 "inst_reg"
    .port_info 5 /OUTPUT 1 "d"
    .port_info 6 /OUTPUT 1 "switch_a_m"
    .port_info 7 /OUTPUT 1 "writeEn"
    .port_info 8 /OUTPUT 1 "act_ram"
    .port_info 9 /OUTPUT 1 "read_direction"
    .port_info 10 /OUTPUT 3 "bit_number"
    .port_info 11 /OUTPUT 4 "inst"
v00000000008be250_0 .var "act_ram", 0 0;
v00000000008be2f0_0 .var "bit_number", 2 0;
v00000000008be4d0_0 .net "clk1", 0 0, v00000000009073f0_0;  alias, 1 drivers
v00000000008be750_0 .net "clk2", 0 0, v0000000000906090_0;  alias, 1 drivers
v00000000008bcbd0_0 .net "clk3", 0 0, v0000000000906f90_0;  alias, 1 drivers
v00000000008bd2b0_0 .net "clk4", 0 0, v0000000000905c30_0;  alias, 1 drivers
v00000000008be7f0_0 .var "d", 0 0;
v00000000008bc9f0_0 .var "inst", 3 0;
v00000000008bca90_0 .net "inst_reg", 7 0, v00000000009072b0_0;  alias, 1 drivers
v00000000008bcb30_0 .var "read_direction", 0 0;
v00000000008bd350_0 .var "switch_a_m", 0 0;
v00000000008bd3f0_0 .var "writeEn", 0 0;
E_00000000008a8800/0 .event edge, v00000000008be070_0, v00000000008bdcb0_0, v00000000008bd990_0, v00000000008bcd10_0;
E_00000000008a8800/1 .event edge, v00000000008bca90_0;
E_00000000008a8800 .event/or E_00000000008a8800/0, E_00000000008a8800/1;
S_0000000000858f90 .scope module, "u4" "alu_mux" 3 19, 9 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v00000000008bd530_0 .net "b", 7 0, L_000000000090a010;  alias, 1 drivers
v00000000008bd7b0_0 .net "f", 7 0, v0000000000906270_0;  alias, 1 drivers
v00000000008b4460_0 .net "k", 7 0, v0000000000906810_0;  alias, 1 drivers
v0000000000906310_0 .net "switch_a_m", 0 0, v00000000008bd350_0;  alias, 1 drivers
L_000000000090a010 .functor MUXZ 8, v0000000000906810_0, v0000000000906270_0, v00000000008bd350_0, C4<>;
S_0000000000859110 .scope module, "u5" "inst_reg" 3 20, 10 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 14 "rom"
    .port_info 3 /OUTPUT 7 "address"
    .port_info 4 /OUTPUT 8 "out_decode"
    .port_info 5 /OUTPUT 8 "k"
v0000000000906bd0_0 .var "address", 6 0;
v0000000000906630_0 .net "clk", 0 0, v0000000000905c30_0;  alias, 1 drivers
v0000000000906810_0 .var "k", 7 0;
v00000000009072b0_0 .var "out_decode", 7 0;
v0000000000906db0_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
v0000000000905f50_0 .net "rom", 13 0, L_0000000000880f80;  alias, 1 drivers
E_00000000008a8b40 .event posedge, v00000000008bcef0_0, v00000000008be070_0;
S_000000000087a710 .scope module, "u6" "rom" 3 22, 11 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "counter"
    .port_info 1 /OUTPUT 14 "opcode"
L_0000000000880f80 .functor BUFZ 14, L_000000000090a0b0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v00000000009063b0_0 .net *"_s0", 13 0, L_000000000090a0b0;  1 drivers
v0000000000907030_0 .net *"_s2", 10 0, L_000000000090a290;  1 drivers
L_0000000002912018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000000906b30_0 .net *"_s5", 2 0, L_0000000002912018;  1 drivers
v0000000000905ff0_0 .net "counter", 7 0, v00000000008bcdb0_0;  alias, 1 drivers
v00000000009064f0 .array "memory", 1000 0, 13 0;
v0000000000906130_0 .net "opcode", 13 0, L_0000000000880f80;  alias, 1 drivers
L_000000000090a0b0 .array/port v00000000009064f0, L_000000000090a290;
L_000000000090a290 .concat [ 8 3 0 0], v00000000008bcdb0_0, L_0000000002912018;
S_000000000087a890 .scope module, "u7" "clocks" 3 23, 12 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk1"
    .port_info 3 /OUTPUT 1 "clk2"
    .port_info 4 /OUTPUT 1 "clk3"
    .port_info 5 /OUTPUT 1 "clk4"
    .port_info 6 /OUTPUT 2 "counter"
v00000000009068b0_0 .net "clk", 0 0, v000000000090a330_0;  alias, 1 drivers
v00000000009073f0_0 .var "clk1", 0 0;
v0000000000906090_0 .var "clk2", 0 0;
v0000000000906f90_0 .var "clk3", 0 0;
v0000000000905c30_0 .var "clk4", 0 0;
v0000000000906770_0 .var "counter", 1 0;
v0000000000906a90_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
E_00000000008a9d00 .event posedge, v00000000008bcef0_0, v00000000009068b0_0;
S_00000000008721d0 .scope module, "u8" "ram" 3 26, 13 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk2"
    .port_info 1 /INPUT 1 "clk3"
    .port_info 2 /INPUT 1 "clk4"
    .port_info 3 /INPUT 1 "clk1"
    .port_info 4 /INPUT 1 "writeEn"
    .port_info 5 /INPUT 1 "act_ram"
    .port_info 6 /INPUT 1 "d"
    .port_info 7 /INPUT 7 "address_r"
    .port_info 8 /INOUT 8 "data"
P_000000000085bec0 .param/l "A" 0 13 1, +C4<00000000000000000000000000000111>;
P_000000000085bef8 .param/l "M" 0 13 1, +C4<00000000000000000000000000001000>;
P_000000000085bf30 .param/l "N" 0 13 1, +C4<00000000000000000000000001000100>;
L_0000000000881290 .functor AND 1, v00000000008be250_0, L_000000000090a970, C4<1>, C4<1>;
v0000000000905910_0 .net *"_s1", 0 0, L_000000000090a970;  1 drivers
v0000000000907350_0 .net *"_s2", 0 0, L_0000000000881290;  1 drivers
o00000000008c2628 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000905cd0_0 name=_s4
v0000000000906590_0 .net "act_ram", 0 0, v00000000008be250_0;  alias, 1 drivers
v0000000000906450_0 .net "address_r", 6 0, v0000000000906bd0_0;  alias, 1 drivers
o00000000008c2658 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000905d70_0 .net "clk1", 0 0, o00000000008c2658;  0 drivers
o00000000008c2688 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009061d0_0 .net "clk2", 0 0, o00000000008c2688;  0 drivers
o00000000008c26b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000905eb0_0 .net "clk3", 0 0, o00000000008c26b8;  0 drivers
v0000000000906950_0 .net "clk4", 0 0, v0000000000905c30_0;  alias, 1 drivers
v00000000009069f0_0 .net "d", 0 0, v00000000008be7f0_0;  alias, 1 drivers
v00000000009066d0_0 .net8 "data", 7 0, RS_00000000008c1ba8;  alias, 2 drivers
v0000000000906d10_0 .var "data_out", 7 0;
v0000000000906e50 .array "memoria", 68 0, 7 0;
v00000000009070d0_0 .net "writeEn", 0 0, v00000000008bd3f0_0;  alias, 1 drivers
E_00000000008a8a00 .event edge, v00000000008bdfd0_0, v00000000008be250_0, v0000000000906bd0_0;
E_00000000008a7e80/0 .event edge, v00000000008bd710_0, v00000000008bd5d0_0, v00000000008be250_0, v0000000000906bd0_0;
E_00000000008a7e80/1 .event edge, v00000000008bdfd0_0;
E_00000000008a7e80 .event/or E_00000000008a7e80/0, E_00000000008a7e80/1;
L_000000000090a970 .reduce/nor v00000000008bd3f0_0;
L_000000000090ab50 .functor MUXZ 8, o00000000008c2628, v0000000000906d10_0, L_0000000000881290, C4<>;
S_0000000000872350 .scope module, "u9" "data_reg" 3 25, 14 1 0, S_000000000086ecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "writeEn"
    .port_info 4 /OUTPUT 8 "f"
v0000000000905e10_0 .net "clk", 0 0, v0000000000906090_0;  alias, 1 drivers
v0000000000906ef0_0 .net8 "data", 7 0, RS_00000000008c1ba8;  alias, 2 drivers
v0000000000906270_0 .var "f", 7 0;
v0000000000907170_0 .net "reset", 0 0, v000000000090a1f0_0;  alias, 1 drivers
v0000000000907210_0 .net "writeEn", 0 0, v00000000008bd3f0_0;  alias, 1 drivers
E_000000000088d7e0 .event posedge, v00000000008bcef0_0, v00000000008bd990_0;
    .scope S_000000000085bd40;
T_0 ;
    %wait E_00000000008a9140;
    %load/vec4 v00000000008bcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008bcdb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008be610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008bdcb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000008bce50_0;
    %assign/vec4 v00000000008bcdb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000008be610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000008bcd10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000008bcdb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000008bcdb0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000881760;
T_1 ;
    %wait E_00000000008a8780;
    %load/vec4 v00000000008bcf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v00000000008be110_0;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000000008be110_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v00000000008bd030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %load/vec4 v00000000008bddf0_0;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.10 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.11 ;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.12 ;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %add;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %and;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v00000000008be390_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000008bdf30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v00000000008bc950_0;
    %pad/u 9;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %or;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v00000000008be390_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000008be390_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %load/vec4 v00000000008be110_0;
    %pad/u 9;
    %or;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v00000000008be390_0;
    %pad/u 9;
    %load/vec4 v00000000008be110_0;
    %pad/u 9;
    %inv;
    %and;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v00000000008bdf30_0;
    %load/vec4 v00000000008be390_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v00000000008bddf0_0, 0;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000881c00;
T_2 ;
    %wait E_00000000008a87c0;
    %load/vec4 v00000000008be6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008bda30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008bd710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000000008bd0d0_0;
    %assign/vec4 v00000000008bda30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000881d80;
T_3 ;
    %wait E_00000000008a8800;
    %load/vec4 v00000000008bca90_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bcb30_0, 0;
    %load/vec4 v00000000008bca90_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000008be7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008bd350_0, 0;
    %load/vec4 v00000000008bca90_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000008bca90_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bcb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008be7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008bd350_0, 0;
    %load/vec4 v00000000008bca90_0;
    %parti/s 3, 1, 2;
    %store/vec4 v00000000008be2f0_0, 0, 3;
    %load/vec4 v00000000008bca90_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v00000000008bca90_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bcb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008be7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bd350_0, 0;
    %load/vec4 v00000000008bca90_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.28, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.29, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.30, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.31, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.29 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v00000000008bca90_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008be7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008be250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bd350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008bcb30_0, 0, 1;
    %load/vec4 v00000000008bca90_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %load/vec4 v00000000008bc9f0_0;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bc9f0_0, 0;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.34 ;
T_3.25 ;
T_3.19 ;
T_3.1 ;
    %load/vec4 v00000000008bcbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008bd3f0_0, 0, 1;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008bd3f0_0, 0, 1;
T_3.40 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000859110;
T_4 ;
    %wait E_00000000008a8b40;
    %load/vec4 v0000000000906db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000906810_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000000906bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009072b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000905f50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000000906810_0, 0;
    %load/vec4 v0000000000905f50_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000000000906bd0_0, 0;
    %load/vec4 v0000000000905f50_0;
    %parti/s 8, 6, 4;
    %assign/vec4 v00000000009072b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000087a710;
T_5 ;
    %vpi_call/w 11 8 "$readmemb", "instruction.list", v00000000009064f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000087a890;
T_6 ;
    %wait E_00000000008a9d00;
    %load/vec4 v0000000000906a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000906770_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000906770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009073f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000905c30_0, 0;
    %load/vec4 v0000000000906770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000000906770_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000906770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009073f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000906090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000905c30_0, 0;
    %load/vec4 v0000000000906770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000000906770_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000000000906770_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009073f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000906f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000905c30_0, 0;
    %load/vec4 v0000000000906770_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000000906770_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000000000906770_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009073f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000906f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000905c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000906770_0, 0;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000872350;
T_7 ;
    %wait E_000000000088d7e0;
    %load/vec4 v0000000000907170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000906270_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000906ef0_0;
    %assign/vec4 v0000000000906270_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000008721d0;
T_8 ;
    %wait E_00000000008a7e80;
    %load/vec4 v00000000009070d0_0;
    %load/vec4 v0000000000906590_0;
    %and;
    %load/vec4 v00000000009069f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000009066d0_0;
    %load/vec4 v0000000000906450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000906e50, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008721d0;
T_9 ;
    %wait E_00000000008a8a00;
    %load/vec4 v0000000000906590_0;
    %load/vec4 v00000000009070d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000906450_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000000906e50, 4;
    %assign/vec4 v0000000000906d10_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000086eb70;
T_10 ;
    %vpi_call/w 2 23 "$display", "\012q1 \011q2 \011q3 \011q4 \011opcode \011\011\011inst \011ans \011\011data_bus \011\011b \011\011w \011\011pc \011\011read_d" {0 0 0};
    %vpi_call/w 2 24 "$monitor", "%b \011%b \011%b \011%b \011%b%b \011%b \011%b \011%b \011%b \011%b \011%d \011%b", v000000000090aa10_0, v000000000090a790_0, v000000000090b230_0, v000000000090b2d0_0, v0000000000909c50_0, v0000000000909f70_0, v000000000090a6f0_0, v000000000090a8d0_0, v00000000009099d0_0, v000000000090abf0_0, v0000000000909750_0, v00000000009097f0_0, v0000000000909a70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090a1f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090a1f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090a1f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000086eb70;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000000000090a330_0;
    %inv;
    %store/vec4 v000000000090a330_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000086eb70;
T_12 ;
    %delay 150, 0;
    %vpi_call/w 2 37 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./pic.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./buffer_alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
    "./inst_reg.sv";
    "./rom.sv";
    "./clocks.sv";
    "./ram.sv";
    "./data_reg.sv";
