
*** Running vivado
    with args -log ref_image_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ref_image_RAM.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ref_image_RAM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 321.988 ; gain = 81.539
INFO: [Synth 8-638] synthesizing module 'ref_image_RAM' [c:/Github/MotionDetection/FPGA2/FPGA2.srcs/sources_1/ip/ref_image_RAM/synth/ref_image_RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ref_image_RAM' (9#1) [c:/Github/MotionDetection/FPGA2/FPGA2.srcs/sources_1/ip/ref_image_RAM/synth/ref_image_RAM.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 578.137 ; gain = 337.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 578.137 ; gain = 337.688
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 652.043 ; gain = 1.313
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 652.043 ; gain = 411.594
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 652.043 ; gain = 411.594
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 652.043 ; gain = 411.594
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 652.043 ; gain = 411.594
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 652.043 ; gain = 411.594
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 708.734 ; gain = 468.285
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 708.734 ; gain = 468.285
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 718.273 ; gain = 477.824
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 729.309 ; gain = 494.668
