$date
	Mon Dec  4 13:23:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_processor $end
$var wire 4 ! TO_ROM [3:0] $end
$var wire 16 " TO_ID [15:0] $end
$var wire 8 # R_OUT [7:0] $end
$var wire 1 $ RST_CODE $end
$var wire 1 % REG_WR $end
$var wire 8 & RAM_OUT [7:0] $end
$var wire 8 ' R7_OUT [7:0] $end
$var wire 8 ( R6_OUT [7:0] $end
$var wire 8 ) R5_OUT [7:0] $end
$var wire 8 * R4_OUT [7:0] $end
$var wire 8 + R3_OUT [7:0] $end
$var wire 8 , R2_OUT [7:0] $end
$var wire 8 - R1_OUT [7:0] $end
$var wire 8 . R0_OUT [7:0] $end
$var wire 4 / OP [3:0] $end
$var wire 1 0 MUX_SEL $end
$var wire 8 1 MUX_OUT [7:0] $end
$var wire 1 2 MEM_SEL $end
$var wire 8 3 MEM_OUT [7:0] $end
$var wire 1 4 CE_RAM $end
$var wire 1 5 CE_R7 $end
$var wire 1 6 CE_R6 $end
$var wire 1 7 CE_R5 $end
$var wire 1 8 CE_R4 $end
$var wire 1 9 CE_R3 $end
$var wire 1 : CE_R2 $end
$var wire 1 ; CE_R1 $end
$var wire 1 < CE_R0 $end
$var wire 1 = CE_PC $end
$var wire 1 > CE_ACC $end
$var wire 8 ? ALU_OUT [7:0] $end
$var wire 8 @ ACC_OUT [7:0] $end
$var reg 1 A CLK $end
$var reg 1 B RESET $end
$scope module ACC $end
$var wire 1 A CLK $end
$var wire 8 C IN [7:0] $end
$var wire 1 > CE $end
$var reg 8 D OUT [7:0] $end
$upscope $end
$scope module ALU $end
$var wire 4 E OP [3:0] $end
$var wire 8 F IN1 [7:0] $end
$var wire 8 G IN0 [7:0] $end
$var reg 8 H OUT [7:0] $end
$upscope $end
$scope module ID $end
$var wire 5 I INSTRUCTION [4:0] $end
$var reg 1 > CE_ACC $end
$var reg 1 = CE_PC $end
$var reg 1 J CE_R0 $end
$var reg 1 4 CE_RAM $end
$var reg 1 2 MEM_SEL $end
$var reg 1 0 MUX_SEL $end
$var reg 4 K OP [3:0] $end
$var reg 1 % REG_WR $end
$var reg 1 $ RESET_INSTR $end
$upscope $end
$scope module R0 $end
$var wire 1 < CE $end
$var wire 1 A CLK $end
$var wire 8 L IN [7:0] $end
$var reg 8 M OUT [7:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 ; CE $end
$var wire 1 A CLK $end
$var wire 8 N IN [7:0] $end
$var reg 8 O OUT [7:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 : CE $end
$var wire 1 A CLK $end
$var wire 8 P IN [7:0] $end
$var reg 8 Q OUT [7:0] $end
$upscope $end
$scope module R3 $end
$var wire 1 9 CE $end
$var wire 1 A CLK $end
$var wire 8 R IN [7:0] $end
$var reg 8 S OUT [7:0] $end
$upscope $end
$scope module R4 $end
$var wire 1 8 CE $end
$var wire 1 A CLK $end
$var wire 8 T IN [7:0] $end
$var reg 8 U OUT [7:0] $end
$upscope $end
$scope module R5 $end
$var wire 1 7 CE $end
$var wire 1 A CLK $end
$var wire 8 V IN [7:0] $end
$var reg 8 W OUT [7:0] $end
$upscope $end
$scope module R6 $end
$var wire 1 6 CE $end
$var wire 1 A CLK $end
$var wire 8 X IN [7:0] $end
$var reg 8 Y OUT [7:0] $end
$upscope $end
$scope module R7 $end
$var wire 1 5 CE $end
$var wire 1 A CLK $end
$var wire 8 Z IN [7:0] $end
$var reg 8 [ OUT [7:0] $end
$upscope $end
$scope module RAM $end
$var wire 4 \ ADDR [3:0] $end
$var wire 1 4 CE $end
$var wire 1 A CLK $end
$var wire 8 ] DATA_IN [7:0] $end
$var reg 8 ^ DATA_OUT [7:0] $end
$upscope $end
$scope module dec $end
$var wire 1 % EN $end
$var wire 3 _ SEL [2:0] $end
$var reg 8 ` OUT [7:0] $end
$upscope $end
$scope module mem $end
$var wire 4 a ADDR [3:0] $end
$var reg 16 b DATA [15:0] $end
$upscope $end
$scope module mux_alu $end
$var wire 8 c IN0 [7:0] $end
$var wire 8 d IN1 [7:0] $end
$var wire 1 0 SEL $end
$var reg 8 e OUT [7:0] $end
$upscope $end
$scope module mux_mem $end
$var wire 8 f IN1 [7:0] $end
$var wire 1 2 SEL $end
$var wire 8 g IN0 [7:0] $end
$var reg 8 h OUT [7:0] $end
$upscope $end
$scope module p1 $end
$var wire 1 = CE $end
$var wire 1 A CLK $end
$var wire 4 i IN [3:0] $end
$var wire 1 j RST $end
$var reg 4 k DATA [3:0] $end
$upscope $end
$scope module reg_mux $end
$var wire 8 l IN0 [7:0] $end
$var wire 8 m IN1 [7:0] $end
$var wire 8 n IN2 [7:0] $end
$var wire 8 o IN3 [7:0] $end
$var wire 8 p IN4 [7:0] $end
$var wire 8 q IN5 [7:0] $end
$var wire 8 r IN6 [7:0] $end
$var wire 8 s IN7 [7:0] $end
$var wire 3 t SEL [2:0] $end
$var reg 8 u OUT [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
1j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
xJ
bx I
bx H
bx G
bx F
bx E
bx D
bx C
1B
0A
bx @
bx ?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
bx 3
x2
bx 1
x0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
x%
x$
bx #
bx "
bx !
$end
#5000
b10 ?
b10 C
b10 H
b10 1
b10 G
b10 e
0<
0;
0:
09
08
07
06
05
b0 `
0=
04
02
b1010 /
b1010 E
b1010 K
0$
10
1>
0%
b10 d
b0 t
b0 _
b1101 I
b10 i
b110100000000010 "
b110100000000010 b
b0 !
b0 a
b0 k
1A
#10000
0j
0A
0B
#15000
b11 ?
b11 C
b11 H
b10 1
b10 G
b10 e
b1001 /
b1001 E
b1001 K
00
b0 d
b1001 I
b0 i
b100100000000000 "
b100100000000000 b
b10 @
b10 D
b10 L
b10 N
b10 P
b10 R
b10 T
b10 V
b10 X
b10 Z
b10 ]
b10 c
b1 !
b1 a
b1 k
1A
#20000
0A
#25000
b111 /
b111 E
b111 K
b110 ?
b110 C
b110 H
b111 I
b11100000000000 "
b11100000000000 b
b11 1
b11 G
b11 e
b10 !
b10 a
b10 k
b11 @
b11 D
b11 L
b11 N
b11 P
b11 R
b11 T
b11 V
b11 X
b11 Z
b11 ]
b11 c
1A
#30000
0A
#35000
1=
b1010 /
b1010 E
b1010 K
0>
b110 ?
b110 C
b110 H
b1001 d
b10100 I
b1001 i
b110 1
b110 G
b110 e
b1010000000001001 "
b1010000000001001 b
b110 @
b110 D
b110 L
b110 N
b110 P
b110 R
b110 T
b110 V
b110 X
b110 Z
b110 ]
b110 c
b11 !
b11 a
b11 k
1A
#40000
0A
#45000
b101 ?
b101 C
b101 H
0=
b1000 /
b1000 E
b1000 K
1>
b0 d
b1000 I
b0 i
b100000000000000 "
b100000000000000 b
b1001 !
b1001 a
b1001 k
1A
#50000
0A
#55000
1=
b1010 /
b1010 E
b1010 K
0>
b101 ?
b101 C
b101 H
b1 d
b10100 I
b1 i
b101 1
b101 G
b101 e
b1010000000000001 "
b1010000000000001 b
b101 @
b101 D
b101 L
b101 N
b101 P
b101 R
b101 T
b101 V
b101 X
b101 Z
b101 ]
b101 c
b1010 !
b1010 a
b1010 k
1A
#60000
0A
#65000
b110 ?
b110 C
b110 H
0=
b1001 /
b1001 E
b1001 K
1>
b0 d
b1001 I
b0 i
b100100000000000 "
b100100000000000 b
b1 !
b1 a
b1 k
1A
#70000
0A
#75000
b111 /
b111 E
b111 K
b1100 ?
b1100 C
b1100 H
b111 I
b110 1
b110 G
b110 e
b11100000000000 "
b11100000000000 b
b110 @
b110 D
b110 L
b110 N
b110 P
b110 R
b110 T
b110 V
b110 X
b110 Z
b110 ]
b110 c
b10 !
b10 a
b10 k
1A
#80000
0A
#85000
1=
b1010 /
b1010 E
b1010 K
0>
b1100 ?
b1100 C
b1100 H
b1001 d
b10100 I
b1001 i
b1010000000001001 "
b1010000000001001 b
b1100 1
b1100 G
b1100 e
b11 !
b11 a
b11 k
b1100 @
b1100 D
b1100 L
b1100 N
b1100 P
b1100 R
b1100 T
b1100 V
b1100 X
b1100 Z
b1100 ]
b1100 c
1A
#90000
0A
#95000
b1011 ?
b1011 C
b1011 H
0=
b1000 /
b1000 E
b1000 K
1>
b0 d
b1000 I
b0 i
b100000000000000 "
b100000000000000 b
b1001 !
b1001 a
b1001 k
1A
#100000
0A
#105000
1=
b1010 /
b1010 E
b1010 K
0>
b1011 ?
b1011 C
b1011 H
b1 d
b10100 I
b1 i
b1010000000000001 "
b1010000000000001 b
b1011 1
b1011 G
b1011 e
b1010 !
b1010 a
b1010 k
b1011 @
b1011 D
b1011 L
b1011 N
b1011 P
b1011 R
b1011 T
b1011 V
b1011 X
b1011 Z
b1011 ]
b1011 c
1A
#110000
0A
#115000
b1100 ?
b1100 C
b1100 H
0=
b1001 /
b1001 E
b1001 K
1>
b0 d
b1001 I
b0 i
b100100000000000 "
b100100000000000 b
b1 !
b1 a
b1 k
1A
#120000
0A
#125000
b111 /
b111 E
b111 K
b11000 ?
b11000 C
b11000 H
b111 I
b11100000000000 "
b11100000000000 b
b1100 1
b1100 G
b1100 e
b10 !
b10 a
b10 k
b1100 @
b1100 D
b1100 L
b1100 N
b1100 P
b1100 R
b1100 T
b1100 V
b1100 X
b1100 Z
b1100 ]
b1100 c
1A
#130000
0A
#135000
1=
b1010 /
b1010 E
b1010 K
0>
b11000 ?
b11000 C
b11000 H
b1001 d
b10100 I
b1001 i
b11000 1
b11000 G
b11000 e
b1010000000001001 "
b1010000000001001 b
b11000 @
b11000 D
b11000 L
b11000 N
b11000 P
b11000 R
b11000 T
b11000 V
b11000 X
b11000 Z
b11000 ]
b11000 c
b11 !
b11 a
b11 k
1A
#140000
0A
#145000
b10111 ?
b10111 C
b10111 H
0=
b1000 /
b1000 E
b1000 K
1>
b0 d
b1000 I
b0 i
b100000000000000 "
b100000000000000 b
b1001 !
b1001 a
b1001 k
1A
#150000
0A
#155000
1=
b1010 /
b1010 E
b1010 K
0>
b10111 ?
b10111 C
b10111 H
b1 d
b10100 I
b1 i
b10111 1
b10111 G
b10111 e
b1010000000000001 "
b1010000000000001 b
b10111 @
b10111 D
b10111 L
b10111 N
b10111 P
b10111 R
b10111 T
b10111 V
b10111 X
b10111 Z
b10111 ]
b10111 c
b1010 !
b1010 a
b1010 k
1A
#160000
0A
#165000
b11000 ?
b11000 C
b11000 H
0=
b1001 /
b1001 E
b1001 K
1>
b0 d
b1001 I
b0 i
b100100000000000 "
b100100000000000 b
b1 !
b1 a
b1 k
1A
#170000
0A
#175000
b111 /
b111 E
b111 K
b110000 ?
b110000 C
b110000 H
b111 I
b11000 1
b11000 G
b11000 e
b11100000000000 "
b11100000000000 b
b11000 @
b11000 D
b11000 L
b11000 N
b11000 P
b11000 R
b11000 T
b11000 V
b11000 X
b11000 Z
b11000 ]
b11000 c
b10 !
b10 a
b10 k
1A
#180000
0A
#185000
1=
b1010 /
b1010 E
b1010 K
0>
b110000 ?
b110000 C
b110000 H
b1001 d
b10100 I
b1001 i
b1010000000001001 "
b1010000000001001 b
b110000 1
b110000 G
b110000 e
b11 !
b11 a
b11 k
b110000 @
b110000 D
b110000 L
b110000 N
b110000 P
b110000 R
b110000 T
b110000 V
b110000 X
b110000 Z
b110000 ]
b110000 c
1A
#190000
0A
#195000
b101111 ?
b101111 C
b101111 H
0=
b1000 /
b1000 E
b1000 K
1>
b0 d
b1000 I
b0 i
b100000000000000 "
b100000000000000 b
b1001 !
b1001 a
b1001 k
1A
#200000
0A
#205000
1=
b1010 /
b1010 E
b1010 K
0>
b101111 ?
b101111 C
b101111 H
b1 d
b10100 I
b1 i
b1010000000000001 "
b1010000000000001 b
b101111 1
b101111 G
b101111 e
b1010 !
b1010 a
b1010 k
b101111 @
b101111 D
b101111 L
b101111 N
b101111 P
b101111 R
b101111 T
b101111 V
b101111 X
b101111 Z
b101111 ]
b101111 c
1A
#210000
0A
