{"vcs1":{"timestamp_begin":1684332609.979731495, "rt":1.67, "ut":0.42, "st":0.21}}
{"vcselab":{"timestamp_begin":1684332611.742424598, "rt":1.04, "ut":0.32, "st":0.06}}
{"link":{"timestamp_begin":1684332612.872154000, "rt":0.73, "ut":0.35, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684332609.337345893}
{"VCS_COMP_START_TIME": 1684332609.337345893}
{"VCS_COMP_END_TIME": 1684332615.995547560}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349156}}
{"stitch_vcselab": {"peak_mem": 230452}}
