// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FPU,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=30.968375,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=709,HLS_SYN_LUT=3409,HLS_VERSION=2018_2}" *)

module FPU (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_rd_i,
        agg_result_rd_i_ap_vld,
        agg_result_rd_f,
        agg_result_rd_f_ap_vld,
        agg_result_b1,
        agg_result_b1_ap_vld,
        agg_result_f,
        agg_result_f_ap_vld,
        val_rs1,
        val_rs2,
        val_i,
        val_funct7,
        val_funct3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] agg_result_rd_i;
output   agg_result_rd_i_ap_vld;
output  [31:0] agg_result_rd_f;
output   agg_result_rd_f_ap_vld;
output  [0:0] agg_result_b1;
output   agg_result_b1_ap_vld;
output  [0:0] agg_result_f;
output   agg_result_f_ap_vld;
input  [31:0] val_rs1;
input  [31:0] val_rs2;
input  [31:0] val_i;
input  [31:0] val_funct7;
input  [31:0] val_funct3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg agg_result_rd_i_ap_vld;
reg agg_result_rd_f_ap_vld;
reg agg_result_b1_ap_vld;
reg agg_result_f_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_295_p2;
wire   [0:0] tmp_fu_344_p2;
wire   [0:0] tmp_s_fu_350_p2;
wire   [0:0] tmp_2_fu_356_p2;
reg   [31:0] val_i_read_reg_1738;
reg   [0:0] tmp_reg_1746;
reg   [0:0] tmp_s_reg_1750;
reg   [0:0] tmp_2_reg_1754;
wire   [0:0] tmp_3_fu_362_p2;
reg   [0:0] tmp_3_reg_1758;
wire   [0:0] tmp_4_fu_368_p2;
reg   [0:0] tmp_4_reg_1762;
wire   [0:0] or_cond_40_fu_380_p2;
reg   [0:0] or_cond_40_reg_1766;
wire   [0:0] or_cond5_fu_386_p2;
reg   [0:0] or_cond5_reg_1770;
wire   [0:0] or_cond6_fu_398_p2;
reg   [0:0] or_cond6_reg_1774;
wire   [0:0] or_cond7_fu_404_p2;
reg   [0:0] or_cond7_reg_1778;
wire   [0:0] or_cond8_fu_410_p2;
reg   [0:0] or_cond8_reg_1782;
wire   [0:0] tmp_11_fu_416_p2;
reg   [0:0] tmp_11_reg_1786;
wire   [31:0] val_out_rd_i_9_trunc_fu_434_p1;
wire   [0:0] or_cond9_fu_428_p2;
wire   [0:0] or_cond_i_fu_480_p2;
reg   [0:0] or_cond_i_reg_1798;
wire   [31:0] sel_tmp4_i_fu_656_p3;
reg   [31:0] sel_tmp4_i_reg_1803;
wire   [0:0] sel_tmp6_i3_fu_670_p2;
reg   [0:0] sel_tmp6_i3_reg_1808;
wire   [31:0] val_out_rd_i_2_fu_760_p1;
wire   [31:0] val_out_rd_i_fu_848_p1;
wire   [31:0] val_out_rd_i_1_fu_942_p1;
wire   [31:0] res_13_fu_1214_p3;
wire   [31:0] res_12_fu_1490_p3;
wire   [0:0] val_out_f_fu_1648_p2;
wire   [31:0] val_out_rd_f_3_fu_1654_p3;
wire   [31:0] val_out_rd_f_2_fu_301_p2;
reg    ap_block_pp0_stage0_subdone;
wire    val_out_rd_i_4_FCLASS_fu_287_ap_ready;
wire   [8:0] val_out_rd_i_4_FCLASS_fu_287_ap_return;
reg   [0:0] ap_phi_mux_val_out_f_8_phi_fu_175_p24;
wire   [0:0] ap_phi_reg_pp0_iter0_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter1_val_out_f_8_reg_170;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_x_assign_phi_fu_217_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter1_x_assign_reg_213;
wire   [31:0] val_out_rd_f_6_fu_1693_p3;
reg   [31:0] ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249;
wire   [31:0] val_out_rd_i_3_fu_1686_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] storemerge_i_fu_307_p0;
reg   [31:0] grp_fu_310_p0;
reg   [31:0] grp_fu_310_p1;
reg   [31:0] grp_fu_316_p0;
reg   [31:0] grp_fu_316_p1;
wire   [0:0] tmp_5_fu_374_p2;
wire   [0:0] grp_fu_326_p2;
wire   [0:0] grp_fu_332_p2;
wire   [0:0] tmp_8_fu_392_p2;
wire   [0:0] tmp_12_fu_422_p2;
wire   [31:0] val_rs2_to_int4_fu_438_p1;
wire   [7:0] tmp_33_fu_442_p4;
wire   [22:0] tmp_59_fu_452_p1;
wire   [0:0] notrhs_fu_462_p2;
wire   [0:0] notlhs_fu_456_p2;
wire   [0:0] tmp_34_fu_468_p2;
wire   [0:0] grp_fu_310_p2;
wire   [0:0] tmp_36_fu_474_p2;
wire   [0:0] grp_fu_316_p2;
wire   [31:0] p_Val2_38_fu_486_p1;
wire   [22:0] loc_V_9_fu_500_p1;
wire   [24:0] tmp_14_i_i_i_i_fu_504_p4;
wire   [7:0] loc_V_8_fu_490_p4;
wire   [8:0] tmp_i_i_i_i_i_cast_fu_518_p1;
wire   [8:0] sh_assign_fu_522_p2;
wire   [7:0] tmp_15_i_i_i_i_fu_536_p2;
wire   [0:0] isNeg_fu_528_p3;
wire  signed [8:0] tmp_15_i_i_i_i_cast_fu_542_p1;
wire  signed [8:0] sh_assign_1_fu_546_p3;
wire  signed [31:0] sh_assign_1_i_cast_fu_554_p1;
wire  signed [24:0] sh_assign_1_i_cast_c_fu_558_p1;
wire   [78:0] tmp_14_i_i_i_i_cast1_fu_514_p1;
wire   [78:0] tmp_16_i_i_i_i_fu_562_p1;
wire   [24:0] tmp_17_i_i_i_i_fu_566_p2;
wire   [0:0] tmp_62_fu_578_p3;
wire   [78:0] tmp_18_i_i_i_i_fu_572_p2;
wire   [31:0] tmp_38_fu_586_p1;
wire   [31:0] tmp_39_fu_590_p4;
wire   [31:0] p_Val2_37_fu_600_p3;
wire   [0:0] p_Result_69_fu_608_p3;
wire   [31:0] p_Val2_6_i_i_i1_i_fu_616_p2;
wire   [0:0] sel_tmp_i2_fu_630_p2;
wire   [0:0] sel_tmp2_i2_fu_644_p2;
wire   [0:0] sel_tmp3_i_fu_650_p2;
wire   [31:0] p_Val2_41_fu_622_p3;
wire   [31:0] sel_tmp1_i2_fu_636_p3;
wire   [0:0] sel_tmp5_i_fu_664_p2;
wire   [31:0] val_rs1_to_int3_fu_676_p1;
wire   [31:0] val_rs2_to_int3_fu_694_p1;
wire   [7:0] tmp_26_fu_680_p4;
wire   [22:0] tmp_57_fu_690_p1;
wire   [0:0] notrhs7_fu_718_p2;
wire   [0:0] notlhs7_fu_712_p2;
wire   [7:0] tmp_27_fu_698_p4;
wire   [22:0] tmp_58_fu_708_p1;
wire   [0:0] notrhs8_fu_736_p2;
wire   [0:0] notlhs8_fu_730_p2;
wire   [0:0] tmp_28_fu_724_p2;
wire   [0:0] tmp_29_fu_742_p2;
wire   [0:0] tmp_30_fu_748_p2;
wire   [0:0] tmp_32_fu_754_p2;
wire   [31:0] val_rs1_to_int2_fu_764_p1;
wire   [31:0] val_rs2_to_int2_fu_782_p1;
wire   [7:0] tmp_19_fu_768_p4;
wire   [22:0] tmp_55_fu_778_p1;
wire   [0:0] notrhs5_fu_806_p2;
wire   [0:0] notlhs5_fu_800_p2;
wire   [7:0] tmp_20_fu_786_p4;
wire   [22:0] tmp_56_fu_796_p1;
wire   [0:0] notrhs6_fu_824_p2;
wire   [0:0] notlhs6_fu_818_p2;
wire   [0:0] tmp_21_fu_812_p2;
wire   [0:0] tmp_22_fu_830_p2;
wire   [0:0] tmp_23_fu_836_p2;
wire   [0:0] tmp_25_fu_842_p2;
wire   [31:0] val_rs1_to_int_fu_852_p1;
wire   [31:0] val_rs2_to_int_fu_870_p1;
wire   [7:0] tmp_9_fu_856_p4;
wire   [22:0] tmp_53_fu_866_p1;
wire   [0:0] notrhs1_fu_894_p2;
wire   [0:0] notlhs1_fu_888_p2;
wire   [7:0] tmp_1_fu_874_p4;
wire   [22:0] tmp_54_fu_884_p1;
wire   [0:0] notrhs2_fu_912_p2;
wire   [0:0] notlhs2_fu_906_p2;
wire   [0:0] tmp_13_fu_900_p2;
wire   [0:0] tmp_14_fu_918_p2;
wire   [0:0] tmp_15_fu_924_p2;
wire   [0:0] tmp_17_fu_930_p2;
wire   [0:0] tmp_51_i_fu_936_p2;
wire   [31:0] t_V_8_fu_946_p1;
wire   [31:0] t_V_9_fu_972_p1;
wire   [7:0] loc_V_4_fu_958_p4;
wire   [22:0] loc_V_5_fu_968_p1;
wire   [7:0] loc_V_6_fu_984_p4;
wire   [22:0] loc_V_7_fu_994_p1;
wire   [0:0] tmp_i_fu_1004_p2;
wire   [0:0] tmp_6_i_fu_1010_p2;
wire   [0:0] tmp_i1_41_fu_998_p2;
wire   [0:0] tmp_7_i_fu_1016_p2;
wire   [0:0] tmp6_fu_1028_p2;
wire   [0:0] tmp5_fu_1022_p2;
wire   [0:0] tmp_i_i1_fu_1040_p2;
wire   [0:0] tmp_1_i_i1_fu_1046_p2;
wire   [0:0] tmp_i2_i_fu_1058_p2;
wire   [0:0] tmp_1_i2_i_fu_1064_p2;
wire   [0:0] p_Result_36_fu_950_p3;
reg   [22:0] p_Result_67_fu_1076_p4;
wire   [31:0] p_Result_68_fu_1086_p4;
wire   [0:0] ymaggreater_2_fu_1100_p2;
wire   [0:0] ymaggreater_3_fu_1106_p2;
wire   [0:0] p_Result_40_fu_976_p3;
wire   [0:0] p_i1_fu_1112_p3;
wire   [0:0] ymaggreater4_i_fu_1120_p3;
wire   [0:0] or_cond4_i_fu_1034_p2;
wire   [0:0] tmp_9_demorgan_i_fu_1052_p2;
wire   [0:0] sel_tmp_i1_fu_1136_p2;
wire   [0:0] sel_tmp1_i1_fu_1142_p2;
wire   [0:0] tmp_11_demorgan_i_fu_1070_p2;
wire   [0:0] sel_tmp2_i1_fu_1148_p2;
wire   [31:0] res_6_fu_1096_p1;
wire   [31:0] res_7_fu_1128_p3;
wire   [0:0] sel_tmp6_i2_demorgan_fu_1162_p2;
wire   [0:0] sel_tmp6_i2_fu_1168_p2;
wire   [0:0] sel_tmp7_i1_fu_1174_p2;
wire   [31:0] res_8_fu_1154_p3;
wire   [0:0] sel_tmp11_demorgan_i_1_fu_1188_p2;
wire   [0:0] sel_tmp11_i1_fu_1194_p2;
wire   [0:0] sel_tmp12_i1_fu_1200_p2;
wire   [31:0] res_9_fu_1180_p3;
wire   [31:0] res_10_fu_1206_p3;
wire   [31:0] t_V_5_fu_1222_p1;
wire   [31:0] t_V_6_fu_1248_p1;
wire   [7:0] loc_V_fu_1234_p4;
wire   [22:0] loc_V_1_fu_1244_p1;
wire   [7:0] loc_V_2_fu_1260_p4;
wire   [22:0] loc_V_3_fu_1270_p1;
wire   [0:0] tmp_8_i_fu_1280_p2;
wire   [0:0] tmp_9_i_fu_1286_p2;
wire   [0:0] tmp_i4_fu_1274_p2;
wire   [0:0] tmp_i5_fu_1292_p2;
wire   [0:0] tmp4_fu_1304_p2;
wire   [0:0] tmp3_fu_1298_p2;
wire   [0:0] tmp_i_i6_fu_1316_p2;
wire   [0:0] tmp_1_i_i7_fu_1322_p2;
wire   [0:0] tmp_i1_i_fu_1334_p2;
wire   [0:0] tmp_1_i1_i_fu_1340_p2;
wire   [0:0] p_Result_s_fu_1226_p3;
reg   [22:0] p_Result_65_fu_1352_p4;
wire   [31:0] p_Result_66_fu_1362_p4;
wire   [0:0] ymaggreater_fu_1376_p2;
wire   [0:0] ymaggreater_1_fu_1382_p2;
wire   [0:0] p_Result_17_fu_1252_p3;
wire   [0:0] p_i_fu_1388_p3;
wire   [0:0] ymaggreater2_i_fu_1396_p3;
wire   [0:0] or_cond2_i_fu_1310_p2;
wire   [0:0] tmp_2_demorgan_i_fu_1328_p2;
wire   [0:0] sel_tmp_i_fu_1412_p2;
wire   [0:0] sel_tmp1_i8_fu_1418_p2;
wire   [0:0] tmp_4_demorgan_i_fu_1346_p2;
wire   [0:0] sel_tmp2_i9_fu_1424_p2;
wire   [31:0] res_fu_1372_p1;
wire   [31:0] res_1_fu_1404_p3;
wire   [0:0] sel_tmp6_i1_demorgan_fu_1438_p2;
wire   [0:0] sel_tmp6_i1_fu_1444_p2;
wire   [0:0] sel_tmp7_i_fu_1450_p2;
wire   [31:0] res_2_fu_1430_p3;
wire   [0:0] sel_tmp11_demorgan_i_fu_1464_p2;
wire   [0:0] sel_tmp11_i_fu_1470_p2;
wire   [0:0] sel_tmp12_i_fu_1476_p2;
wire   [31:0] res_3_fu_1456_p3;
wire   [31:0] res_4_fu_1482_p3;
wire   [31:0] p_Val2_5_fu_1502_p1;
wire   [31:0] p_Val2_s_fu_1498_p1;
wire   [0:0] p_Result_59_fu_1506_p3;
wire   [30:0] tmp_10_fu_1514_p1;
wire   [31:0] p_Val2_3_fu_1526_p2;
wire   [0:0] p_Result_3_fu_1532_p3;
wire   [0:0] p_Result_62_fu_1548_p3;
wire   [0:0] sel_tmp1_i_fu_1578_p2;
wire   [0:0] sel_tmp6_demorgan_i_fu_1590_p2;
wire   [0:0] tmp_28tmp_i_fu_1556_p2;
wire   [0:0] sel_tmp6_i_fu_1596_p2;
wire   [0:0] tmp2_fu_1602_p2;
wire   [0:0] sel_tmp8_i_fu_1608_p2;
wire   [31:0] p_Result_63_fu_1562_p3;
wire   [31:0] p_Result_61_fu_1540_p3;
wire   [0:0] sel_tmp2_i_fu_1584_p2;
wire   [31:0] p_Result_60_fu_1518_p3;
wire   [31:0] p_Result_64_fu_1570_p3;
wire   [0:0] or_cond_fu_1622_p2;
wire   [31:0] newSel_fu_1614_p3;
wire   [31:0] newSel1_fu_1628_p3;
wire   [31:0] newSel2_fu_1636_p3;
wire   [31:0] sel_tmp9_i_fu_1644_p1;
wire   [0:0] abscond_i_fu_1667_p2;
wire   [31:0] neg_i_fu_1662_p2;
wire   [31:0] abs_i_fu_1672_p3;
wire   [31:0] storemerge_i_fu_307_p1;
wire   [31:0] p_Val2_42_fu_1701_p1;
wire   [7:0] loc_V_10_fu_1705_p4;
wire   [22:0] loc_V_11_fu_1715_p1;
wire   [0:0] tmp_i_i_fu_1719_p2;
wire   [0:0] tmp_1_i_i_fu_1725_p2;
reg   [1:0] grp_fu_295_opcode;
reg    ap_block_pp0_stage0_00001;
reg   [4:0] grp_fu_310_opcode;
reg   [4:0] grp_fu_316_opcode;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1312;
reg    ap_condition_154;
reg    ap_condition_179;
reg    ap_condition_1023;
reg    ap_condition_312;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

FCLASS val_out_rd_i_4_FCLASS_fu_287(
    .ap_ready(val_out_rd_i_4_FCLASS_fu_287_ap_ready),
    .val_rs1(val_rs1),
    .val_rs2(val_rs2),
    .ap_return(val_out_rd_i_4_FCLASS_fu_287_ap_return)
);

FPU_faddfsub_32nsbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_faddfsub_32nsbkb_U3(
    .din0(val_rs1),
    .din1(val_rs2),
    .opcode(grp_fu_295_opcode),
    .dout(grp_fu_295_p2)
);

FPU_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_fmul_32ns_32ncud_U4(
    .din0(val_rs1),
    .din1(val_rs2),
    .dout(val_out_rd_f_2_fu_301_p2)
);

FPU_sitofp_32ns_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_sitofp_32ns_3dEe_U5(
    .din0(storemerge_i_fu_307_p0),
    .dout(storemerge_i_fu_307_p1)
);

FPU_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
FPU_fcmp_32ns_32neOg_U6(
    .din0(grp_fu_310_p0),
    .din1(grp_fu_310_p1),
    .opcode(grp_fu_310_opcode),
    .dout(grp_fu_310_p2)
);

FPU_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
FPU_fcmp_32ns_32neOg_U7(
    .din0(grp_fu_316_p0),
    .din1(grp_fu_316_p1),
    .opcode(grp_fu_316_opcode),
    .dout(grp_fu_316_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= val_out_f_fu_1648_p2;
    end else if ((((tmp_s_fu_350_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_s_fu_350_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter0_val_out_f_8_reg_170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= val_out_rd_i_9_trunc_fu_434_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= val_out_rd_i_2_fu_760_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= val_out_rd_i_fu_848_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= val_out_rd_i_1_fu_942_p1;
    end else if ((((tmp_s_fu_350_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_s_fu_350_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond9_fu_428_p2 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= res_13_fu_1214_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond_40_fu_380_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= res_12_fu_1490_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd1))))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= val_out_rd_f_3_fu_1654_p3;
    end else if (((tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= val_out_rd_f_2_fu_301_p2;
    end else if ((((tmp_s_fu_350_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_s_fu_350_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= grp_fu_295_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_x_assign_reg_213 <= ap_phi_reg_pp0_iter0_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        or_cond5_reg_1770 <= or_cond5_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        or_cond6_reg_1774 <= or_cond6_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        or_cond7_reg_1778 <= or_cond7_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        or_cond8_reg_1782 <= or_cond8_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_368_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        or_cond_40_reg_1766 <= or_cond_40_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1))))) begin
        or_cond_i_reg_1798 <= or_cond_i_fu_480_p2;
        sel_tmp4_i_reg_1803 <= sel_tmp4_i_fu_656_p3;
        sel_tmp6_i3_reg_1808 <= sel_tmp6_i3_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        tmp_11_reg_1786 <= tmp_11_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_350_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1754 <= tmp_2_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_reg_1758 <= tmp_3_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((tmp_fu_344_p2 == 1'd0) | ((tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0))))) begin
        tmp_4_reg_1762 <= tmp_4_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1746 <= tmp_fu_344_p2;
        val_i_read_reg_1738 <= val_i;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_344_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_1750 <= tmp_s_fu_350_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_b1_ap_vld = 1'b1;
    end else begin
        agg_result_b1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_f_ap_vld = 1'b1;
    end else begin
        agg_result_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_rd_f_ap_vld = 1'b1;
    end else begin
        agg_result_rd_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_rd_i_ap_vld = 1'b1;
    end else begin
        agg_result_rd_i_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_3_reg_1758 == 1'd0) & (tmp_2_reg_1754 == 1'd0) & (tmp_s_reg_1750 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1)) | ((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_reg_1746 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1))))) begin
        ap_phi_mux_val_out_f_8_phi_fu_175_p24 = 1'd1;
    end else begin
        ap_phi_mux_val_out_f_8_phi_fu_175_p24 = ap_phi_reg_pp0_iter1_val_out_f_8_reg_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_3_reg_1758 == 1'd0) & (tmp_2_reg_1754 == 1'd0) & (tmp_s_reg_1750 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1)) | ((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_reg_1746 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1))))) begin
        ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24 = val_out_rd_i_3_fu_1686_p3;
    end else begin
        ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24 = ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_3_reg_1758 == 1'd0) & (tmp_2_reg_1754 == 1'd0) & (tmp_s_reg_1750 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1)) | ((or_cond_40_reg_1766 == 1'd0) & (tmp_4_reg_1762 == 1'd0) & (tmp_reg_1746 == 1'd0) & (or_cond8_reg_1782 == 1'd0) & (or_cond7_reg_1778 == 1'd0) & (or_cond6_reg_1774 == 1'd0) & (or_cond5_reg_1770 == 1'd0) & (tmp_11_reg_1786 == 1'd1))))) begin
        ap_phi_mux_x_assign_phi_fu_217_p24 = val_out_rd_f_6_fu_1693_p3;
    end else begin
        ap_phi_mux_x_assign_phi_fu_217_p24 = ap_phi_reg_pp0_iter1_x_assign_reg_213;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1312)) begin
        if (((tmp_s_fu_350_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd1))) begin
            grp_fu_295_opcode = 2'd1;
        end else if ((tmp_s_fu_350_p2 == 1'd1)) begin
            grp_fu_295_opcode = 2'd0;
        end else begin
            grp_fu_295_opcode = 'bx;
        end
    end else begin
        grp_fu_295_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1))))) begin
        grp_fu_310_opcode = 5'd3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1))))) begin
        grp_fu_310_opcode = 5'd4;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1)))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1)))))) begin
        grp_fu_310_opcode = 5'd5;
    end else begin
        grp_fu_310_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1)))))) begin
        grp_fu_310_p0 = val_rs1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1))))) begin
        grp_fu_310_p0 = val_rs2;
    end else begin
        grp_fu_310_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd1)))))) begin
        grp_fu_310_p1 = val_rs2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1))))) begin
        grp_fu_310_p1 = 32'd1065353216;
    end else begin
        grp_fu_310_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1023)) begin
        if ((1'b1 == ap_condition_179)) begin
            grp_fu_316_opcode = 5'd5;
        end else if ((1'b1 == ap_condition_154)) begin
            grp_fu_316_opcode = 5'd3;
        end else begin
            grp_fu_316_opcode = 'bx;
        end
    end else begin
        grp_fu_316_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_312)) begin
        if ((1'b1 == ap_condition_179)) begin
            grp_fu_316_p0 = val_rs1;
        end else if ((1'b1 == ap_condition_154)) begin
            grp_fu_316_p0 = val_rs2;
        end else begin
            grp_fu_316_p0 = 'bx;
        end
    end else begin
        grp_fu_316_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_312)) begin
        if ((1'b1 == ap_condition_179)) begin
            grp_fu_316_p1 = val_rs2;
        end else if ((1'b1 == ap_condition_154)) begin
            grp_fu_316_p1 = 32'd1065353216;
        end else begin
            grp_fu_316_p1 = 'bx;
        end
    end else begin
        grp_fu_316_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_i_fu_1672_p3 = ((abscond_i_fu_1667_p2[0:0] === 1'b1) ? val_i_read_reg_1738 : neg_i_fu_1662_p2);

assign abscond_i_fu_1667_p2 = (($signed(val_i_read_reg_1738) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign agg_result_b1 = (tmp_i_i_fu_1719_p2 & tmp_1_i_i_fu_1725_p2);

assign agg_result_f = ap_phi_mux_val_out_f_8_phi_fu_175_p24;

assign agg_result_rd_f = ap_phi_mux_x_assign_phi_fu_217_p24;

assign agg_result_rd_i = ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1023 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_condition_1312 = ((tmp_fu_344_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_condition_154 = (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond8_fu_410_p2 == 1'd0) & (or_cond7_fu_404_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_416_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_179 = (((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1) & (tmp_fu_344_p2 == 1'd0)) | ((or_cond_40_fu_380_p2 == 1'd0) & (tmp_4_fu_368_p2 == 1'd0) & (tmp_3_fu_362_p2 == 1'd0) & (tmp_2_fu_356_p2 == 1'd0) & (or_cond5_fu_386_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (or_cond6_fu_398_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_312 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_val_out_f_8_reg_170 = 'bx;

assign ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_x_assign_reg_213 = 'bx;

assign grp_fu_326_p2 = ((val_funct3 == 32'd1) ? 1'b1 : 1'b0);

assign grp_fu_332_p2 = ((val_funct3 == 32'd2) ? 1'b1 : 1'b0);

assign isNeg_fu_528_p3 = sh_assign_fu_522_p2[32'd8];

assign loc_V_10_fu_1705_p4 = {{p_Val2_42_fu_1701_p1[30:23]}};

assign loc_V_11_fu_1715_p1 = p_Val2_42_fu_1701_p1[22:0];

assign loc_V_1_fu_1244_p1 = t_V_5_fu_1222_p1[22:0];

assign loc_V_2_fu_1260_p4 = {{t_V_6_fu_1248_p1[30:23]}};

assign loc_V_3_fu_1270_p1 = t_V_6_fu_1248_p1[22:0];

assign loc_V_4_fu_958_p4 = {{t_V_8_fu_946_p1[30:23]}};

assign loc_V_5_fu_968_p1 = t_V_8_fu_946_p1[22:0];

assign loc_V_6_fu_984_p4 = {{t_V_9_fu_972_p1[30:23]}};

assign loc_V_7_fu_994_p1 = t_V_9_fu_972_p1[22:0];

assign loc_V_8_fu_490_p4 = {{p_Val2_38_fu_486_p1[30:23]}};

assign loc_V_9_fu_500_p1 = p_Val2_38_fu_486_p1[22:0];

assign loc_V_fu_1234_p4 = {{t_V_5_fu_1222_p1[30:23]}};

assign neg_i_fu_1662_p2 = (32'd0 - val_i_read_reg_1738);

assign newSel1_fu_1628_p3 = ((tmp_fu_344_p2[0:0] === 1'b1) ? p_Result_60_fu_1518_p3 : p_Result_64_fu_1570_p3);

assign newSel2_fu_1636_p3 = ((or_cond_fu_1622_p2[0:0] === 1'b1) ? newSel_fu_1614_p3 : newSel1_fu_1628_p3);

assign newSel_fu_1614_p3 = ((sel_tmp8_i_fu_1608_p2[0:0] === 1'b1) ? p_Result_63_fu_1562_p3 : p_Result_61_fu_1540_p3);

assign notlhs1_fu_888_p2 = ((tmp_9_fu_856_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_906_p2 = ((tmp_1_fu_874_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_800_p2 = ((tmp_19_fu_768_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_818_p2 = ((tmp_20_fu_786_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_712_p2 = ((tmp_26_fu_680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_730_p2 = ((tmp_27_fu_698_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_456_p2 = ((tmp_33_fu_442_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_894_p2 = ((tmp_53_fu_866_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_912_p2 = ((tmp_54_fu_884_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_806_p2 = ((tmp_55_fu_778_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_824_p2 = ((tmp_56_fu_796_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_718_p2 = ((tmp_57_fu_690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_736_p2 = ((tmp_58_fu_708_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_462_p2 = ((tmp_59_fu_452_p1 == 23'd0) ? 1'b1 : 1'b0);

assign or_cond2_i_fu_1310_p2 = (tmp4_fu_1304_p2 & tmp3_fu_1298_p2);

assign or_cond4_i_fu_1034_p2 = (tmp6_fu_1028_p2 & tmp5_fu_1022_p2);

assign or_cond5_fu_386_p2 = (tmp_5_fu_374_p2 & grp_fu_326_p2);

assign or_cond6_fu_398_p2 = (tmp_8_fu_392_p2 & grp_fu_332_p2);

assign or_cond7_fu_404_p2 = (tmp_8_fu_392_p2 & grp_fu_326_p2);

assign or_cond8_fu_410_p2 = (tmp_fu_344_p2 & tmp_8_fu_392_p2);

assign or_cond9_fu_428_p2 = (tmp_12_fu_422_p2 & grp_fu_326_p2);

assign or_cond_40_fu_380_p2 = (tmp_fu_344_p2 & tmp_5_fu_374_p2);

assign or_cond_fu_1622_p2 = (sel_tmp8_i_fu_1608_p2 | sel_tmp2_i_fu_1584_p2);

assign or_cond_i_fu_480_p2 = (tmp_36_fu_474_p2 & grp_fu_316_p2);

assign p_Result_17_fu_1252_p3 = t_V_6_fu_1248_p1[32'd31];

assign p_Result_36_fu_950_p3 = t_V_8_fu_946_p1[32'd31];

assign p_Result_3_fu_1532_p3 = p_Val2_3_fu_1526_p2[32'd31];

assign p_Result_40_fu_976_p3 = t_V_9_fu_972_p1[32'd31];

assign p_Result_59_fu_1506_p3 = p_Val2_5_fu_1502_p1[32'd31];

assign p_Result_60_fu_1518_p3 = {{p_Result_59_fu_1506_p3}, {tmp_10_fu_1514_p1}};

assign p_Result_61_fu_1540_p3 = {{p_Result_3_fu_1532_p3}, {tmp_10_fu_1514_p1}};

assign p_Result_62_fu_1548_p3 = p_Val2_s_fu_1498_p1[32'd31];

assign p_Result_63_fu_1562_p3 = {{1'd1}, {tmp_10_fu_1514_p1}};

assign p_Result_64_fu_1570_p3 = {{1'd0}, {tmp_10_fu_1514_p1}};

always @ (*) begin
    p_Result_65_fu_1352_p4 = loc_V_1_fu_1244_p1;
    p_Result_65_fu_1352_p4[32'd22] = |(1'd1);
end

assign p_Result_66_fu_1362_p4 = {{{p_Result_s_fu_1226_p3}, {8'd255}}, {p_Result_65_fu_1352_p4}};

always @ (*) begin
    p_Result_67_fu_1076_p4 = loc_V_5_fu_968_p1;
    p_Result_67_fu_1076_p4[32'd22] = |(1'd1);
end

assign p_Result_68_fu_1086_p4 = {{{p_Result_36_fu_950_p3}, {8'd255}}, {p_Result_67_fu_1076_p4}};

assign p_Result_69_fu_608_p3 = p_Val2_38_fu_486_p1[32'd31];

assign p_Result_s_fu_1226_p3 = t_V_5_fu_1222_p1[32'd31];

assign p_Val2_37_fu_600_p3 = ((isNeg_fu_528_p3[0:0] === 1'b1) ? tmp_38_fu_586_p1 : tmp_39_fu_590_p4);

assign p_Val2_38_fu_486_p1 = val_rs1;

assign p_Val2_3_fu_1526_p2 = (p_Val2_5_fu_1502_p1 ^ 32'd2147483648);

assign p_Val2_41_fu_622_p3 = ((p_Result_69_fu_608_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i1_i_fu_616_p2 : p_Val2_37_fu_600_p3);

assign p_Val2_42_fu_1701_p1 = ap_phi_mux_x_assign_phi_fu_217_p24;

assign p_Val2_5_fu_1502_p1 = val_rs2;

assign p_Val2_6_i_i_i1_i_fu_616_p2 = (32'd0 - p_Val2_37_fu_600_p3);

assign p_Val2_s_fu_1498_p1 = val_rs1;

assign p_i1_fu_1112_p3 = ((p_Result_36_fu_950_p3[0:0] === 1'b1) ? ymaggreater_3_fu_1106_p2 : ymaggreater_2_fu_1100_p2);

assign p_i_fu_1388_p3 = ((p_Result_s_fu_1226_p3[0:0] === 1'b1) ? ymaggreater_1_fu_1382_p2 : ymaggreater_fu_1376_p2);

assign res_10_fu_1206_p3 = ((sel_tmp12_i1_fu_1200_p2[0:0] === 1'b1) ? val_rs1 : res_9_fu_1180_p3);

assign res_12_fu_1490_p3 = ((or_cond2_i_fu_1310_p2[0:0] === 1'b1) ? val_rs2 : res_4_fu_1482_p3);

assign res_13_fu_1214_p3 = ((or_cond4_i_fu_1034_p2[0:0] === 1'b1) ? val_rs2 : res_10_fu_1206_p3);

assign res_1_fu_1404_p3 = ((ymaggreater2_i_fu_1396_p3[0:0] === 1'b1) ? val_rs1 : val_rs2);

assign res_2_fu_1430_p3 = ((sel_tmp2_i9_fu_1424_p2[0:0] === 1'b1) ? res_fu_1372_p1 : res_1_fu_1404_p3);

assign res_3_fu_1456_p3 = ((sel_tmp7_i_fu_1450_p2[0:0] === 1'b1) ? val_rs2 : res_2_fu_1430_p3);

assign res_4_fu_1482_p3 = ((sel_tmp12_i_fu_1476_p2[0:0] === 1'b1) ? val_rs1 : res_3_fu_1456_p3);

assign res_6_fu_1096_p1 = p_Result_68_fu_1086_p4;

assign res_7_fu_1128_p3 = ((ymaggreater4_i_fu_1120_p3[0:0] === 1'b1) ? val_rs2 : val_rs1);

assign res_8_fu_1154_p3 = ((sel_tmp2_i1_fu_1148_p2[0:0] === 1'b1) ? res_6_fu_1096_p1 : res_7_fu_1128_p3);

assign res_9_fu_1180_p3 = ((sel_tmp7_i1_fu_1174_p2[0:0] === 1'b1) ? val_rs2 : res_8_fu_1154_p3);

assign res_fu_1372_p1 = p_Result_66_fu_1362_p4;

assign sel_tmp11_demorgan_i_1_fu_1188_p2 = (tmp_9_demorgan_i_fu_1052_p2 | or_cond4_i_fu_1034_p2);

assign sel_tmp11_demorgan_i_fu_1464_p2 = (tmp_2_demorgan_i_fu_1328_p2 | or_cond2_i_fu_1310_p2);

assign sel_tmp11_i1_fu_1194_p2 = (sel_tmp11_demorgan_i_1_fu_1188_p2 ^ 1'd1);

assign sel_tmp11_i_fu_1470_p2 = (sel_tmp11_demorgan_i_fu_1464_p2 ^ 1'd1);

assign sel_tmp12_i1_fu_1200_p2 = (tmp_11_demorgan_i_fu_1070_p2 & sel_tmp11_i1_fu_1194_p2);

assign sel_tmp12_i_fu_1476_p2 = (tmp_4_demorgan_i_fu_1346_p2 & sel_tmp11_i_fu_1470_p2);

assign sel_tmp1_i1_fu_1142_p2 = (tmp_9_demorgan_i_fu_1052_p2 & sel_tmp_i1_fu_1136_p2);

assign sel_tmp1_i2_fu_636_p3 = ((sel_tmp_i2_fu_630_p2[0:0] === 1'b1) ? p_Val2_37_fu_600_p3 : 32'd0);

assign sel_tmp1_i8_fu_1418_p2 = (tmp_2_demorgan_i_fu_1328_p2 & sel_tmp_i_fu_1412_p2);

assign sel_tmp1_i_fu_1578_p2 = (tmp_fu_344_p2 ^ 1'd1);

assign sel_tmp2_i1_fu_1148_p2 = (tmp_11_demorgan_i_fu_1070_p2 & sel_tmp1_i1_fu_1142_p2);

assign sel_tmp2_i2_fu_644_p2 = (or_cond_i_fu_480_p2 ^ 1'd1);

assign sel_tmp2_i9_fu_1424_p2 = (tmp_4_demorgan_i_fu_1346_p2 & sel_tmp1_i8_fu_1418_p2);

assign sel_tmp2_i_fu_1584_p2 = (sel_tmp1_i_fu_1578_p2 & grp_fu_326_p2);

assign sel_tmp3_i_fu_650_p2 = (tmp_fu_344_p2 & sel_tmp2_i2_fu_644_p2);

assign sel_tmp4_i_fu_656_p3 = ((sel_tmp3_i_fu_650_p2[0:0] === 1'b1) ? p_Val2_41_fu_622_p3 : sel_tmp1_i2_fu_636_p3);

assign sel_tmp5_i_fu_664_p2 = (tmp_fu_344_p2 ^ 1'd1);

assign sel_tmp6_demorgan_i_fu_1590_p2 = (tmp_fu_344_p2 | grp_fu_326_p2);

assign sel_tmp6_i1_demorgan_fu_1438_p2 = (tmp_i1_i_fu_1334_p2 & tmp_1_i1_i_fu_1340_p2);

assign sel_tmp6_i1_fu_1444_p2 = (sel_tmp6_i1_demorgan_fu_1438_p2 ^ 1'd1);

assign sel_tmp6_i2_demorgan_fu_1162_p2 = (tmp_i2_i_fu_1058_p2 & tmp_1_i2_i_fu_1064_p2);

assign sel_tmp6_i2_fu_1168_p2 = (sel_tmp6_i2_demorgan_fu_1162_p2 ^ 1'd1);

assign sel_tmp6_i3_fu_670_p2 = (sel_tmp5_i_fu_664_p2 & grp_fu_326_p2);

assign sel_tmp6_i_fu_1596_p2 = (sel_tmp6_demorgan_i_fu_1590_p2 ^ 1'd1);

assign sel_tmp7_i1_fu_1174_p2 = (sel_tmp6_i2_fu_1168_p2 & sel_tmp1_i1_fu_1142_p2);

assign sel_tmp7_i_fu_1450_p2 = (sel_tmp6_i1_fu_1444_p2 & sel_tmp1_i8_fu_1418_p2);

assign sel_tmp8_i_fu_1608_p2 = (tmp2_fu_1602_p2 & grp_fu_332_p2);

assign sel_tmp9_i_fu_1644_p1 = newSel2_fu_1636_p3;

assign sel_tmp_i1_fu_1136_p2 = (or_cond4_i_fu_1034_p2 ^ 1'd1);

assign sel_tmp_i2_fu_630_p2 = (tmp_fu_344_p2 & or_cond_i_fu_480_p2);

assign sel_tmp_i_fu_1412_p2 = (or_cond2_i_fu_1310_p2 ^ 1'd1);

assign sh_assign_1_fu_546_p3 = ((isNeg_fu_528_p3[0:0] === 1'b1) ? tmp_15_i_i_i_i_cast_fu_542_p1 : sh_assign_fu_522_p2);

assign sh_assign_1_i_cast_c_fu_558_p1 = sh_assign_1_fu_546_p3;

assign sh_assign_1_i_cast_fu_554_p1 = sh_assign_1_fu_546_p3;

assign sh_assign_fu_522_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_i_cast_fu_518_p1));

assign storemerge_i_fu_307_p0 = ((or_cond_i_reg_1798[0:0] === 1'b1) ? abs_i_fu_1672_p3 : val_i_read_reg_1738);

assign t_V_5_fu_1222_p1 = val_rs1;

assign t_V_6_fu_1248_p1 = val_rs2;

assign t_V_8_fu_946_p1 = val_rs1;

assign t_V_9_fu_972_p1 = val_rs2;

assign tmp2_fu_1602_p2 = (tmp_28tmp_i_fu_1556_p2 & sel_tmp6_i_fu_1596_p2);

assign tmp3_fu_1298_p2 = (tmp_9_i_fu_1286_p2 & tmp_8_i_fu_1280_p2);

assign tmp4_fu_1304_p2 = (tmp_i5_fu_1292_p2 & tmp_i4_fu_1274_p2);

assign tmp5_fu_1022_p2 = (tmp_i_fu_1004_p2 & tmp_6_i_fu_1010_p2);

assign tmp6_fu_1028_p2 = (tmp_i1_41_fu_998_p2 & tmp_7_i_fu_1016_p2);

assign tmp_10_fu_1514_p1 = p_Val2_s_fu_1498_p1[30:0];

assign tmp_11_demorgan_i_fu_1070_p2 = (tmp_i2_i_fu_1058_p2 & tmp_1_i2_i_fu_1064_p2);

assign tmp_11_fu_416_p2 = ((val_funct7 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_12_fu_422_p2 = ((val_funct7 == 32'd112) ? 1'b1 : 1'b0);

assign tmp_13_fu_900_p2 = (notrhs1_fu_894_p2 | notlhs1_fu_888_p2);

assign tmp_14_fu_918_p2 = (notrhs2_fu_912_p2 | notlhs2_fu_906_p2);

assign tmp_14_i_i_i_i_cast1_fu_514_p1 = tmp_14_i_i_i_i_fu_504_p4;

assign tmp_14_i_i_i_i_fu_504_p4 = {{{{1'd1}, {loc_V_9_fu_500_p1}}}, {1'd0}};

assign tmp_15_fu_924_p2 = (tmp_14_fu_918_p2 & tmp_13_fu_900_p2);

assign tmp_15_i_i_i_i_cast_fu_542_p1 = $signed(tmp_15_i_i_i_i_fu_536_p2);

assign tmp_15_i_i_i_i_fu_536_p2 = (8'd127 - loc_V_8_fu_490_p4);

assign tmp_16_i_i_i_i_fu_562_p1 = $unsigned(sh_assign_1_i_cast_fu_554_p1);

assign tmp_17_fu_930_p2 = (tmp_15_fu_924_p2 & grp_fu_310_p2);

assign tmp_17_i_i_i_i_fu_566_p2 = tmp_14_i_i_i_i_fu_504_p4 >> sh_assign_1_i_cast_c_fu_558_p1;

assign tmp_18_i_i_i_i_fu_572_p2 = tmp_14_i_i_i_i_cast1_fu_514_p1 << tmp_16_i_i_i_i_fu_562_p1;

assign tmp_19_fu_768_p4 = {{val_rs1_to_int2_fu_764_p1[30:23]}};

assign tmp_1_fu_874_p4 = {{val_rs2_to_int_fu_870_p1[30:23]}};

assign tmp_1_i1_i_fu_1340_p2 = ((loc_V_3_fu_1270_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i2_i_fu_1064_p2 = ((loc_V_7_fu_994_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i1_fu_1046_p2 = ((loc_V_5_fu_968_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i7_fu_1322_p2 = ((loc_V_1_fu_1244_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i_fu_1725_p2 = ((loc_V_11_fu_1715_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_786_p4 = {{val_rs2_to_int2_fu_782_p1[30:23]}};

assign tmp_21_fu_812_p2 = (notrhs5_fu_806_p2 | notlhs5_fu_800_p2);

assign tmp_22_fu_830_p2 = (notrhs6_fu_824_p2 | notlhs6_fu_818_p2);

assign tmp_23_fu_836_p2 = (tmp_22_fu_830_p2 & tmp_21_fu_812_p2);

assign tmp_25_fu_842_p2 = (tmp_23_fu_836_p2 & grp_fu_310_p2);

assign tmp_26_fu_680_p4 = {{val_rs1_to_int3_fu_676_p1[30:23]}};

assign tmp_27_fu_698_p4 = {{val_rs2_to_int3_fu_694_p1[30:23]}};

assign tmp_28_fu_724_p2 = (notrhs7_fu_718_p2 | notlhs7_fu_712_p2);

assign tmp_28tmp_i_fu_1556_p2 = (p_Result_62_fu_1548_p3 ^ p_Result_59_fu_1506_p3);

assign tmp_29_fu_742_p2 = (notrhs8_fu_736_p2 | notlhs8_fu_730_p2);

assign tmp_2_demorgan_i_fu_1328_p2 = (tmp_i_i6_fu_1316_p2 & tmp_1_i_i7_fu_1322_p2);

assign tmp_2_fu_356_p2 = ((val_funct7 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_30_fu_748_p2 = (tmp_29_fu_742_p2 & tmp_28_fu_724_p2);

assign tmp_32_fu_754_p2 = (tmp_30_fu_748_p2 & grp_fu_310_p2);

assign tmp_33_fu_442_p4 = {{val_rs2_to_int4_fu_438_p1[30:23]}};

assign tmp_34_fu_468_p2 = (notrhs_fu_462_p2 | notlhs_fu_456_p2);

assign tmp_36_fu_474_p2 = (tmp_34_fu_468_p2 & grp_fu_310_p2);

assign tmp_38_fu_586_p1 = tmp_62_fu_578_p3;

assign tmp_39_fu_590_p4 = {{tmp_18_i_i_i_i_fu_572_p2[55:24]}};

assign tmp_3_fu_362_p2 = ((val_funct7 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_4_demorgan_i_fu_1346_p2 = (tmp_i1_i_fu_1334_p2 & tmp_1_i1_i_fu_1340_p2);

assign tmp_4_fu_368_p2 = ((val_funct7 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_51_i_fu_936_p2 = (tmp_17_fu_930_p2 & grp_fu_316_p2);

assign tmp_53_fu_866_p1 = val_rs1_to_int_fu_852_p1[22:0];

assign tmp_54_fu_884_p1 = val_rs2_to_int_fu_870_p1[22:0];

assign tmp_55_fu_778_p1 = val_rs1_to_int2_fu_764_p1[22:0];

assign tmp_56_fu_796_p1 = val_rs2_to_int2_fu_782_p1[22:0];

assign tmp_57_fu_690_p1 = val_rs1_to_int3_fu_676_p1[22:0];

assign tmp_58_fu_708_p1 = val_rs2_to_int3_fu_694_p1[22:0];

assign tmp_59_fu_452_p1 = val_rs2_to_int4_fu_438_p1[22:0];

assign tmp_5_fu_374_p2 = ((val_funct7 == 32'd20) ? 1'b1 : 1'b0);

assign tmp_62_fu_578_p3 = tmp_17_i_i_i_i_fu_566_p2[32'd24];

assign tmp_6_i_fu_1010_p2 = ((loc_V_6_fu_984_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_i_fu_1016_p2 = ((loc_V_7_fu_994_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_392_p2 = ((val_funct7 == 32'd80) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_1280_p2 = ((loc_V_1_fu_1244_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_9_demorgan_i_fu_1052_p2 = (tmp_i_i1_fu_1040_p2 & tmp_1_i_i1_fu_1046_p2);

assign tmp_9_fu_856_p4 = {{val_rs1_to_int_fu_852_p1[30:23]}};

assign tmp_9_i_fu_1286_p2 = ((loc_V_2_fu_1260_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_344_p2 = ((val_funct3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i1_41_fu_998_p2 = ((loc_V_4_fu_958_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_i1_i_fu_1334_p2 = ((loc_V_2_fu_1260_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i2_i_fu_1058_p2 = ((loc_V_6_fu_984_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i4_fu_1274_p2 = ((loc_V_fu_1234_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_i5_fu_1292_p2 = ((loc_V_3_fu_1270_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_1004_p2 = ((loc_V_5_fu_968_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_i1_fu_1040_p2 = ((loc_V_4_fu_958_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i6_fu_1316_p2 = ((loc_V_fu_1234_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1719_p2 = ((loc_V_10_fu_1705_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_i_cast_fu_518_p1 = loc_V_8_fu_490_p4;

assign tmp_s_fu_350_p2 = ((val_funct7 == 32'd0) ? 1'b1 : 1'b0);

assign val_out_f_fu_1648_p2 = (sel_tmp6_demorgan_i_fu_1590_p2 | grp_fu_332_p2);

assign val_out_rd_f_3_fu_1654_p3 = ((val_out_f_fu_1648_p2[0:0] === 1'b1) ? sel_tmp9_i_fu_1644_p1 : 32'd0);

assign val_out_rd_f_6_fu_1693_p3 = ((sel_tmp6_i3_reg_1808[0:0] === 1'b1) ? storemerge_i_fu_307_p1 : 32'd0);

assign val_out_rd_i_1_fu_942_p1 = tmp_51_i_fu_936_p2;

assign val_out_rd_i_2_fu_760_p1 = tmp_32_fu_754_p2;

assign val_out_rd_i_3_fu_1686_p3 = ((sel_tmp6_i3_reg_1808[0:0] === 1'b1) ? 32'd0 : sel_tmp4_i_reg_1803);

assign val_out_rd_i_9_trunc_fu_434_p1 = val_out_rd_i_4_FCLASS_fu_287_ap_return;

assign val_out_rd_i_fu_848_p1 = tmp_25_fu_842_p2;

assign val_rs1_to_int2_fu_764_p1 = val_rs1;

assign val_rs1_to_int3_fu_676_p1 = val_rs1;

assign val_rs1_to_int_fu_852_p1 = val_rs1;

assign val_rs2_to_int2_fu_782_p1 = val_rs2;

assign val_rs2_to_int3_fu_694_p1 = val_rs2;

assign val_rs2_to_int4_fu_438_p1 = val_rs2;

assign val_rs2_to_int_fu_870_p1 = val_rs2;

assign ymaggreater2_i_fu_1396_p3 = ((p_Result_17_fu_1252_p3[0:0] === 1'b1) ? p_i_fu_1388_p3 : ymaggreater_fu_1376_p2);

assign ymaggreater4_i_fu_1120_p3 = ((p_Result_40_fu_976_p3[0:0] === 1'b1) ? p_i1_fu_1112_p3 : ymaggreater_2_fu_1100_p2);

assign ymaggreater_1_fu_1382_p2 = (ymaggreater_fu_1376_p2 ^ 1'd1);

assign ymaggreater_2_fu_1100_p2 = (($signed(t_V_8_fu_946_p1) < $signed(t_V_9_fu_972_p1)) ? 1'b1 : 1'b0);

assign ymaggreater_3_fu_1106_p2 = (ymaggreater_2_fu_1100_p2 ^ 1'd1);

assign ymaggreater_fu_1376_p2 = (($signed(t_V_5_fu_1222_p1) < $signed(t_V_6_fu_1248_p1)) ? 1'b1 : 1'b0);

endmodule //FPU
