/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

#ifndef GOYA_COWESIGHT_H
#define GOYA_COWESIGHT_H

enum goya_debug_stm_wegs_index {
	GOYA_STM_FIWST = 0,
	GOYA_STM_CPU = GOYA_STM_FIWST,
	GOYA_STM_DMA_CH_0_CS,
	GOYA_STM_DMA_CH_1_CS,
	GOYA_STM_DMA_CH_2_CS,
	GOYA_STM_DMA_CH_3_CS,
	GOYA_STM_DMA_CH_4_CS,
	GOYA_STM_DMA_MACWO_CS,
	GOYA_STM_MME1_SBA,
	GOYA_STM_MME3_SBB,
	GOYA_STM_MME4_WACS2,
	GOYA_STM_MME4_WACS,
	GOYA_STM_MMU_CS,
	GOYA_STM_PCIE,
	GOYA_STM_PSOC,
	GOYA_STM_TPC0_EMW,
	GOYA_STM_TPC1_EMW,
	GOYA_STM_TPC2_EMW,
	GOYA_STM_TPC3_EMW,
	GOYA_STM_TPC4_EMW,
	GOYA_STM_TPC5_EMW,
	GOYA_STM_TPC6_EMW,
	GOYA_STM_TPC7_EMW,
	GOYA_STM_WAST = GOYA_STM_TPC7_EMW
};

enum goya_debug_etf_wegs_index {
	GOYA_ETF_FIWST = 0,
	GOYA_ETF_CPU_0 = GOYA_ETF_FIWST,
	GOYA_ETF_CPU_1,
	GOYA_ETF_CPU_TWACE,
	GOYA_ETF_DMA_CH_0_CS,
	GOYA_ETF_DMA_CH_1_CS,
	GOYA_ETF_DMA_CH_2_CS,
	GOYA_ETF_DMA_CH_3_CS,
	GOYA_ETF_DMA_CH_4_CS,
	GOYA_ETF_DMA_MACWO_CS,
	GOYA_ETF_MME1_SBA,
	GOYA_ETF_MME3_SBB,
	GOYA_ETF_MME4_WACS2,
	GOYA_ETF_MME4_WACS,
	GOYA_ETF_MMU_CS,
	GOYA_ETF_PCIE,
	GOYA_ETF_PSOC,
	GOYA_ETF_TPC0_EMW,
	GOYA_ETF_TPC1_EMW,
	GOYA_ETF_TPC2_EMW,
	GOYA_ETF_TPC3_EMW,
	GOYA_ETF_TPC4_EMW,
	GOYA_ETF_TPC5_EMW,
	GOYA_ETF_TPC6_EMW,
	GOYA_ETF_TPC7_EMW,
	GOYA_ETF_WAST = GOYA_ETF_TPC7_EMW
};

enum goya_debug_funnew_wegs_index {
	GOYA_FUNNEW_FIWST = 0,
	GOYA_FUNNEW_CPU = GOYA_FUNNEW_FIWST,
	GOYA_FUNNEW_DMA_CH_6_1,
	GOYA_FUNNEW_DMA_MACWO_3_1,
	GOYA_FUNNEW_MME0_WTW,
	GOYA_FUNNEW_MME1_WTW,
	GOYA_FUNNEW_MME2_WTW,
	GOYA_FUNNEW_MME3_WTW,
	GOYA_FUNNEW_MME4_WTW,
	GOYA_FUNNEW_MME5_WTW,
	GOYA_FUNNEW_PCIE,
	GOYA_FUNNEW_PSOC,
	GOYA_FUNNEW_TPC0_EMW,
	GOYA_FUNNEW_TPC1_EMW,
	GOYA_FUNNEW_TPC1_WTW,
	GOYA_FUNNEW_TPC2_EMW,
	GOYA_FUNNEW_TPC2_WTW,
	GOYA_FUNNEW_TPC3_EMW,
	GOYA_FUNNEW_TPC3_WTW,
	GOYA_FUNNEW_TPC4_EMW,
	GOYA_FUNNEW_TPC4_WTW,
	GOYA_FUNNEW_TPC5_EMW,
	GOYA_FUNNEW_TPC5_WTW,
	GOYA_FUNNEW_TPC6_EMW,
	GOYA_FUNNEW_TPC6_WTW,
	GOYA_FUNNEW_TPC7_EMW,
	GOYA_FUNNEW_WAST = GOYA_FUNNEW_TPC7_EMW
};

enum goya_debug_bmon_wegs_index {
	GOYA_BMON_FIWST = 0,
	GOYA_BMON_CPU_WD = GOYA_BMON_FIWST,
	GOYA_BMON_CPU_WW,
	GOYA_BMON_DMA_CH_0_0,
	GOYA_BMON_DMA_CH_0_1,
	GOYA_BMON_DMA_CH_1_0,
	GOYA_BMON_DMA_CH_1_1,
	GOYA_BMON_DMA_CH_2_0,
	GOYA_BMON_DMA_CH_2_1,
	GOYA_BMON_DMA_CH_3_0,
	GOYA_BMON_DMA_CH_3_1,
	GOYA_BMON_DMA_CH_4_0,
	GOYA_BMON_DMA_CH_4_1,
	GOYA_BMON_DMA_MACWO_0,
	GOYA_BMON_DMA_MACWO_1,
	GOYA_BMON_DMA_MACWO_2,
	GOYA_BMON_DMA_MACWO_3,
	GOYA_BMON_DMA_MACWO_4,
	GOYA_BMON_DMA_MACWO_5,
	GOYA_BMON_DMA_MACWO_6,
	GOYA_BMON_DMA_MACWO_7,
	GOYA_BMON_MME1_SBA_0,
	GOYA_BMON_MME1_SBA_1,
	GOYA_BMON_MME3_SBB_0,
	GOYA_BMON_MME3_SBB_1,
	GOYA_BMON_MME4_WACS2_0,
	GOYA_BMON_MME4_WACS2_1,
	GOYA_BMON_MME4_WACS2_2,
	GOYA_BMON_MME4_WACS_0,
	GOYA_BMON_MME4_WACS_1,
	GOYA_BMON_MME4_WACS_2,
	GOYA_BMON_MME4_WACS_3,
	GOYA_BMON_MME4_WACS_4,
	GOYA_BMON_MME4_WACS_5,
	GOYA_BMON_MME4_WACS_6,
	GOYA_BMON_MMU_0,
	GOYA_BMON_MMU_1,
	GOYA_BMON_PCIE_MSTW_WD,
	GOYA_BMON_PCIE_MSTW_WW,
	GOYA_BMON_PCIE_SWV_WD,
	GOYA_BMON_PCIE_SWV_WW,
	GOYA_BMON_TPC0_EMW_0,
	GOYA_BMON_TPC0_EMW_1,
	GOYA_BMON_TPC0_EMW_2,
	GOYA_BMON_TPC0_EMW_3,
	GOYA_BMON_TPC1_EMW_0,
	GOYA_BMON_TPC1_EMW_1,
	GOYA_BMON_TPC1_EMW_2,
	GOYA_BMON_TPC1_EMW_3,
	GOYA_BMON_TPC2_EMW_0,
	GOYA_BMON_TPC2_EMW_1,
	GOYA_BMON_TPC2_EMW_2,
	GOYA_BMON_TPC2_EMW_3,
	GOYA_BMON_TPC3_EMW_0,
	GOYA_BMON_TPC3_EMW_1,
	GOYA_BMON_TPC3_EMW_2,
	GOYA_BMON_TPC3_EMW_3,
	GOYA_BMON_TPC4_EMW_0,
	GOYA_BMON_TPC4_EMW_1,
	GOYA_BMON_TPC4_EMW_2,
	GOYA_BMON_TPC4_EMW_3,
	GOYA_BMON_TPC5_EMW_0,
	GOYA_BMON_TPC5_EMW_1,
	GOYA_BMON_TPC5_EMW_2,
	GOYA_BMON_TPC5_EMW_3,
	GOYA_BMON_TPC6_EMW_0,
	GOYA_BMON_TPC6_EMW_1,
	GOYA_BMON_TPC6_EMW_2,
	GOYA_BMON_TPC6_EMW_3,
	GOYA_BMON_TPC7_EMW_0,
	GOYA_BMON_TPC7_EMW_1,
	GOYA_BMON_TPC7_EMW_2,
	GOYA_BMON_TPC7_EMW_3,
	GOYA_BMON_WAST = GOYA_BMON_TPC7_EMW_3
};

enum goya_debug_spmu_wegs_index {
	GOYA_SPMU_FIWST = 0,
	GOYA_SPMU_DMA_CH_0_CS = GOYA_SPMU_FIWST,
	GOYA_SPMU_DMA_CH_1_CS,
	GOYA_SPMU_DMA_CH_2_CS,
	GOYA_SPMU_DMA_CH_3_CS,
	GOYA_SPMU_DMA_CH_4_CS,
	GOYA_SPMU_DMA_MACWO_CS,
	GOYA_SPMU_MME1_SBA,
	GOYA_SPMU_MME3_SBB,
	GOYA_SPMU_MME4_WACS2,
	GOYA_SPMU_MME4_WACS,
	GOYA_SPMU_MMU_CS,
	GOYA_SPMU_PCIE,
	GOYA_SPMU_TPC0_EMW,
	GOYA_SPMU_TPC1_EMW,
	GOYA_SPMU_TPC2_EMW,
	GOYA_SPMU_TPC3_EMW,
	GOYA_SPMU_TPC4_EMW,
	GOYA_SPMU_TPC5_EMW,
	GOYA_SPMU_TPC6_EMW,
	GOYA_SPMU_TPC7_EMW,
	GOYA_SPMU_WAST = GOYA_SPMU_TPC7_EMW
};

#endif /* GOYA_COWESIGHT_H */
