static int cb_pcimdas_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int status;\r\nstatus = inb(devpriv->BADR3 + PCIMDAS_STATUS_REG);\r\nif ((status & PCIMDAS_STATUS_EOC) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int cb_pcimdas_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nint n;\r\nunsigned int d;\r\nint ret;\r\nd = inb(devpriv->BADR3 + PCIMDAS_PACER_REG);\r\nif ((d & PCIMDAS_PACER_SRC_MASK) != PCIMDAS_PACER_SRC_POLLED) {\r\nd &= ~PCIMDAS_PACER_SRC_MASK;\r\nd |= PCIMDAS_PACER_SRC_POLLED;\r\noutb(d, devpriv->BADR3 + PCIMDAS_PACER_REG);\r\n}\r\noutb(PCIMDAS_BURST_CONV_EN, devpriv->BADR3 + PCIMDAS_BURST_REG);\r\noutb(range, devpriv->BADR3 + PCIMDAS_GAIN_REG);\r\noutb(PCIMDAS_MUX(chan, chan), devpriv->BADR3 + PCIMDAS_MUX_REG);\r\nfor (n = 0; n < insn->n; n++) {\r\noutw(0, devpriv->daqio + PCIMDAS_AI_SOFTTRIG_REG);\r\nret = comedi_timeout(dev, s, insn, cb_pcimdas_ai_eoc, 0);\r\nif (ret)\r\nreturn ret;\r\ndata[n] = inw(devpriv->daqio + PCIMDAS_AI_REG);\r\n}\r\nreturn n;\r\n}\r\nstatic int cb_pcimdas_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val = s->readback[chan];\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, devpriv->daqio + PCIMDAS_AO_REG(chan));\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int cb_pcimdas_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int val;\r\nval = inb(devpriv->BADR3 + PCIMDAS_DI_DO_REG);\r\ndata[1] = val & 0x0f;\r\nreturn insn->n;\r\n}\r\nstatic int cb_pcimdas_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nif (comedi_dio_update_state(s, data))\r\noutb(s->state, devpriv->BADR3 + PCIMDAS_DI_DO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int cb_pcimdas_counter_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int ctrl;\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_SET_CLOCK_SRC:\r\nswitch (data[1]) {\r\ncase 0:\r\nctrl = PCIMDAS_USER_CNTR_CTR1_CLK_SEL;\r\nbreak;\r\ncase 1:\r\nctrl = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\noutb(ctrl, devpriv->BADR3 + PCIMDAS_USER_CNTR_REG);\r\nbreak;\r\ncase INSN_CONFIG_GET_CLOCK_SRC:\r\nctrl = inb(devpriv->BADR3 + PCIMDAS_USER_CNTR_REG);\r\nif (ctrl & PCIMDAS_USER_CNTR_CTR1_CLK_SEL) {\r\ndata[1] = 0;\r\ndata[2] = I8254_OSC_BASE_100KHZ;\r\n} else {\r\ndata[1] = 1;\r\ndata[2] = 0;\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic unsigned int cb_pcimdas_pacer_clk(struct comedi_device *dev)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int status;\r\nstatus = inb(devpriv->BADR3 + PCIMDAS_STATUS_REG);\r\nif (status & PCIMDAS_STATUS_CLK)\r\nreturn I8254_OSC_BASE_10MHZ;\r\nreturn I8254_OSC_BASE_1MHZ;\r\n}\r\nstatic bool cb_pcimdas_is_ai_se(struct comedi_device *dev)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int status;\r\nstatus = inb(devpriv->BADR3 + PCIMDAS_STATUS_REG);\r\nreturn status & PCIMDAS_STATUS_MUX;\r\n}\r\nstatic bool cb_pcimdas_is_ai_uni(struct comedi_device *dev)\r\n{\r\nstruct cb_pcimdas_private *devpriv = dev->private;\r\nunsigned int status;\r\nstatus = inb(devpriv->BADR3 + PCIMDAS_STATUS_REG);\r\nreturn status & PCIMDAS_STATUS_UB;\r\n}\r\nstatic int cb_pcimdas_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct cb_pcimdas_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndevpriv->daqio = pci_resource_start(pcidev, 2);\r\ndevpriv->BADR3 = pci_resource_start(pcidev, 3);\r\ndev->iobase = pci_resource_start(pcidev, 4);\r\ndev->pacer = comedi_8254_init(devpriv->BADR3 + PCIMDAS_8254_BASE,\r\ncb_pcimdas_pacer_clk(dev),\r\nI8254_IO8, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 6);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE;\r\nif (cb_pcimdas_is_ai_se(dev)) {\r\ns->subdev_flags |= SDF_GROUND;\r\ns->n_chan = 16;\r\n} else {\r\ns->subdev_flags |= SDF_DIFF;\r\ns->n_chan = 8;\r\n}\r\ns->maxdata = 0xffff;\r\ns->range_table = cb_pcimdas_is_ai_uni(dev) ? &cb_pcimdas_ai_uni_range\r\n: &cb_pcimdas_ai_bip_range;\r\ns->insn_read = cb_pcimdas_ai_insn_read;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 2;\r\ns->maxdata = 0xfff;\r\ns->range_table = &cb_pcimdas_ao_range;\r\ns->insn_write = cb_pcimdas_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[2];\r\nret = subdev_8255_init(dev, s, NULL, PCIMDAS_8255_BASE);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[3];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = cb_pcimdas_di_insn_bits;\r\ns = &dev->subdevices[4];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = cb_pcimdas_do_insn_bits;\r\ns = &dev->subdevices[5];\r\ncomedi_8254_subdevice_init(s, dev->pacer);\r\ndev->pacer->insn_config = cb_pcimdas_counter_insn_config;\r\ncomedi_8254_set_busy(dev->pacer, 1, true);\r\ncomedi_8254_set_busy(dev->pacer, 2, true);\r\nreturn 0;\r\n}\r\nstatic int cb_pcimdas_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &cb_pcimdas_driver,\r\nid->driver_data);\r\n}
