vendor_name = ModelSim
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/DE2_TOP.v
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/DE2_70_TOP.v
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/DESLOCADOR_2BITS_TB.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/DESLOCADOR_2BITS.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/ulamips.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/regbuf.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/reg.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mux_4.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mux_3.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mux_2.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mips_pkg.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mips_mem.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mips_control.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/extsgn.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/breg.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/alu_ctr.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/MIPS_Multiciclo.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/MIPS_Multiciclo.vwf
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/MIPS_Multiciclo_tb.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/simulation/modelsim/MIPS_Multiciclo_vhd_tst.vhd
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/db/MIPS_Multiciclo.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/db/altsyncram_dmc1.tdf
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/mem3.mif
source_file = 1, C:/Users/rodtairaunb.RODTAIRA/Desktop/MIPS_Multiciclo/db/altsyncram_bnd1.tdf
design_name = MIPS_Multiciclo
instance = comp, \REG_A|sr_out[0] , REG_A|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[1] , REG_A|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[2] , REG_A|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[3] , REG_A|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[4] , REG_A|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[5] , REG_A|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[6] , REG_A|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[7] , REG_A|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[9] , REG_A|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[10] , REG_A|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[11] , REG_A|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[12] , REG_A|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[13] , REG_A|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[15] , REG_A|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[16] , REG_A|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[18] , REG_A|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[19] , REG_A|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[20] , REG_A|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[21] , REG_A|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[22] , REG_A|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[23] , REG_A|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[24] , REG_A|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[26] , REG_A|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[28] , REG_A|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[29] , REG_A|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[30] , REG_A|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[31] , REG_A|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[0]~0 , ULA|tmp[0]~0, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[1]~2 , ULA|tmp[1]~2, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[2]~4 , ULA|tmp[2]~4, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[3]~6 , ULA|tmp[3]~6, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[7]~14 , ULA|tmp[7]~14, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[24]~48 , ULA|tmp[24]~48, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[25]~50 , ULA|tmp[25]~50, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[26]~52 , ULA|tmp[26]~52, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[27]~54 , ULA|tmp[27]~54, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[28]~56 , ULA|tmp[28]~56, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[29]~58 , ULA|tmp[29]~58, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[30]~60 , ULA|tmp[30]~60, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~0 , ULA|Add1~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~4 , ULA|Add1~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~8 , ULA|Add1~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~10 , ULA|Add1~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~12 , ULA|Add1~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~14 , ULA|Add1~14, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~18 , ULA|Add1~18, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~22 , ULA|Add1~22, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~26 , ULA|Add1~26, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~30 , ULA|Add1~30, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~60 , ULA|Add1~60, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a0, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[0]~0 , REG_A|sr_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a1, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[1]~1 , REG_A|sr_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a2, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[2]~2 , REG_A|sr_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a3, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[3]~3 , REG_A|sr_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a4, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[4]~4 , REG_A|sr_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a5, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[5]~5 , REG_A|sr_out[5]~5, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a6, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[6]~6 , REG_A|sr_out[6]~6, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a7, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[7]~7 , REG_A|sr_out[7]~7, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a9, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[9]~9 , REG_A|sr_out[9]~9, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a10, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[10]~10 , REG_A|sr_out[10]~10, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a11, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[11]~11 , REG_A|sr_out[11]~11, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a12, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[12]~12 , REG_A|sr_out[12]~12, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a13, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[13]~13 , REG_A|sr_out[13]~13, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a15, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[15]~15 , REG_A|sr_out[15]~15, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a16, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[16]~16 , REG_A|sr_out[16]~16, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a18, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[18]~18 , REG_A|sr_out[18]~18, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a19, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[19]~19 , REG_A|sr_out[19]~19, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a20, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[20]~20 , REG_A|sr_out[20]~20, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a21, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[21]~21 , REG_A|sr_out[21]~21, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a22, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[22]~22 , REG_A|sr_out[22]~22, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a23, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[23]~23 , REG_A|sr_out[23]~23, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a24, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[24]~24 , REG_A|sr_out[24]~24, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a26, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[26]~26 , REG_A|sr_out[26]~26, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a28, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[28]~28 , REG_A|sr_out[28]~28, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a29, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[29]~29 , REG_A|sr_out[29]~29, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a30, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[30]~30 , REG_A|sr_out[30]~30, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a31, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[31]~31 , REG_A|sr_out[31]~31, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[3]~5 , MUX_B_extsgn_ALU|m_out[3]~5, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[4]~7 , MUX_B_extsgn_ALU|m_out[4]~7, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[5]~9 , MUX_B_extsgn_ALU|m_out[5]~9, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[6]~11 , MUX_B_extsgn_ALU|m_out[6]~11, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[7]~13 , MUX_B_extsgn_ALU|m_out[7]~13, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~5 , COntroladora_ULA|alu_ctr~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~0 , ULA|Mux0~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~1 , ULA|Mux0~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~2 , ULA|Mux0~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~3 , ULA|Mux0~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~20 , ULA|ShiftLeft0~20, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~23 , ULA|ShiftLeft0~23, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~24 , ULA|ShiftLeft0~24, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~25 , ULA|ShiftLeft0~25, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~26 , ULA|ShiftLeft0~26, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~28 , ULA|ShiftLeft0~28, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~29 , ULA|ShiftLeft0~29, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~30 , ULA|ShiftLeft0~30, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~5 , ULA|Mux0~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~6 , ULA|Mux0~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~7 , ULA|Mux0~7, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~36 , ULA|ShiftLeft0~36, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~39 , ULA|ShiftLeft0~39, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~28 , COntroladora_ULA|alu_ctr~28, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~29 , COntroladora_ULA|alu_ctr[1]~29, MIPS_Multiciclo, 1
instance = comp, \EnablePC~0 , EnablePC~0, MIPS_Multiciclo, 1
instance = comp, \EnablePC~1 , EnablePC~1, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~45 , ULA|ShiftLeft0~45, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~46 , ULA|ShiftLeft0~46, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~47 , ULA|ShiftLeft0~47, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~48 , ULA|ShiftLeft0~48, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~49 , ULA|ShiftLeft0~49, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~50 , ULA|ShiftLeft0~50, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~11 , ULA|ShiftRight0~11, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~13 , ULA|ShiftRight0~13, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~52 , ULA|ShiftLeft0~52, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~14 , ULA|ShiftRight0~14, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~15 , ULA|ShiftRight0~15, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~55 , ULA|ShiftLeft0~55, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~18 , ULA|ShiftRight0~18, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~19 , ULA|ShiftRight0~19, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~0 , ULA|Mux25~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~20 , ULA|ShiftRight0~20, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~56 , ULA|ShiftLeft0~56, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~23 , ULA|ShiftRight0~23, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~24 , ULA|ShiftRight0~24, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~25 , ULA|ShiftRight0~25, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~26 , ULA|ShiftRight0~26, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~27 , ULA|ShiftRight0~27, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~1 , ULA|Mux25~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~2 , ULA|Mux25~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~3 , ULA|Mux25~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~57 , ULA|ShiftLeft0~57, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~58 , ULA|ShiftLeft0~58, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~28 , ULA|ShiftRight0~28, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~35 , ULA|ShiftRight0~35, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~36 , ULA|ShiftRight0~36, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~37 , ULA|ShiftRight0~37, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~0 , ULA|Mux26~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~38 , ULA|ShiftRight0~38, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~60 , ULA|ShiftLeft0~60, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~39 , ULA|ShiftRight0~39, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~41 , ULA|ShiftRight0~41, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~44 , ULA|ShiftRight0~44, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~46 , ULA|ShiftRight0~46, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~1 , ULA|Mux26~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~2 , ULA|Mux26~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~3 , ULA|Mux26~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~61 , ULA|ShiftLeft0~61, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~62 , ULA|ShiftLeft0~62, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~63 , ULA|ShiftLeft0~63, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~64 , ULA|ShiftLeft0~64, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~65 , ULA|ShiftLeft0~65, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~47 , ULA|ShiftRight0~47, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~49 , ULA|ShiftRight0~49, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~67 , ULA|ShiftLeft0~67, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~50 , ULA|ShiftRight0~50, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~54 , ULA|ShiftRight0~54, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~55 , ULA|ShiftRight0~55, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~56 , ULA|ShiftRight0~56, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~0 , ULA|Mux27~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~57 , ULA|ShiftRight0~57, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~68 , ULA|ShiftLeft0~68, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~58 , ULA|ShiftRight0~58, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~59 , ULA|ShiftRight0~59, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~61 , ULA|ShiftRight0~61, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~65 , ULA|ShiftRight0~65, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~1 , ULA|Mux27~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~2 , ULA|Mux27~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~3 , ULA|Mux27~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~69 , ULA|ShiftLeft0~69, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~70 , ULA|ShiftLeft0~70, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~71 , ULA|ShiftLeft0~71, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~72 , ULA|ShiftLeft0~72, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~75 , ULA|ShiftLeft0~75, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~4 , ULA|Mux6~4, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~78 , ULA|ShiftLeft0~78, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~79 , ULA|ShiftLeft0~79, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~80 , ULA|ShiftLeft0~80, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~81 , ULA|ShiftLeft0~81, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~82 , ULA|ShiftLeft0~82, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~5 , ULA|Mux6~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~0 , ULA|Equal0~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~83 , ULA|ShiftLeft0~83, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~84 , ULA|ShiftLeft0~84, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~68 , ULA|ShiftRight0~68, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~69 , ULA|ShiftRight0~69, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~75 , ULA|ShiftRight0~75, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~76 , ULA|ShiftRight0~76, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~77 , ULA|ShiftRight0~77, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~7 , ULA|Mux24~7, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~78 , ULA|ShiftRight0~78, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~81 , ULA|ShiftRight0~81, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~85 , ULA|ShiftRight0~85, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~86 , ULA|ShiftRight0~86, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~8 , ULA|Mux24~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~9 , ULA|Mux24~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~10 , ULA|Mux24~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~11 , ULA|Mux24~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~12 , ULA|Mux24~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~13 , ULA|Mux24~13, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~2 , ULA|Mux31~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~16 , ULA|Mux0~16, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~90 , ULA|ShiftRight0~90, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~17 , ULA|Mux0~17, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~18 , ULA|Mux0~18, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~4 , ULA|Mux31~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~1 , ULA|Equal0~1, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~85 , ULA|ShiftLeft0~85, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~87 , ULA|ShiftLeft0~87, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~89 , ULA|ShiftLeft0~89, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~90 , ULA|ShiftLeft0~90, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~91 , ULA|ShiftLeft0~91, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~92 , ULA|ShiftLeft0~92, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~93 , ULA|ShiftLeft0~93, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~96 , ULA|ShiftLeft0~96, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~3 , ULA|Mux7~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~98 , ULA|ShiftLeft0~98, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~99 , ULA|ShiftLeft0~99, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~100 , ULA|ShiftLeft0~100, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~101 , ULA|ShiftLeft0~101, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~4 , ULA|Mux7~4, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~102 , ULA|ShiftLeft0~102, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~103 , ULA|ShiftLeft0~103, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~104 , ULA|ShiftLeft0~104, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~105 , ULA|ShiftLeft0~105, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~106 , ULA|ShiftLeft0~106, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~107 , ULA|ShiftLeft0~107, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~108 , ULA|ShiftLeft0~108, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~109 , ULA|ShiftLeft0~109, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~3 , ULA|Mux5~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~112 , ULA|ShiftLeft0~112, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~113 , ULA|ShiftLeft0~113, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~114 , ULA|ShiftLeft0~114, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~115 , ULA|ShiftLeft0~115, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~4 , ULA|Mux5~4, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~74 , ULA|a32~74, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~2 , ULA|Mux29~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~3 , ULA|Mux29~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~4 , ULA|Mux29~4, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~75 , ULA|a32~75, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~5 , ULA|Mux29~5, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~96 , ULA|ShiftRight0~96, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~97 , ULA|ShiftRight0~97, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~98 , ULA|ShiftRight0~98, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~6 , ULA|Mux29~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~8 , ULA|Mux29~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~9 , ULA|Mux29~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~3 , ULA|Mux1~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~116 , ULA|ShiftLeft0~116, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~117 , ULA|ShiftLeft0~117, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~118 , ULA|ShiftLeft0~118, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~119 , ULA|ShiftLeft0~119, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~120 , ULA|ShiftLeft0~120, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~0 , ULA|Mux30~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~1 , ULA|Mux30~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~2 , ULA|Mux30~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~3 , ULA|Mux30~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~4 , ULA|Mux30~4, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~100 , ULA|ShiftRight0~100, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~123 , ULA|ShiftLeft0~123, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~4 , ULA|Mux13~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~3 , ULA|Mux11~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~124 , ULA|ShiftLeft0~124, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~4 , ULA|Mux11~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~5 , ULA|Mux11~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~5 , ULA|Mux12~5, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~126 , ULA|ShiftLeft0~126, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~6 , ULA|Mux12~6, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~103 , ULA|ShiftRight0~103, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~3 , ULA|Equal0~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~3 , ULA|Mux9~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~4 , ULA|Mux9~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~5 , ULA|Mux9~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~5 , ULA|Mux10~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~6 , ULA|Mux10~6, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~106 , ULA|ShiftRight0~106, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~2 , ULA|Mux28~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~3 , ULA|Mux28~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~1 , ULA|Mux3~1, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~128 , ULA|ShiftLeft0~128, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~129 , ULA|ShiftLeft0~129, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~130 , ULA|ShiftLeft0~130, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~131 , ULA|ShiftLeft0~131, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~5 , ULA|Equal0~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~7 , ULA|Equal0~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~6 , ULA|Mux13~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~7 , ULA|Mux13~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~8 , ULA|Mux13~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~7 , ULA|Mux14~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~8 , ULA|Mux14~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~3 , ULA|Mux15~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~4 , ULA|Mux15~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~5 , ULA|Mux15~5, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~109 , ULA|ShiftRight0~109, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~5 , ULA|Mux8~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~6 , ULA|Mux8~6, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[2]~2 , MUX_de_4_Entradas|m_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[3]~4 , MUX_de_4_Entradas|m_out[3]~4, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[4]~6 , MUX_de_4_Entradas|m_out[4]~6, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[5]~8 , MUX_de_4_Entradas|m_out[5]~8, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[6]~10 , MUX_de_4_Entradas|m_out[6]~10, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[7]~12 , MUX_de_4_Entradas|m_out[7]~12, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[8]~14 , MUX_de_4_Entradas|m_out[8]~14, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[9]~16 , MUX_de_4_Entradas|m_out[9]~16, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[10]~18 , MUX_de_4_Entradas|m_out[10]~18, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[11]~20 , MUX_de_4_Entradas|m_out[11]~20, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[12]~22 , MUX_de_4_Entradas|m_out[12]~22, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[13]~24 , MUX_de_4_Entradas|m_out[13]~24, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[14]~26 , MUX_de_4_Entradas|m_out[14]~26, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[15]~28 , MUX_de_4_Entradas|m_out[15]~28, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[16]~30 , MUX_de_4_Entradas|m_out[16]~30, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[17]~32 , MUX_de_4_Entradas|m_out[17]~32, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[18]~34 , MUX_de_4_Entradas|m_out[18]~34, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[19]~36 , MUX_de_4_Entradas|m_out[19]~36, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[20]~38 , MUX_de_4_Entradas|m_out[20]~38, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[21]~40 , MUX_de_4_Entradas|m_out[21]~40, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[22]~42 , MUX_de_4_Entradas|m_out[22]~42, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[23]~44 , MUX_de_4_Entradas|m_out[23]~44, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[24]~46 , MUX_de_4_Entradas|m_out[24]~46, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[25]~48 , MUX_de_4_Entradas|m_out[25]~48, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[26]~50 , MUX_de_4_Entradas|m_out[26]~50, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[27]~52 , MUX_de_4_Entradas|m_out[27]~52, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[28]~54 , MUX_de_4_Entradas|m_out[28]~54, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[29]~56 , MUX_de_4_Entradas|m_out[29]~56, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[30]~58 , MUX_de_4_Entradas|m_out[30]~58, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[31]~60 , MUX_de_4_Entradas|m_out[31]~60, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~39 , Banco_de_Registradores|breg32~39, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|Equal0~0 , Banco_de_Registradores|Equal0~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[3] , Banco_de_Registradores|breg32_rtl_0_bypass[3], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[1] , Banco_de_Registradores|breg32_rtl_0_bypass[1], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~104 , Banco_de_Registradores|breg32~104, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[0] , Banco_de_Registradores|breg32_rtl_0_bypass[0], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~40 , Banco_de_Registradores|breg32~40, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~41 , Banco_de_Registradores|breg32~41, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~42 , Banco_de_Registradores|breg32~42, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~43 , Banco_de_Registradores|breg32~43, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~44 , Banco_de_Registradores|breg32~44, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~45 , Banco_de_Registradores|breg32~45, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~46 , Banco_de_Registradores|breg32~46, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~47 , Banco_de_Registradores|breg32~47, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~48 , Banco_de_Registradores|breg32~48, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~49 , Banco_de_Registradores|breg32~49, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~50 , Banco_de_Registradores|breg32~50, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~51 , Banco_de_Registradores|breg32~51, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~52 , Banco_de_Registradores|breg32~52, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~53 , Banco_de_Registradores|breg32~53, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~54 , Banco_de_Registradores|breg32~54, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~55 , Banco_de_Registradores|breg32~55, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~56 , Banco_de_Registradores|breg32~56, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~57 , Banco_de_Registradores|breg32~57, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~58 , Banco_de_Registradores|breg32~58, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~59 , Banco_de_Registradores|breg32~59, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~60 , Banco_de_Registradores|breg32~60, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~61 , Banco_de_Registradores|breg32~61, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~62 , Banco_de_Registradores|breg32~62, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~63 , Banco_de_Registradores|breg32~63, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~64 , Banco_de_Registradores|breg32~64, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~65 , Banco_de_Registradores|breg32~65, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~66 , Banco_de_Registradores|breg32~66, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~67 , Banco_de_Registradores|breg32~67, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~68 , Banco_de_Registradores|breg32~68, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~69 , Banco_de_Registradores|breg32~69, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~70 , Banco_de_Registradores|breg32~70, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|Equal1~0 , Banco_de_Registradores|Equal1~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~108 , Banco_de_Registradores|breg32~108, MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector1~1 , Controladora|Selector1~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~112 , Banco_de_Registradores|breg32~112, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~113 , Banco_de_Registradores|breg32~113, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~32 , COntroladora_ULA|alu_ctr~32, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~132 , ULA|ShiftLeft0~132, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~83 , ULA|a32~83, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~85 , ULA|a32~85, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~134 , ULA|ShiftLeft0~134, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~135 , ULA|ShiftLeft0~135, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~136 , ULA|ShiftLeft0~136, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~87 , ULA|a32~87, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~88 , ULA|a32~88, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~11 , ULA|Mux12~11, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~89 , ULA|a32~89, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~90 , ULA|a32~90, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~137 , ULA|ShiftLeft0~137, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~11 , ULA|Mux10~11, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~92 , ULA|a32~92, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~93 , ULA|a32~93, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~94 , ULA|a32~94, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~95 , ULA|a32~95, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~96 , ULA|a32~96, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~97 , ULA|a32~97, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~98 , ULA|a32~98, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~99 , ULA|a32~99, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~100 , ULA|a32~100, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~101 , ULA|a32~101, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~102 , ULA|a32~102, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~103 , ULA|a32~103, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~104 , ULA|a32~104, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~105 , ULA|a32~105, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~106 , ULA|a32~106, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~107 , ULA|a32~107, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~108 , ULA|a32~108, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~109 , ULA|a32~109, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~110 , ULA|a32~110, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~111 , ULA|a32~111, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~13 , ULA|Mux14~13, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~14 , ULA|Mux14~14, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~112 , ULA|a32~112, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~113 , ULA|a32~113, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~11 , ULA|Mux8~11, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~18 , ULA|ShiftLeft0~18, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~19 , ULA|ShiftLeft0~19, MIPS_Multiciclo, 1
instance = comp, \clk~I , clk, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.fetch_st~_wirecell , Controladora|pstate.fetch_st~_wirecell, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[8]~15 , MUX_de_4_Entradas|m_out[8]~15, MIPS_Multiciclo, 1
instance = comp, \reset~I , reset, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~1 , ULA|Mux24~1, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[9]~17 , MUX_de_4_Entradas|m_out[9]~17, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[9] , PC|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \Controladora|Mux5~0 , Controladora|Mux5~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.imm_st1~2 , Controladora|nstate.imm_st1~2, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.imm_st1 , Controladora|pstate.imm_st1, MIPS_Multiciclo, 1
instance = comp, \Controladora|WideOr1~0 , Controladora|WideOr1~0, MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[9]~9 , MUX_A_ALU|m_out[9]~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~6 , ULA|Mux24~6, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.decode_st~0 , Controladora|pstate.decode_st~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.decode_st , Controladora|pstate.decode_st, MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector1~0 , Controladora|Selector1~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.c_mem_add_st~0 , Controladora|nstate.c_mem_add_st~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.c_mem_add_st , Controladora|pstate.c_mem_add_st, MIPS_Multiciclo, 1
instance = comp, \Controladora|WideNor0~0 , Controladora|WideNor0~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.jump_ex_st~0 , Controladora|nstate.jump_ex_st~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|Mux6~0 , Controladora|Mux6~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.readmem_st~0 , Controladora|nstate.readmem_st~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.readmem_st , Controladora|pstate.readmem_st, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.ldreg_st , Controladora|pstate.ldreg_st, MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[7]~7 , MUX2_RI_BR|m_out[7]~7, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[16]~31 , MUX_de_4_Entradas|m_out[16]~31, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[16] , PC|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[16]~16 , MUX_A_ALU|m_out[16]~16, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[9]~18 , ULA|tmp[9]~18, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[10]~20 , ULA|tmp[10]~20, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~2 , ULA|Mux21~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~3 , ULA|Mux13~3, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[10] , SaidaAlu|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[10]~10 , MUX2_RI_BR|m_out[10]~10, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[17]~33 , MUX_de_4_Entradas|m_out[17]~33, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[17] , PC|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[17]~17 , MUX_A_ALU|m_out[17]~17, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[16]~32 , ULA|tmp[16]~32, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[17]~34 , ULA|tmp[17]~34, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~6 , ULA|Mux14~6, MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[6]~6 , MUX2_RI_BR|m_out[6]~6, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[18]~35 , MUX_de_4_Entradas|m_out[18]~35, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[18] , PC|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[18]~18 , MUX_A_ALU|m_out[18]~18, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[18]~36 , ULA|tmp[18]~36, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~5 , ULA|Mux13~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~34 , ULA|Add1~34, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~36 , ULA|Add1~36, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~2 , ULA|Mux13~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~9 , ULA|Mux13~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~10 , ULA|Mux13~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~11 , ULA|Mux13~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~12 , ULA|Mux13~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux13~13 , ULA|Mux13~13, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[18] , SaidaAlu|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[18]~18 , MUX2_RI_BR|m_out[18]~18, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[19]~37 , MUX_de_4_Entradas|m_out[19]~37, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[19] , PC|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[19]~19 , MUX_A_ALU|m_out[19]~19, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[19]~38 , ULA|tmp[19]~38, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~4 , ULA|Mux12~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~38 , ULA|Add1~38, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~7 , ULA|Mux12~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~8 , ULA|Mux12~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~9 , ULA|Mux12~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~10 , ULA|Mux12~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux12~12 , ULA|Mux12~12, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[19] , SaidaAlu|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[19]~19 , MUX2_RI_BR|m_out[19]~19, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[20]~39 , MUX_de_4_Entradas|m_out[20]~39, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[20] , PC|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[20]~20 , MUX_A_ALU|m_out[20]~20, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[20]~40 , ULA|tmp[20]~40, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~2 , ULA|Mux11~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~40 , ULA|Add1~40, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~6 , ULA|Mux11~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~7 , ULA|Mux11~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~8 , ULA|Mux11~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~9 , ULA|Mux11~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux11~10 , ULA|Mux11~10, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[20] , SaidaAlu|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[20]~20 , MUX2_RI_BR|m_out[20]~20, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a20, MIPS_Multiciclo, 1
instance = comp, \Controladora|WideNor0~1 , Controladora|WideNor0~1, MIPS_Multiciclo, 1
instance = comp, \Controladora|Mux0~0 , Controladora|Mux0~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector1~2 , Controladora|Selector1~2, MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector1~3 , Controladora|Selector1~3, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.fetch_st , Controladora|pstate.fetch_st, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~38 , Banco_de_Registradores|breg32~38, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[20]~20 , REG_B|sr_out[20]~20, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[31] , Banco_de_Registradores|breg32_rtl_0_bypass[31], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|Equal1~1 , Banco_de_Registradores|Equal1~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[7] , Banco_de_Registradores|breg32_rtl_0_bypass[7], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[5] , Banco_de_Registradores|breg32_rtl_0_bypass[5], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~109 , Banco_de_Registradores|breg32~109, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[9] , Banco_de_Registradores|breg32_rtl_0_bypass[9], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~110 , Banco_de_Registradores|breg32~110, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~111 , Banco_de_Registradores|breg32~111, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[20] , REG_B|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[2]~3 , MUX_de_4_Entradas|m_out[2]~3, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[2] , PC|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.writemem_st~0 , Controladora|nstate.writemem_st~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.writemem_st , Controladora|pstate.writemem_st, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[2]~2 , MUX_PC_MEM|m_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[3]~3 , MUX_A_ALU|m_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[3]~3 , MUX2_RI_BR|m_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a3, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[3]~3 , REG_B|sr_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[14] , Banco_de_Registradores|breg32_rtl_0_bypass[14], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[3] , REG_B|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \Controladora|s_aluBin[0] , Controladora|s_aluBin[0], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[3]~6 , MUX_B_extsgn_ALU|m_out[3]~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~0 , ULA|Mux28~0, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~91 , ULA|a32~91, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~0 , ULA|Mux29~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~7 , ULA|Mux29~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~1 , ULA|Mux28~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~1 , ULA|Mux29~1, MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[2]~2 , MUX_A_ALU|m_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[21]~41 , MUX_de_4_Entradas|m_out[21]~41, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[21] , PC|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[21]~21 , MUX_A_ALU|m_out[21]~21, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[21]~42 , ULA|tmp[21]~42, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~4 , ULA|Mux10~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~42 , ULA|Add1~42, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~7 , ULA|Mux10~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~8 , ULA|Mux10~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~9 , ULA|Mux10~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~10 , ULA|Mux10~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux10~12 , ULA|Mux10~12, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[21] , SaidaAlu|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[21]~21 , MUX2_RI_BR|m_out[21]~21, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a21, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[21]~21 , REG_B|sr_out[21]~21, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[32] , Banco_de_Registradores|breg32_rtl_0_bypass[32], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[21] , REG_B|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[4]~4 , MUX2_RI_BR|m_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a4, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[4]~4 , REG_B|sr_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[15] , Banco_de_Registradores|breg32_rtl_0_bypass[15], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[4] , REG_B|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[4]~8 , MUX_B_extsgn_ALU|m_out[4]~8, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~81 , ULA|a32~81, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~2 , ULA|Mux24~2, MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[4]~4 , MUX_A_ALU|m_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[0]~0 , MUX_de_4_Entradas|m_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[0] , PC|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[0]~0 , MUX_A_ALU|m_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[4]~8 , ULA|tmp[4]~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~4 , ULA|Mux27~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~4 , ULA|Mux24~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~5 , ULA|Mux24~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~5 , ULA|Mux27~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~6 , ULA|Mux27~6, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~82 , ULA|a32~82, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux27~7 , ULA|Mux27~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[4] , SaidaAlu|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[4]~7 , MUX_de_4_Entradas|m_out[4]~7, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[4] , PC|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[4]~4 , MUX_PC_MEM|m_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[5]~5 , MUX_PC_MEM|m_out[5]~5, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[6]~6 , MUX_PC_MEM|m_out[6]~6, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[7]~7 , MUX_PC_MEM|m_out[7]~7, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[8]~8 , MUX_PC_MEM|m_out[8]~8, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[9]~9 , MUX_PC_MEM|m_out[9]~9, MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a21 , Memoria|altsyncram_component|auto_generated|ram_block1a21, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[22]~43 , MUX_de_4_Entradas|m_out[22]~43, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[22] , PC|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[22]~22 , MUX_A_ALU|m_out[22]~22, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[22]~44 , ULA|tmp[22]~44, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~2 , ULA|Mux9~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~44 , ULA|Add1~44, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~6 , ULA|Mux9~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~7 , ULA|Mux9~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~8 , ULA|Mux9~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~9 , ULA|Mux9~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux9~10 , ULA|Mux9~10, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[22] , SaidaAlu|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[22]~22 , MUX2_RI_BR|m_out[22]~22, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a22, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[22]~22 , REG_B|sr_out[22]~22, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[33] , Banco_de_Registradores|breg32_rtl_0_bypass[33], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[22] , REG_B|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a22 , Memoria|altsyncram_component|auto_generated|ram_block1a22, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[23]~45 , MUX_de_4_Entradas|m_out[23]~45, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[23] , PC|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[23]~23 , MUX_A_ALU|m_out[23]~23, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[23]~46 , ULA|tmp[23]~46, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~4 , ULA|Mux8~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~46 , ULA|Add1~46, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~7 , ULA|Mux8~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~8 , ULA|Mux8~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~9 , ULA|Mux8~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~10 , ULA|Mux8~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux8~12 , ULA|Mux8~12, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[23] , SaidaAlu|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[23]~23 , MUX2_RI_BR|m_out[23]~23, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a23, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[23]~23 , REG_B|sr_out[23]~23, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[34] , Banco_de_Registradores|breg32_rtl_0_bypass[34], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[23] , REG_B|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a23 , Memoria|altsyncram_component|auto_generated|ram_block1a23, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[24]~47 , MUX_de_4_Entradas|m_out[24]~47, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[24] , PC|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[24]~24 , MUX_A_ALU|m_out[24]~24, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~48 , ULA|Add1~48, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~0 , ULA|Mux7~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~1 , ULA|Mux7~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~2 , ULA|Mux6~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~2 , ULA|Mux7~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~5 , ULA|Mux7~5, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[15] , SaidaAlu|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[15]~15 , MUX2_RI_BR|m_out[15]~15, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a15, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[15]~15 , REG_B|sr_out[15]~15, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[26] , Banco_de_Registradores|breg32_rtl_0_bypass[26], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[15] , REG_B|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a15 , Memoria|altsyncram_component|auto_generated|ram_block1a15, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[15] , RI|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[24]~40 , MUX_B_extsgn_ALU|m_out[24]~40, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~6 , ULA|Mux7~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux7~7 , ULA|Mux7~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[24] , SaidaAlu|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[24]~24 , MUX2_RI_BR|m_out[24]~24, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a24, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[24]~24 , REG_B|sr_out[24]~24, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[35] , Banco_de_Registradores|breg32_rtl_0_bypass[35], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[24] , REG_B|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a24 , Memoria|altsyncram_component|auto_generated|ram_block1a24, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[25]~49 , MUX_de_4_Entradas|m_out[25]~49, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[25] , PC|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[25]~25 , MUX_A_ALU|m_out[25]~25, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~50 , ULA|Add1~50, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~0 , ULA|Mux6~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~1 , ULA|Mux6~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~3 , ULA|Mux6~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~6 , ULA|Mux6~6, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[25]~41 , MUX_B_extsgn_ALU|m_out[25]~41, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~7 , ULA|Mux6~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux6~8 , ULA|Mux6~8, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[25] , SaidaAlu|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[25]~25 , MUX2_RI_BR|m_out[25]~25, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a25, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[25]~25 , REG_B|sr_out[25]~25, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[36] , Banco_de_Registradores|breg32_rtl_0_bypass[36], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[25] , REG_B|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a25 , Memoria|altsyncram_component|auto_generated|ram_block1a25, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a17, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[17]~17 , REG_A|sr_out[17]~17, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[28] , Banco_de_Registradores|breg32_rtl_0_bypass[28], MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[25] , RI|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|Equal0~1 , Banco_de_Registradores|Equal0~1, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[24] , RI|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~105 , Banco_de_Registradores|breg32~105, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~106 , Banco_de_Registradores|breg32~106, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32~107 , Banco_de_Registradores|breg32~107, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[17] , REG_A|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~59 , ULA|ShiftLeft0~59, MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a6 , Memoria|altsyncram_component|auto_generated|ram_block1a6, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[6] , RI|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~10 , ULA|ShiftRight0~10, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~29 , ULA|ShiftRight0~29, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~101 , ULA|ShiftRight0~101, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~102 , ULA|ShiftRight0~102, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~5 , ULA|Mux30~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~2 , ULA|Add1~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~5 , ULA|Mux1~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~6 , ULA|Mux30~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~7 , ULA|Mux30~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[1] , SaidaAlu|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[1]~1 , MUX2_RI_BR|m_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a1, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[1]~1 , REG_B|sr_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[12] , Banco_de_Registradores|breg32_rtl_0_bypass[12], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[1] , REG_B|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a1 , Memoria|altsyncram_component|auto_generated|ram_block1a1, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[1] , RI|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[1]~3 , MUX_B_extsgn_ALU|m_out[1]~3, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~86 , ULA|a32~86, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~8 , ULA|Mux30~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~9 , ULA|Mux30~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~10 , ULA|Mux30~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux30~11 , ULA|Mux30~11, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[1]~1 , MUX_de_4_Entradas|m_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[1] , PC|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[1]~1 , MUX_A_ALU|m_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~6 , ULA|Add1~6, MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a7 , Memoria|altsyncram_component|auto_generated|ram_block1a7, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[7] , RI|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~70 , ULA|ShiftRight0~70, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~8 , ULA|ShiftRight0~8, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~71 , ULA|ShiftRight0~71, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~104 , ULA|ShiftRight0~104, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~105 , ULA|ShiftRight0~105, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~4 , ULA|Mux28~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~5 , ULA|Mux28~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~6 , ULA|Mux28~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~7 , ULA|Mux28~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux28~8 , ULA|Mux28~8, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[3] , SaidaAlu|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[3]~5 , MUX_de_4_Entradas|m_out[3]~5, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[3] , PC|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[3]~3 , MUX_PC_MEM|m_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a20 , Memoria|altsyncram_component|auto_generated|ram_block1a20, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[20] , RI|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.writereg_st , Controladora|pstate.writereg_st, MIPS_Multiciclo, 1
instance = comp, \MUX1_RI_BR|m_out[4]~4 , MUX1_RI_BR|m_out[4]~4, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a19, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[19]~19 , REG_B|sr_out[19]~19, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[30] , Banco_de_Registradores|breg32_rtl_0_bypass[30], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[19] , REG_B|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a19 , Memoria|altsyncram_component|auto_generated|ram_block1a19, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[19] , RI|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \MUX1_RI_BR|m_out[3]~3 , MUX1_RI_BR|m_out[3]~3, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a18, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[18]~18 , REG_B|sr_out[18]~18, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[29] , Banco_de_Registradores|breg32_rtl_0_bypass[29], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[18] , REG_B|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a18 , Memoria|altsyncram_component|auto_generated|ram_block1a18, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[18] , RI|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \MUX1_RI_BR|m_out[2]~2 , MUX1_RI_BR|m_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a6, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[6]~6 , REG_B|sr_out[6]~6, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[17] , Banco_de_Registradores|breg32_rtl_0_bypass[17], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[6] , REG_B|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[6]~12 , MUX_B_extsgn_ALU|m_out[6]~12, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~77 , ULA|a32~77, MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[5]~5 , MUX_A_ALU|m_out[5]~5, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[5]~10 , ULA|tmp[5]~10, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[6]~12 , ULA|tmp[6]~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~4 , ULA|Mux25~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~5 , ULA|Mux25~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~6 , ULA|Mux25~6, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~78 , ULA|a32~78, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux25~7 , ULA|Mux25~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[6] , SaidaAlu|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[6]~11 , MUX_de_4_Entradas|m_out[6]~11, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[6] , PC|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[6]~6 , MUX_A_ALU|m_out[6]~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~16 , ULA|Add1~16, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~20 , ULA|Add1~20, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~24 , ULA|Add1~24, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~28 , ULA|Add1~28, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~32 , ULA|Add1~32, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~9 , ULA|Mux14~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~10 , ULA|Mux14~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~11 , ULA|Mux14~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~12 , ULA|Mux14~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux14~15 , ULA|Mux14~15, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[17] , SaidaAlu|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[17]~17 , MUX2_RI_BR|m_out[17]~17, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a17, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[17]~17 , REG_B|sr_out[17]~17, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[17] , REG_B|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a17 , Memoria|altsyncram_component|auto_generated|ram_block1a17, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[17] , RI|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \MUX1_RI_BR|m_out[1]~1 , MUX1_RI_BR|m_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a10, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[10]~10 , REG_B|sr_out[10]~10, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[21] , Banco_de_Registradores|breg32_rtl_0_bypass[21], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[10] , REG_B|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a10 , Memoria|altsyncram_component|auto_generated|ram_block1a10, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[10] , RI|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[26]~51 , MUX_de_4_Entradas|m_out[26]~51, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[26] , PC|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[26]~26 , MUX_A_ALU|m_out[26]~26, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~52 , ULA|Add1~52, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~0 , ULA|Mux5~0, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~1 , ULA|Mux5~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~2 , ULA|Mux5~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~5 , ULA|Mux5~5, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[26]~42 , MUX_B_extsgn_ALU|m_out[26]~42, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~6 , ULA|Mux5~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux5~7 , ULA|Mux5~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[26] , SaidaAlu|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[26]~26 , MUX2_RI_BR|m_out[26]~26, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a26, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[26]~26 , REG_B|sr_out[26]~26, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[37] , Banco_de_Registradores|breg32_rtl_0_bypass[37], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[26] , REG_B|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a26 , Memoria|altsyncram_component|auto_generated|ram_block1a26, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[26] , RI|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector0~0 , Controladora|Selector0~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|Selector0~1 , Controladora|Selector0~1, MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a3 , Memoria|altsyncram_component|auto_generated|ram_block1a3, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[3] , RI|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a4 , Memoria|altsyncram_component|auto_generated|ram_block1a4, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[4] , RI|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~4 , COntroladora_ULA|alu_ctr~4, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~8 , COntroladora_ULA|alu_ctr~8, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[3]~9 , COntroladora_ULA|alu_ctr[3]~9, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[0]~10 , COntroladora_ULA|alu_ctr[0]~10, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~16 , COntroladora_ULA|alu_ctr~16, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[0]~17 , COntroladora_ULA|alu_ctr[0]~17, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~4 , ULA|Mux17~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~5 , ULA|Mux17~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~14 , ULA|Mux1~14, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~2 , ULA|Mux1~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~51 , ULA|ShiftLeft0~51, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~12 , ULA|ShiftRight0~12, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~95 , ULA|ShiftRight0~95, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~3 , ULA|Mux21~3, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[28]~55 , MUX_de_4_Entradas|m_out[28]~55, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[28] , PC|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[28]~28 , MUX_A_ALU|m_out[28]~28, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~21 , ULA|ShiftRight0~21, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~22 , ULA|ShiftRight0~22, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~94 , ULA|ShiftRight0~94, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~4 , ULA|Mux21~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~8 , ULA|Mux17~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~9 , ULA|Mux17~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~5 , ULA|Mux21~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~11 , ULA|Mux17~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~6 , ULA|Mux21~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~13 , ULA|Mux17~13, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~7 , ULA|Mux21~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~8 , ULA|Mux21~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux21~9 , ULA|Mux21~9, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[10]~19 , MUX_de_4_Entradas|m_out[10]~19, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[10] , PC|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[10]~10 , MUX_A_ALU|m_out[10]~10, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[11]~22 , ULA|tmp[11]~22, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~2 , ULA|Mux20~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~73 , ULA|ShiftRight0~73, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~74 , ULA|ShiftRight0~74, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~107 , ULA|ShiftRight0~107, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~3 , ULA|Mux20~3, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[30]~59 , MUX_de_4_Entradas|m_out[30]~59, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[30] , PC|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[30]~30 , MUX_A_ALU|m_out[30]~30, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~79 , ULA|ShiftRight0~79, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[27]~53 , MUX_de_4_Entradas|m_out[27]~53, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[27] , PC|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[27]~27 , MUX_A_ALU|m_out[27]~27, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~80 , ULA|ShiftRight0~80, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~92 , ULA|ShiftRight0~92, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~4 , ULA|Mux20~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~5 , ULA|Mux20~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~6 , ULA|Mux20~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~7 , ULA|Mux20~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~8 , ULA|Mux20~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux20~9 , ULA|Mux20~9, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[11]~21 , MUX_de_4_Entradas|m_out[11]~21, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[11] , PC|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[11]~11 , MUX_A_ALU|m_out[11]~11, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[12]~24 , ULA|tmp[12]~24, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~2 , ULA|Mux19~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~51 , ULA|ShiftRight0~51, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~52 , ULA|ShiftRight0~52, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~53 , ULA|ShiftRight0~53, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~3 , ULA|Mux19~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~62 , ULA|ShiftRight0~62, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~63 , ULA|ShiftRight0~63, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~108 , ULA|ShiftRight0~108, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~4 , ULA|Mux19~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~5 , ULA|Mux19~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~6 , ULA|Mux19~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~7 , ULA|Mux19~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~8 , ULA|Mux19~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux19~9 , ULA|Mux19~9, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[12]~23 , MUX_de_4_Entradas|m_out[12]~23, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[12] , PC|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[12]~12 , MUX_A_ALU|m_out[12]~12, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[13]~26 , ULA|tmp[13]~26, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~2 , ULA|Mux18~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a25, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[25]~25 , REG_A|sr_out[25]~25, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[25] , REG_A|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~40 , ULA|ShiftRight0~40, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~42 , ULA|ShiftRight0~42, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~43 , ULA|ShiftRight0~43, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~30 , ULA|ShiftRight0~30, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~27 , ULA|ShiftLeft0~27, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~31 , ULA|ShiftRight0~31, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~32 , ULA|ShiftRight0~32, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~3 , ULA|Mux18~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~45 , ULA|ShiftRight0~45, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~112 , ULA|ShiftRight0~112, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~4 , ULA|Mux18~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~5 , ULA|Mux18~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~6 , ULA|Mux18~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~7 , ULA|Mux18~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~8 , ULA|Mux18~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux18~9 , ULA|Mux18~9, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[13]~25 , MUX_de_4_Entradas|m_out[13]~25, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[13] , PC|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[13]~13 , MUX_A_ALU|m_out[13]~13, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[14]~28 , ULA|tmp[14]~28, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~3 , ULA|Mux17~3, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[14] , SaidaAlu|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[14]~14 , MUX2_RI_BR|m_out[14]~14, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a14, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[14]~14 , REG_A|sr_out[14]~14, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[25] , Banco_de_Registradores|breg32_rtl_0_bypass[25], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[14] , REG_A|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~53 , ULA|ShiftLeft0~53, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~16 , ULA|ShiftRight0~16, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~17 , ULA|ShiftRight0~17, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~6 , ULA|Mux17~6, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~111 , ULA|ShiftRight0~111, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~7 , ULA|Mux17~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~10 , ULA|Mux17~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~12 , ULA|Mux17~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~14 , ULA|Mux17~14, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~15 , ULA|Mux17~15, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~16 , ULA|Mux17~16, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[14]~27 , MUX_de_4_Entradas|m_out[14]~27, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[14] , PC|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[14]~14 , MUX_A_ALU|m_out[14]~14, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[15]~30 , ULA|tmp[15]~30, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~2 , ULA|Mux16~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~82 , ULA|ShiftRight0~82, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~83 , ULA|ShiftRight0~83, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~84 , ULA|ShiftRight0~84, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~72 , ULA|ShiftRight0~72, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~3 , ULA|Mux16~3, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[31]~61 , MUX_de_4_Entradas|m_out[31]~61, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[31] , PC|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[31]~31 , MUX_A_ALU|m_out[31]~31, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~9 , ULA|ShiftRight0~9, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~110 , ULA|ShiftRight0~110, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~4 , ULA|Mux16~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~5 , ULA|Mux16~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~6 , ULA|Mux16~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~7 , ULA|Mux16~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~8 , ULA|Mux16~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux16~9 , ULA|Mux16~9, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[15]~29 , MUX_de_4_Entradas|m_out[15]~29, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[15] , PC|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[15]~15 , MUX_A_ALU|m_out[15]~15, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~2 , ULA|Mux15~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~6 , ULA|Mux15~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~7 , ULA|Mux15~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~8 , ULA|Mux15~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~9 , ULA|Mux15~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux15~10 , ULA|Mux15~10, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[16] , SaidaAlu|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[16]~16 , MUX2_RI_BR|m_out[16]~16, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a16, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[16]~16 , REG_B|sr_out[16]~16, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[27] , Banco_de_Registradores|breg32_rtl_0_bypass[27], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[16] , REG_B|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a16 , Memoria|altsyncram_component|auto_generated|ram_block1a16, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[16] , RI|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \MUX1_RI_BR|m_out[0]~0 , MUX1_RI_BR|m_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a7, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[7]~7 , REG_B|sr_out[7]~7, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[18] , Banco_de_Registradores|breg32_rtl_0_bypass[18], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[7] , REG_B|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[7]~14 , MUX_B_extsgn_ALU|m_out[7]~14, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~84 , ULA|a32~84, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~14 , ULA|Mux24~14, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[7] , SaidaAlu|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[7]~13 , MUX_de_4_Entradas|m_out[7]~13, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[7] , PC|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[7]~7 , MUX_A_ALU|m_out[7]~7, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[8]~16 , ULA|tmp[8]~16, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~2 , ULA|Mux22~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~33 , ULA|ShiftRight0~33, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~34 , ULA|ShiftRight0~34, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~99 , ULA|ShiftRight0~99, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~3 , ULA|Mux22~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~66 , ULA|ShiftRight0~66, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~67 , ULA|ShiftRight0~67, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~4 , ULA|Mux22~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~5 , ULA|Mux22~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~6 , ULA|Mux22~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~7 , ULA|Mux22~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~8 , ULA|Mux22~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux22~9 , ULA|Mux22~9, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[9] , SaidaAlu|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[9]~9 , MUX2_RI_BR|m_out[9]~9, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a9, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[9]~9 , REG_B|sr_out[9]~9, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[20] , Banco_de_Registradores|breg32_rtl_0_bypass[20], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[9] , REG_B|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a9 , Memoria|altsyncram_component|auto_generated|ram_block1a9, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[9] , RI|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~3 , ULA|Mux24~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~40 , ULA|ShiftLeft0~40, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~41 , ULA|ShiftLeft0~41, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~86 , ULA|ShiftLeft0~86, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~54 , ULA|ShiftLeft0~54, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~37 , ULA|ShiftLeft0~37, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~38 , ULA|ShiftLeft0~38, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~0 , ULA|Mux4~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~21 , ULA|ShiftLeft0~21, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~22 , ULA|ShiftLeft0~22, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~88 , ULA|ShiftLeft0~88, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~1 , ULA|Mux4~1, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~54 , ULA|Add1~54, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~2 , ULA|Mux4~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~3 , ULA|Mux4~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~4 , ULA|Mux4~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~5 , ULA|Mux4~5, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a27, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[27]~27 , REG_A|sr_out[27]~27, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[38] , Banco_de_Registradores|breg32_rtl_0_bypass[38], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[27] , REG_A|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[27]~43 , MUX_B_extsgn_ALU|m_out[27]~43, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~6 , ULA|Mux4~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux4~7 , ULA|Mux4~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[27] , SaidaAlu|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[27]~27 , MUX2_RI_BR|m_out[27]~27, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a27, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[27]~27 , REG_B|sr_out[27]~27, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[27] , REG_B|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a27 , Memoria|altsyncram_component|auto_generated|ram_block1a27, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[27] , RI|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.rtype_ex_st~0 , Controladora|nstate.rtype_ex_st~0, MIPS_Multiciclo, 1
instance = comp, \EnablePC~2 , EnablePC~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~2 , ULA|Equal0~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux17~2 , ULA|Mux17~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~4 , ULA|Equal0~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~6 , ULA|Equal0~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~8 , ULA|Equal0~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~9 , ULA|Equal0~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~10 , ULA|Equal0~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Equal0~11 , ULA|Equal0~11, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[8] , PC|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[8]~8 , MUX_A_ALU|m_out[8]~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~2 , ULA|Mux23~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8 , Banco_de_Registradores|breg32_rtl_0|auto_generated|ram_block1a8, MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[8]~8 , REG_A|sr_out[8]~8, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[19] , Banco_de_Registradores|breg32_rtl_0_bypass[19], MIPS_Multiciclo, 1
instance = comp, \REG_A|sr_out[8] , REG_A|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~66 , ULA|ShiftLeft0~66, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~48 , ULA|ShiftRight0~48, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~91 , ULA|ShiftRight0~91, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~3 , ULA|Mux23~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~60 , ULA|ShiftRight0~60, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~87 , ULA|ShiftRight0~87, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~93 , ULA|ShiftRight0~93, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~4 , ULA|Mux23~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~5 , ULA|Mux23~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~6 , ULA|Mux23~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~7 , ULA|Mux23~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~8 , ULA|Mux23~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux23~9 , ULA|Mux23~9, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[8] , SaidaAlu|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[8]~8 , MUX2_RI_BR|m_out[8]~8, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a8, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[8]~8 , REG_B|sr_out[8]~8, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[8] , REG_B|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a8 , Memoria|altsyncram_component|auto_generated|ram_block1a8, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[8] , RI|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~31 , ULA|ShiftLeft0~31, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~32 , ULA|ShiftLeft0~32, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~33 , ULA|ShiftLeft0~33, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~34 , ULA|ShiftLeft0~34, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~4 , ULA|Mux0~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~8 , ULA|Mux0~8, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~42 , ULA|ShiftLeft0~42, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~43 , ULA|ShiftLeft0~43, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~44 , ULA|ShiftLeft0~44, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~9 , ULA|Mux0~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~10 , ULA|Mux0~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~11 , ULA|Mux0~11, MIPS_Multiciclo, 1
instance = comp, \ULA|tmp[31]~62 , ULA|tmp[31]~62, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~12 , ULA|Mux0~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~56 , ULA|Add1~56, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~58 , ULA|Add1~58, MIPS_Multiciclo, 1
instance = comp, \ULA|Add1~62 , ULA|Add1~62, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~13 , ULA|Mux0~13, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~14 , ULA|Mux0~14, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[31] , SaidaAlu|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[31]~31 , MUX2_RI_BR|m_out[31]~31, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a31, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[31]~31 , REG_B|sr_out[31]~31, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[42] , Banco_de_Registradores|breg32_rtl_0_bypass[42], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[31] , REG_B|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a31 , Memoria|altsyncram_component|auto_generated|ram_block1a31, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[31] , RI|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.branch_ex_st~2 , Controladora|nstate.branch_ex_st~2, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.jump_ex_st~1 , Controladora|nstate.jump_ex_st~1, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.jump_ex_st , Controladora|pstate.jump_ex_st, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[5]~9 , MUX_de_4_Entradas|m_out[5]~9, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[5] , PC|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[5]~10 , MUX_B_extsgn_ALU|m_out[5]~10, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~79 , ULA|a32~79, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~4 , ULA|Mux26~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~5 , ULA|Mux26~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~6 , ULA|Mux26~6, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~80 , ULA|a32~80, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux26~7 , ULA|Mux26~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[5] , SaidaAlu|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[5]~5 , MUX2_RI_BR|m_out[5]~5, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a5, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[5]~5 , REG_B|sr_out[5]~5, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[16] , Banco_de_Registradores|breg32_rtl_0_bypass[16], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[5] , REG_B|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a5 , Memoria|altsyncram_component|auto_generated|ram_block1a5, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[5] , RI|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~6 , COntroladora_ULA|alu_ctr~6, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~11 , COntroladora_ULA|alu_ctr~11, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~12 , COntroladora_ULA|alu_ctr~12, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[3]~13 , COntroladora_ULA|alu_ctr[3]~13, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[0]~27 , COntroladora_ULA|alu_ctr[0]~27, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~11 , ULA|Mux29~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~0 , ULA|Mux3~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~76 , ULA|ShiftLeft0~76, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~97 , ULA|ShiftLeft0~97, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~121 , ULA|ShiftLeft0~121, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~2 , ULA|Mux3~2, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~94 , ULA|ShiftLeft0~94, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~95 , ULA|ShiftLeft0~95, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~125 , ULA|ShiftLeft0~125, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~3 , ULA|Mux3~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~4 , ULA|Mux3~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~5 , ULA|Mux3~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~6 , ULA|Mux3~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~7 , ULA|Mux3~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~8 , ULA|Mux3~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~9 , ULA|Mux3~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~10 , ULA|Mux3~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux3~11 , ULA|Mux3~11, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[28] , SaidaAlu|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[28]~28 , MUX2_RI_BR|m_out[28]~28, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a28, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[28]~28 , REG_B|sr_out[28]~28, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[39] , Banco_de_Registradores|breg32_rtl_0_bypass[39], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[28] , REG_B|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a28 , Memoria|altsyncram_component|auto_generated|ram_block1a28, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[28] , RI|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.rtype_ex_st~1 , Controladora|nstate.rtype_ex_st~1, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.rtype_ex_st~2 , Controladora|nstate.rtype_ex_st~2, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.rtype_ex_st , Controladora|pstate.rtype_ex_st, MIPS_Multiciclo, 1
instance = comp, \Controladora|op_alu[2]~1 , Controladora|op_alu[2]~1, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|Equal6~0 , COntroladora_ULA|Equal6~0, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[2]~18 , COntroladora_ULA|alu_ctr[2]~18, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~19 , COntroladora_ULA|alu_ctr~19, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~20 , COntroladora_ULA|alu_ctr[1]~20, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~33 , COntroladora_ULA|alu_ctr~33, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[2]~21 , COntroladora_ULA|alu_ctr[2]~21, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[2]~24 , COntroladora_ULA|alu_ctr[2]~24, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~4 , ULA|Mux1~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~6 , ULA|Mux1~6, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~122 , ULA|ShiftLeft0~122, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~110 , ULA|ShiftLeft0~110, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~111 , ULA|ShiftLeft0~111, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~7 , ULA|Mux1~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~8 , ULA|Mux1~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~9 , ULA|Mux1~9, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~10 , ULA|Mux1~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~11 , ULA|Mux1~11, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~12 , ULA|Mux1~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux1~13 , ULA|Mux1~13, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[30] , SaidaAlu|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[30]~30 , MUX2_RI_BR|m_out[30]~30, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a30, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[30]~30 , REG_B|sr_out[30]~30, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[41] , Banco_de_Registradores|breg32_rtl_0_bypass[41], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[30] , REG_B|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a30 , Memoria|altsyncram_component|auto_generated|ram_block1a30, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[30] , RI|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \Controladora|Mux3~0 , Controladora|Mux3~0, MIPS_Multiciclo, 1
instance = comp, \Controladora|nstate.branch_ex_st~3 , Controladora|nstate.branch_ex_st~3, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.branch_ex_st , Controladora|pstate.branch_ex_st, MIPS_Multiciclo, 1
instance = comp, \MUX_de_4_Entradas|m_out[29]~57 , MUX_de_4_Entradas|m_out[29]~57, MIPS_Multiciclo, 1
instance = comp, \PC|sr_out[29] , PC|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \MUX_A_ALU|m_out[29]~29 , MUX_A_ALU|m_out[29]~29, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[29]~45 , MUX_B_extsgn_ALU|m_out[29]~45, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~0 , ULA|Mux2~0, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~77 , ULA|ShiftLeft0~77, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~35 , ULA|ShiftLeft0~35, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~1 , ULA|Mux2~1, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~73 , ULA|ShiftLeft0~73, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~74 , ULA|ShiftLeft0~74, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~127 , ULA|ShiftLeft0~127, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~2 , ULA|Mux2~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~3 , ULA|Mux2~3, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~4 , ULA|Mux2~4, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~5 , ULA|Mux2~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~6 , ULA|Mux2~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux2~7 , ULA|Mux2~7, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[29] , SaidaAlu|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[29]~29 , MUX2_RI_BR|m_out[29]~29, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a29, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[29]~29 , REG_B|sr_out[29]~29, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[40] , Banco_de_Registradores|breg32_rtl_0_bypass[40], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[29] , REG_B|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a29 , Memoria|altsyncram_component|auto_generated|ram_block1a29, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[29] , RI|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \Controladora|op_alu[1]~0 , Controladora|op_alu[1]~0, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~14 , COntroladora_ULA|alu_ctr~14, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[0]~15 , COntroladora_ULA|alu_ctr[0]~15, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[3]~25 , COntroladora_ULA|alu_ctr[3]~25, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|Equal0~0 , COntroladora_ULA|Equal0~0, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[3]~26 , COntroladora_ULA|alu_ctr[3]~26, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[2]~4 , MUX_B_extsgn_ALU|m_out[2]~4, MIPS_Multiciclo, 1
instance = comp, \ULA|a32~76 , ULA|a32~76, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~10 , ULA|Mux29~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~12 , ULA|Mux29~12, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux29~13 , ULA|Mux29~13, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[2] , SaidaAlu|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[2]~2 , MUX2_RI_BR|m_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a2, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[2]~2 , REG_B|sr_out[2]~2, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[13] , Banco_de_Registradores|breg32_rtl_0_bypass[13], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[2] , REG_B|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a2 , Memoria|altsyncram_component|auto_generated|ram_block1a2, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[2] , RI|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~7 , COntroladora_ULA|alu_ctr~7, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~34 , COntroladora_ULA|alu_ctr[1]~34, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~35 , COntroladora_ULA|alu_ctr[1]~35, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr~22 , COntroladora_ULA|alu_ctr~22, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~23 , COntroladora_ULA|alu_ctr[1]~23, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~30 , COntroladora_ULA|alu_ctr[1]~30, MIPS_Multiciclo, 1
instance = comp, \COntroladora_ULA|alu_ctr[1]~31 , COntroladora_ULA|alu_ctr[1]~31, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~64 , ULA|ShiftRight0~64, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~88 , ULA|ShiftRight0~88, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftRight0~89 , ULA|ShiftRight0~89, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~15 , ULA|Mux0~15, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux0~19 , ULA|Mux0~19, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~3 , ULA|Mux31~3, MIPS_Multiciclo, 1
instance = comp, \ULA|ShiftLeft0~133 , ULA|ShiftLeft0~133, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~5 , ULA|Mux31~5, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~6 , ULA|Mux31~6, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~7 , ULA|Mux31~7, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux24~0 , ULA|Mux24~0, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[0]~2 , MUX_B_extsgn_ALU|m_out[0]~2, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~10 , ULA|Mux31~10, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~8 , ULA|Mux31~8, MIPS_Multiciclo, 1
instance = comp, \ULA|Mux31~9 , ULA|Mux31~9, MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[0] , SaidaAlu|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[0]~0 , MUX2_RI_BR|m_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a0, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[0]~0 , REG_B|sr_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[11] , Banco_de_Registradores|breg32_rtl_0_bypass[11], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[0] , REG_B|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a0 , Memoria|altsyncram_component|auto_generated|ram_block1a0, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[0] , RI|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[11] , SaidaAlu|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[11]~11 , MUX2_RI_BR|m_out[11]~11, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a11, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[11]~11 , REG_B|sr_out[11]~11, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[22] , Banco_de_Registradores|breg32_rtl_0_bypass[22], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[11] , REG_B|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a11 , Memoria|altsyncram_component|auto_generated|ram_block1a11, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[11] , RI|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[12] , SaidaAlu|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[12]~12 , MUX2_RI_BR|m_out[12]~12, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a12, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[12]~12 , REG_B|sr_out[12]~12, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[23] , Banco_de_Registradores|breg32_rtl_0_bypass[23], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[12] , REG_B|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a12 , Memoria|altsyncram_component|auto_generated|ram_block1a12, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[12] , RI|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \SaidaAlu|sr_out[13] , SaidaAlu|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \MUX2_RI_BR|m_out[13]~13 , MUX2_RI_BR|m_out[13]~13, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a13, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[13]~13 , REG_B|sr_out[13]~13, MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_0_bypass[24] , Banco_de_Registradores|breg32_rtl_0_bypass[24], MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[13] , REG_B|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a13 , Memoria|altsyncram_component|auto_generated|ram_block1a13, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[13] , RI|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14 , Banco_de_Registradores|breg32_rtl_1|auto_generated|ram_block1a14, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[14]~14 , REG_B|sr_out[14]~14, MIPS_Multiciclo, 1
instance = comp, \REG_B|sr_out[14] , REG_B|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \Memoria|altsyncram_component|auto_generated|ram_block1a14 , Memoria|altsyncram_component|auto_generated|ram_block1a14, MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[14] , RI|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[21] , RI|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[22] , RI|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \RI|sr_out[23] , RI|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[2]~48 , MUX_B_extsgn_ALU|m_out[2]~48, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[8]~15 , MUX_B_extsgn_ALU|m_out[8]~15, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[8]~16 , MUX_B_extsgn_ALU|m_out[8]~16, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[9]~17 , MUX_B_extsgn_ALU|m_out[9]~17, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[9]~18 , MUX_B_extsgn_ALU|m_out[9]~18, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[10]~19 , MUX_B_extsgn_ALU|m_out[10]~19, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[10]~20 , MUX_B_extsgn_ALU|m_out[10]~20, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[11]~21 , MUX_B_extsgn_ALU|m_out[11]~21, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[11]~22 , MUX_B_extsgn_ALU|m_out[11]~22, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[12]~23 , MUX_B_extsgn_ALU|m_out[12]~23, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[12]~24 , MUX_B_extsgn_ALU|m_out[12]~24, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[13]~25 , MUX_B_extsgn_ALU|m_out[13]~25, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[13]~26 , MUX_B_extsgn_ALU|m_out[13]~26, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[14]~27 , MUX_B_extsgn_ALU|m_out[14]~27, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[14]~28 , MUX_B_extsgn_ALU|m_out[14]~28, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[15]~29 , MUX_B_extsgn_ALU|m_out[15]~29, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[15]~30 , MUX_B_extsgn_ALU|m_out[15]~30, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[16]~31 , MUX_B_extsgn_ALU|m_out[16]~31, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[16]~32 , MUX_B_extsgn_ALU|m_out[16]~32, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[17]~33 , MUX_B_extsgn_ALU|m_out[17]~33, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[18]~34 , MUX_B_extsgn_ALU|m_out[18]~34, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[19]~35 , MUX_B_extsgn_ALU|m_out[19]~35, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[20]~36 , MUX_B_extsgn_ALU|m_out[20]~36, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[21]~37 , MUX_B_extsgn_ALU|m_out[21]~37, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[22]~38 , MUX_B_extsgn_ALU|m_out[22]~38, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[23]~39 , MUX_B_extsgn_ALU|m_out[23]~39, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[28]~44 , MUX_B_extsgn_ALU|m_out[28]~44, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[30]~46 , MUX_B_extsgn_ALU|m_out[30]~46, MIPS_Multiciclo, 1
instance = comp, \MUX_B_extsgn_ALU|m_out[31]~47 , MUX_B_extsgn_ALU|m_out[31]~47, MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[0] , REG_DATA_MEM|sr_out[0], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[1] , REG_DATA_MEM|sr_out[1], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[2] , REG_DATA_MEM|sr_out[2], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[3] , REG_DATA_MEM|sr_out[3], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[4] , REG_DATA_MEM|sr_out[4], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[5] , REG_DATA_MEM|sr_out[5], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[6] , REG_DATA_MEM|sr_out[6], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[7] , REG_DATA_MEM|sr_out[7], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[8] , REG_DATA_MEM|sr_out[8], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[9] , REG_DATA_MEM|sr_out[9], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[10] , REG_DATA_MEM|sr_out[10], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[11] , REG_DATA_MEM|sr_out[11], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[12] , REG_DATA_MEM|sr_out[12], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[13] , REG_DATA_MEM|sr_out[13], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[14] , REG_DATA_MEM|sr_out[14], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[15] , REG_DATA_MEM|sr_out[15], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[16] , REG_DATA_MEM|sr_out[16], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[17] , REG_DATA_MEM|sr_out[17], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[18] , REG_DATA_MEM|sr_out[18], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[19] , REG_DATA_MEM|sr_out[19], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[20] , REG_DATA_MEM|sr_out[20], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[21] , REG_DATA_MEM|sr_out[21], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[22] , REG_DATA_MEM|sr_out[22], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[23] , REG_DATA_MEM|sr_out[23], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[24] , REG_DATA_MEM|sr_out[24], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[25] , REG_DATA_MEM|sr_out[25], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[26] , REG_DATA_MEM|sr_out[26], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[27] , REG_DATA_MEM|sr_out[27], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[28] , REG_DATA_MEM|sr_out[28], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[29] , REG_DATA_MEM|sr_out[29], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[30] , REG_DATA_MEM|sr_out[30], MIPS_Multiciclo, 1
instance = comp, \REG_DATA_MEM|sr_out[31] , REG_DATA_MEM|sr_out[31], MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[0]~0 , MUX_PC_MEM|m_out[0]~0, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[1]~1 , MUX_PC_MEM|m_out[1]~1, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[10]~10 , MUX_PC_MEM|m_out[10]~10, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[11]~11 , MUX_PC_MEM|m_out[11]~11, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[12]~12 , MUX_PC_MEM|m_out[12]~12, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[13]~13 , MUX_PC_MEM|m_out[13]~13, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[14]~14 , MUX_PC_MEM|m_out[14]~14, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[15]~15 , MUX_PC_MEM|m_out[15]~15, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[16]~16 , MUX_PC_MEM|m_out[16]~16, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[17]~17 , MUX_PC_MEM|m_out[17]~17, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[18]~18 , MUX_PC_MEM|m_out[18]~18, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[19]~19 , MUX_PC_MEM|m_out[19]~19, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[20]~20 , MUX_PC_MEM|m_out[20]~20, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[21]~21 , MUX_PC_MEM|m_out[21]~21, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[22]~22 , MUX_PC_MEM|m_out[22]~22, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[23]~23 , MUX_PC_MEM|m_out[23]~23, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[24]~24 , MUX_PC_MEM|m_out[24]~24, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[25]~25 , MUX_PC_MEM|m_out[25]~25, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[26]~26 , MUX_PC_MEM|m_out[26]~26, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[27]~27 , MUX_PC_MEM|m_out[27]~27, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[28]~28 , MUX_PC_MEM|m_out[28]~28, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[29]~29 , MUX_PC_MEM|m_out[29]~29, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[30]~30 , MUX_PC_MEM|m_out[30]~30, MIPS_Multiciclo, 1
instance = comp, \MUX_PC_MEM|m_out[31]~31 , MUX_PC_MEM|m_out[31]~31, MIPS_Multiciclo, 1
instance = comp, \Controladora|s_mem_add , Controladora|s_mem_add, MIPS_Multiciclo, 1
instance = comp, \Controladora|pstate.imm_st2 , Controladora|pstate.imm_st2, MIPS_Multiciclo, 1
instance = comp, \Controladora|WideOr2~0 , Controladora|WideOr2~0, MIPS_Multiciclo, 1
instance = comp, \instruction[0]~I , instruction[0], MIPS_Multiciclo, 1
instance = comp, \instruction[1]~I , instruction[1], MIPS_Multiciclo, 1
instance = comp, \instruction[2]~I , instruction[2], MIPS_Multiciclo, 1
instance = comp, \instruction[3]~I , instruction[3], MIPS_Multiciclo, 1
instance = comp, \instruction[4]~I , instruction[4], MIPS_Multiciclo, 1
instance = comp, \instruction[5]~I , instruction[5], MIPS_Multiciclo, 1
instance = comp, \instruction[6]~I , instruction[6], MIPS_Multiciclo, 1
instance = comp, \instruction[7]~I , instruction[7], MIPS_Multiciclo, 1
instance = comp, \instruction[8]~I , instruction[8], MIPS_Multiciclo, 1
instance = comp, \instruction[9]~I , instruction[9], MIPS_Multiciclo, 1
instance = comp, \instruction[10]~I , instruction[10], MIPS_Multiciclo, 1
instance = comp, \instruction[11]~I , instruction[11], MIPS_Multiciclo, 1
instance = comp, \instruction[12]~I , instruction[12], MIPS_Multiciclo, 1
instance = comp, \instruction[13]~I , instruction[13], MIPS_Multiciclo, 1
instance = comp, \instruction[14]~I , instruction[14], MIPS_Multiciclo, 1
instance = comp, \instruction[15]~I , instruction[15], MIPS_Multiciclo, 1
instance = comp, \instruction[16]~I , instruction[16], MIPS_Multiciclo, 1
instance = comp, \instruction[17]~I , instruction[17], MIPS_Multiciclo, 1
instance = comp, \instruction[18]~I , instruction[18], MIPS_Multiciclo, 1
instance = comp, \instruction[19]~I , instruction[19], MIPS_Multiciclo, 1
instance = comp, \instruction[20]~I , instruction[20], MIPS_Multiciclo, 1
instance = comp, \instruction[21]~I , instruction[21], MIPS_Multiciclo, 1
instance = comp, \instruction[22]~I , instruction[22], MIPS_Multiciclo, 1
instance = comp, \instruction[23]~I , instruction[23], MIPS_Multiciclo, 1
instance = comp, \instruction[24]~I , instruction[24], MIPS_Multiciclo, 1
instance = comp, \instruction[25]~I , instruction[25], MIPS_Multiciclo, 1
instance = comp, \instruction[26]~I , instruction[26], MIPS_Multiciclo, 1
instance = comp, \instruction[27]~I , instruction[27], MIPS_Multiciclo, 1
instance = comp, \instruction[28]~I , instruction[28], MIPS_Multiciclo, 1
instance = comp, \instruction[29]~I , instruction[29], MIPS_Multiciclo, 1
instance = comp, \instruction[30]~I , instruction[30], MIPS_Multiciclo, 1
instance = comp, \instruction[31]~I , instruction[31], MIPS_Multiciclo, 1
instance = comp, \address[0]~I , address[0], MIPS_Multiciclo, 1
instance = comp, \address[1]~I , address[1], MIPS_Multiciclo, 1
instance = comp, \address[2]~I , address[2], MIPS_Multiciclo, 1
instance = comp, \address[3]~I , address[3], MIPS_Multiciclo, 1
instance = comp, \address[4]~I , address[4], MIPS_Multiciclo, 1
instance = comp, \address[5]~I , address[5], MIPS_Multiciclo, 1
instance = comp, \address[6]~I , address[6], MIPS_Multiciclo, 1
instance = comp, \address[7]~I , address[7], MIPS_Multiciclo, 1
instance = comp, \address[8]~I , address[8], MIPS_Multiciclo, 1
instance = comp, \address[9]~I , address[9], MIPS_Multiciclo, 1
instance = comp, \address[10]~I , address[10], MIPS_Multiciclo, 1
instance = comp, \address[11]~I , address[11], MIPS_Multiciclo, 1
instance = comp, \address[12]~I , address[12], MIPS_Multiciclo, 1
instance = comp, \address[13]~I , address[13], MIPS_Multiciclo, 1
instance = comp, \address[14]~I , address[14], MIPS_Multiciclo, 1
instance = comp, \address[15]~I , address[15], MIPS_Multiciclo, 1
instance = comp, \address[16]~I , address[16], MIPS_Multiciclo, 1
instance = comp, \address[17]~I , address[17], MIPS_Multiciclo, 1
instance = comp, \address[18]~I , address[18], MIPS_Multiciclo, 1
instance = comp, \address[19]~I , address[19], MIPS_Multiciclo, 1
instance = comp, \address[20]~I , address[20], MIPS_Multiciclo, 1
instance = comp, \address[21]~I , address[21], MIPS_Multiciclo, 1
instance = comp, \address[22]~I , address[22], MIPS_Multiciclo, 1
instance = comp, \address[23]~I , address[23], MIPS_Multiciclo, 1
instance = comp, \address[24]~I , address[24], MIPS_Multiciclo, 1
instance = comp, \address[25]~I , address[25], MIPS_Multiciclo, 1
instance = comp, \address[26]~I , address[26], MIPS_Multiciclo, 1
instance = comp, \address[27]~I , address[27], MIPS_Multiciclo, 1
instance = comp, \address[28]~I , address[28], MIPS_Multiciclo, 1
instance = comp, \address[29]~I , address[29], MIPS_Multiciclo, 1
instance = comp, \address[30]~I , address[30], MIPS_Multiciclo, 1
instance = comp, \address[31]~I , address[31], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[0]~I , saida_alu_teste[0], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[1]~I , saida_alu_teste[1], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[2]~I , saida_alu_teste[2], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[3]~I , saida_alu_teste[3], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[4]~I , saida_alu_teste[4], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[5]~I , saida_alu_teste[5], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[6]~I , saida_alu_teste[6], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[7]~I , saida_alu_teste[7], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[8]~I , saida_alu_teste[8], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[9]~I , saida_alu_teste[9], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[10]~I , saida_alu_teste[10], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[11]~I , saida_alu_teste[11], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[12]~I , saida_alu_teste[12], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[13]~I , saida_alu_teste[13], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[14]~I , saida_alu_teste[14], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[15]~I , saida_alu_teste[15], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[16]~I , saida_alu_teste[16], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[17]~I , saida_alu_teste[17], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[18]~I , saida_alu_teste[18], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[19]~I , saida_alu_teste[19], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[20]~I , saida_alu_teste[20], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[21]~I , saida_alu_teste[21], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[22]~I , saida_alu_teste[22], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[23]~I , saida_alu_teste[23], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[24]~I , saida_alu_teste[24], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[25]~I , saida_alu_teste[25], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[26]~I , saida_alu_teste[26], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[27]~I , saida_alu_teste[27], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[28]~I , saida_alu_teste[28], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[29]~I , saida_alu_teste[29], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[30]~I , saida_alu_teste[30], MIPS_Multiciclo, 1
instance = comp, \saida_alu_teste[31]~I , saida_alu_teste[31], MIPS_Multiciclo, 1
instance = comp, \RS_teste[0]~I , RS_teste[0], MIPS_Multiciclo, 1
instance = comp, \RS_teste[1]~I , RS_teste[1], MIPS_Multiciclo, 1
instance = comp, \RS_teste[2]~I , RS_teste[2], MIPS_Multiciclo, 1
instance = comp, \RS_teste[3]~I , RS_teste[3], MIPS_Multiciclo, 1
instance = comp, \RS_teste[4]~I , RS_teste[4], MIPS_Multiciclo, 1
instance = comp, \RT_teste[0]~I , RT_teste[0], MIPS_Multiciclo, 1
instance = comp, \RT_teste[1]~I , RT_teste[1], MIPS_Multiciclo, 1
instance = comp, \RT_teste[2]~I , RT_teste[2], MIPS_Multiciclo, 1
instance = comp, \RT_teste[3]~I , RT_teste[3], MIPS_Multiciclo, 1
instance = comp, \RT_teste[4]~I , RT_teste[4], MIPS_Multiciclo, 1
instance = comp, \RD_teste[0]~I , RD_teste[0], MIPS_Multiciclo, 1
instance = comp, \RD_teste[1]~I , RD_teste[1], MIPS_Multiciclo, 1
instance = comp, \RD_teste[2]~I , RD_teste[2], MIPS_Multiciclo, 1
instance = comp, \RD_teste[3]~I , RD_teste[3], MIPS_Multiciclo, 1
instance = comp, \RD_teste[4]~I , RD_teste[4], MIPS_Multiciclo, 1
instance = comp, \REg_Write3_5[0]~I , REg_Write3_5[0], MIPS_Multiciclo, 1
instance = comp, \REg_Write3_5[1]~I , REg_Write3_5[1], MIPS_Multiciclo, 1
instance = comp, \REg_Write3_5[2]~I , REg_Write3_5[2], MIPS_Multiciclo, 1
instance = comp, \REg_Write3_5[3]~I , REg_Write3_5[3], MIPS_Multiciclo, 1
instance = comp, \REg_Write3_5[4]~I , REg_Write3_5[4], MIPS_Multiciclo, 1
instance = comp, \imm[0]~I , imm[0], MIPS_Multiciclo, 1
instance = comp, \imm[1]~I , imm[1], MIPS_Multiciclo, 1
instance = comp, \imm[2]~I , imm[2], MIPS_Multiciclo, 1
instance = comp, \imm[3]~I , imm[3], MIPS_Multiciclo, 1
instance = comp, \imm[4]~I , imm[4], MIPS_Multiciclo, 1
instance = comp, \imm[5]~I , imm[5], MIPS_Multiciclo, 1
instance = comp, \imm[6]~I , imm[6], MIPS_Multiciclo, 1
instance = comp, \imm[7]~I , imm[7], MIPS_Multiciclo, 1
instance = comp, \imm[8]~I , imm[8], MIPS_Multiciclo, 1
instance = comp, \imm[9]~I , imm[9], MIPS_Multiciclo, 1
instance = comp, \imm[10]~I , imm[10], MIPS_Multiciclo, 1
instance = comp, \imm[11]~I , imm[11], MIPS_Multiciclo, 1
instance = comp, \imm[12]~I , imm[12], MIPS_Multiciclo, 1
instance = comp, \imm[13]~I , imm[13], MIPS_Multiciclo, 1
instance = comp, \imm[14]~I , imm[14], MIPS_Multiciclo, 1
instance = comp, \imm[15]~I , imm[15], MIPS_Multiciclo, 1
instance = comp, \A_teste[0]~I , A_teste[0], MIPS_Multiciclo, 1
instance = comp, \A_teste[1]~I , A_teste[1], MIPS_Multiciclo, 1
instance = comp, \A_teste[2]~I , A_teste[2], MIPS_Multiciclo, 1
instance = comp, \A_teste[3]~I , A_teste[3], MIPS_Multiciclo, 1
instance = comp, \A_teste[4]~I , A_teste[4], MIPS_Multiciclo, 1
instance = comp, \A_teste[5]~I , A_teste[5], MIPS_Multiciclo, 1
instance = comp, \A_teste[6]~I , A_teste[6], MIPS_Multiciclo, 1
instance = comp, \A_teste[7]~I , A_teste[7], MIPS_Multiciclo, 1
instance = comp, \A_teste[8]~I , A_teste[8], MIPS_Multiciclo, 1
instance = comp, \A_teste[9]~I , A_teste[9], MIPS_Multiciclo, 1
instance = comp, \A_teste[10]~I , A_teste[10], MIPS_Multiciclo, 1
instance = comp, \A_teste[11]~I , A_teste[11], MIPS_Multiciclo, 1
instance = comp, \A_teste[12]~I , A_teste[12], MIPS_Multiciclo, 1
instance = comp, \A_teste[13]~I , A_teste[13], MIPS_Multiciclo, 1
instance = comp, \A_teste[14]~I , A_teste[14], MIPS_Multiciclo, 1
instance = comp, \A_teste[15]~I , A_teste[15], MIPS_Multiciclo, 1
instance = comp, \A_teste[16]~I , A_teste[16], MIPS_Multiciclo, 1
instance = comp, \A_teste[17]~I , A_teste[17], MIPS_Multiciclo, 1
instance = comp, \A_teste[18]~I , A_teste[18], MIPS_Multiciclo, 1
instance = comp, \A_teste[19]~I , A_teste[19], MIPS_Multiciclo, 1
instance = comp, \A_teste[20]~I , A_teste[20], MIPS_Multiciclo, 1
instance = comp, \A_teste[21]~I , A_teste[21], MIPS_Multiciclo, 1
instance = comp, \A_teste[22]~I , A_teste[22], MIPS_Multiciclo, 1
instance = comp, \A_teste[23]~I , A_teste[23], MIPS_Multiciclo, 1
instance = comp, \A_teste[24]~I , A_teste[24], MIPS_Multiciclo, 1
instance = comp, \A_teste[25]~I , A_teste[25], MIPS_Multiciclo, 1
instance = comp, \A_teste[26]~I , A_teste[26], MIPS_Multiciclo, 1
instance = comp, \A_teste[27]~I , A_teste[27], MIPS_Multiciclo, 1
instance = comp, \A_teste[28]~I , A_teste[28], MIPS_Multiciclo, 1
instance = comp, \A_teste[29]~I , A_teste[29], MIPS_Multiciclo, 1
instance = comp, \A_teste[30]~I , A_teste[30], MIPS_Multiciclo, 1
instance = comp, \A_teste[31]~I , A_teste[31], MIPS_Multiciclo, 1
instance = comp, \B_teste[0]~I , B_teste[0], MIPS_Multiciclo, 1
instance = comp, \B_teste[1]~I , B_teste[1], MIPS_Multiciclo, 1
instance = comp, \B_teste[2]~I , B_teste[2], MIPS_Multiciclo, 1
instance = comp, \B_teste[3]~I , B_teste[3], MIPS_Multiciclo, 1
instance = comp, \B_teste[4]~I , B_teste[4], MIPS_Multiciclo, 1
instance = comp, \B_teste[5]~I , B_teste[5], MIPS_Multiciclo, 1
instance = comp, \B_teste[6]~I , B_teste[6], MIPS_Multiciclo, 1
instance = comp, \B_teste[7]~I , B_teste[7], MIPS_Multiciclo, 1
instance = comp, \B_teste[8]~I , B_teste[8], MIPS_Multiciclo, 1
instance = comp, \B_teste[9]~I , B_teste[9], MIPS_Multiciclo, 1
instance = comp, \B_teste[10]~I , B_teste[10], MIPS_Multiciclo, 1
instance = comp, \B_teste[11]~I , B_teste[11], MIPS_Multiciclo, 1
instance = comp, \B_teste[12]~I , B_teste[12], MIPS_Multiciclo, 1
instance = comp, \B_teste[13]~I , B_teste[13], MIPS_Multiciclo, 1
instance = comp, \B_teste[14]~I , B_teste[14], MIPS_Multiciclo, 1
instance = comp, \B_teste[15]~I , B_teste[15], MIPS_Multiciclo, 1
instance = comp, \B_teste[16]~I , B_teste[16], MIPS_Multiciclo, 1
instance = comp, \B_teste[17]~I , B_teste[17], MIPS_Multiciclo, 1
instance = comp, \B_teste[18]~I , B_teste[18], MIPS_Multiciclo, 1
instance = comp, \B_teste[19]~I , B_teste[19], MIPS_Multiciclo, 1
instance = comp, \B_teste[20]~I , B_teste[20], MIPS_Multiciclo, 1
instance = comp, \B_teste[21]~I , B_teste[21], MIPS_Multiciclo, 1
instance = comp, \B_teste[22]~I , B_teste[22], MIPS_Multiciclo, 1
instance = comp, \B_teste[23]~I , B_teste[23], MIPS_Multiciclo, 1
instance = comp, \B_teste[24]~I , B_teste[24], MIPS_Multiciclo, 1
instance = comp, \B_teste[25]~I , B_teste[25], MIPS_Multiciclo, 1
instance = comp, \B_teste[26]~I , B_teste[26], MIPS_Multiciclo, 1
instance = comp, \B_teste[27]~I , B_teste[27], MIPS_Multiciclo, 1
instance = comp, \B_teste[28]~I , B_teste[28], MIPS_Multiciclo, 1
instance = comp, \B_teste[29]~I , B_teste[29], MIPS_Multiciclo, 1
instance = comp, \B_teste[30]~I , B_teste[30], MIPS_Multiciclo, 1
instance = comp, \B_teste[31]~I , B_teste[31], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[0]~I , datA_Write2_teste[0], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[1]~I , datA_Write2_teste[1], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[2]~I , datA_Write2_teste[2], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[3]~I , datA_Write2_teste[3], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[4]~I , datA_Write2_teste[4], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[5]~I , datA_Write2_teste[5], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[6]~I , datA_Write2_teste[6], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[7]~I , datA_Write2_teste[7], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[8]~I , datA_Write2_teste[8], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[9]~I , datA_Write2_teste[9], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[10]~I , datA_Write2_teste[10], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[11]~I , datA_Write2_teste[11], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[12]~I , datA_Write2_teste[12], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[13]~I , datA_Write2_teste[13], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[14]~I , datA_Write2_teste[14], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[15]~I , datA_Write2_teste[15], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[16]~I , datA_Write2_teste[16], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[17]~I , datA_Write2_teste[17], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[18]~I , datA_Write2_teste[18], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[19]~I , datA_Write2_teste[19], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[20]~I , datA_Write2_teste[20], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[21]~I , datA_Write2_teste[21], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[22]~I , datA_Write2_teste[22], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[23]~I , datA_Write2_teste[23], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[24]~I , datA_Write2_teste[24], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[25]~I , datA_Write2_teste[25], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[26]~I , datA_Write2_teste[26], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[27]~I , datA_Write2_teste[27], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[28]~I , datA_Write2_teste[28], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[29]~I , datA_Write2_teste[29], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[30]~I , datA_Write2_teste[30], MIPS_Multiciclo, 1
instance = comp, \datA_Write2_teste[31]~I , datA_Write2_teste[31], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[0]~I , RDM_out_teste[0], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[1]~I , RDM_out_teste[1], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[2]~I , RDM_out_teste[2], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[3]~I , RDM_out_teste[3], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[4]~I , RDM_out_teste[4], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[5]~I , RDM_out_teste[5], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[6]~I , RDM_out_teste[6], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[7]~I , RDM_out_teste[7], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[8]~I , RDM_out_teste[8], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[9]~I , RDM_out_teste[9], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[10]~I , RDM_out_teste[10], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[11]~I , RDM_out_teste[11], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[12]~I , RDM_out_teste[12], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[13]~I , RDM_out_teste[13], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[14]~I , RDM_out_teste[14], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[15]~I , RDM_out_teste[15], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[16]~I , RDM_out_teste[16], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[17]~I , RDM_out_teste[17], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[18]~I , RDM_out_teste[18], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[19]~I , RDM_out_teste[19], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[20]~I , RDM_out_teste[20], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[21]~I , RDM_out_teste[21], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[22]~I , RDM_out_teste[22], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[23]~I , RDM_out_teste[23], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[24]~I , RDM_out_teste[24], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[25]~I , RDM_out_teste[25], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[26]~I , RDM_out_teste[26], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[27]~I , RDM_out_teste[27], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[28]~I , RDM_out_teste[28], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[29]~I , RDM_out_teste[29], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[30]~I , RDM_out_teste[30], MIPS_Multiciclo, 1
instance = comp, \RDM_out_teste[31]~I , RDM_out_teste[31], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[0]~I , Endereco_MEM_teste[0], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[1]~I , Endereco_MEM_teste[1], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[2]~I , Endereco_MEM_teste[2], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[3]~I , Endereco_MEM_teste[3], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[4]~I , Endereco_MEM_teste[4], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[5]~I , Endereco_MEM_teste[5], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[6]~I , Endereco_MEM_teste[6], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[7]~I , Endereco_MEM_teste[7], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[8]~I , Endereco_MEM_teste[8], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[9]~I , Endereco_MEM_teste[9], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[10]~I , Endereco_MEM_teste[10], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[11]~I , Endereco_MEM_teste[11], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[12]~I , Endereco_MEM_teste[12], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[13]~I , Endereco_MEM_teste[13], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[14]~I , Endereco_MEM_teste[14], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[15]~I , Endereco_MEM_teste[15], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[16]~I , Endereco_MEM_teste[16], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[17]~I , Endereco_MEM_teste[17], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[18]~I , Endereco_MEM_teste[18], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[19]~I , Endereco_MEM_teste[19], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[20]~I , Endereco_MEM_teste[20], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[21]~I , Endereco_MEM_teste[21], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[22]~I , Endereco_MEM_teste[22], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[23]~I , Endereco_MEM_teste[23], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[24]~I , Endereco_MEM_teste[24], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[25]~I , Endereco_MEM_teste[25], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[26]~I , Endereco_MEM_teste[26], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[27]~I , Endereco_MEM_teste[27], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[28]~I , Endereco_MEM_teste[28], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[29]~I , Endereco_MEM_teste[29], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[30]~I , Endereco_MEM_teste[30], MIPS_Multiciclo, 1
instance = comp, \Endereco_MEM_teste[31]~I , Endereco_MEM_teste[31], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[0]~I , Reg_Write3_teste[0], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[1]~I , Reg_Write3_teste[1], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[2]~I , Reg_Write3_teste[2], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[3]~I , Reg_Write3_teste[3], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[4]~I , Reg_Write3_teste[4], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[5]~I , Reg_Write3_teste[5], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[6]~I , Reg_Write3_teste[6], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[7]~I , Reg_Write3_teste[7], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[8]~I , Reg_Write3_teste[8], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[9]~I , Reg_Write3_teste[9], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[10]~I , Reg_Write3_teste[10], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[11]~I , Reg_Write3_teste[11], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[12]~I , Reg_Write3_teste[12], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[13]~I , Reg_Write3_teste[13], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[14]~I , Reg_Write3_teste[14], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[15]~I , Reg_Write3_teste[15], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[16]~I , Reg_Write3_teste[16], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[17]~I , Reg_Write3_teste[17], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[18]~I , Reg_Write3_teste[18], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[19]~I , Reg_Write3_teste[19], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[20]~I , Reg_Write3_teste[20], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[21]~I , Reg_Write3_teste[21], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[22]~I , Reg_Write3_teste[22], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[23]~I , Reg_Write3_teste[23], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[24]~I , Reg_Write3_teste[24], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[25]~I , Reg_Write3_teste[25], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[26]~I , Reg_Write3_teste[26], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[27]~I , Reg_Write3_teste[27], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[28]~I , Reg_Write3_teste[28], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[29]~I , Reg_Write3_teste[29], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[30]~I , Reg_Write3_teste[30], MIPS_Multiciclo, 1
instance = comp, \Reg_Write3_teste[31]~I , Reg_Write3_teste[31], MIPS_Multiciclo, 1
instance = comp, \OrigBAlu_teste[0]~I , OrigBAlu_teste[0], MIPS_Multiciclo, 1
instance = comp, \OrigBAlu_teste[1]~I , OrigBAlu_teste[1], MIPS_Multiciclo, 1
instance = comp, \louD_teste~I , louD_teste, MIPS_Multiciclo, 1
instance = comp, \MemparaReg_teste~I , MemparaReg_teste, MIPS_Multiciclo, 1
instance = comp, \EscreveReg_teste~I , EscreveReg_teste, MIPS_Multiciclo, 1
instance = comp, \regDST_test~I , regDST_test, MIPS_Multiciclo, 1
instance = comp, \EnablePC_teste~I , EnablePC_teste, MIPS_Multiciclo, 1
instance = comp, \is_bgez_teste~I , is_bgez_teste, MIPS_Multiciclo, 1
instance = comp, \op_alu_test[0]~I , op_alu_test[0], MIPS_Multiciclo, 1
instance = comp, \op_alu_test[1]~I , op_alu_test[1], MIPS_Multiciclo, 1
instance = comp, \op_alu_test[2]~I , op_alu_test[2], MIPS_Multiciclo, 1
instance = comp, \op_alu_test[3]~I , op_alu_test[3], MIPS_Multiciclo, 1
