# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../UART_transmitter.srcs/sources_1/new/FSM.v" \
"../../../../UART_transmitter.srcs/sources_1/new/UART.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v" \
"../../../../../../../../Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v" \
"../../../../UART_transmitter.srcs/sources_1/new/UART_transmitter.v" \
"../../../../UART_transmitter.srcs/sources_1/new/baud_gen.v" \
"../../../../UART_transmitter.srcs/sources_1/new/input_register.v" \
"../../../../UART_transmitter.srcs/sources_1/new/FSM_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
