{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626779553541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626779553541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 14:12:33 2021 " "Processing started: Tue Jul 20 14:12:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626779553541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779553541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779553541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626779553791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626779553791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_4_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4_main " "Found entity 1: Project_4_main" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626779578771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779578771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count3.v 1 1 " "Found 1 design units, including 1 entities, in source file count3.v" { { "Info" "ISGN_ENTITY_NAME" "1 count3 " "Found entity 1: count3" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626779578771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779578771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "E:/Verilog/Project_4/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626779578771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779578771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count3 " "Elaborating entity \"count3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626779578786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s count3.v(29) " "Output port \"s\" at count3.v(29) has no driver" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1626779578786 "|count3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[4\] GND " "Pin \"s\[4\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[5\] GND " "Pin \"s\[5\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[6\] GND " "Pin \"s\[6\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[7\] GND " "Pin \"s\[7\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[8\] GND " "Pin \"s\[8\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[9\] GND " "Pin \"s\[9\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[10\] GND " "Pin \"s\[10\]\" is stuck at GND" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626779579067 "|count3|s[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1626779579067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626779579145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626779579145 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[0\] " "No output dependent on input pin \"m\[0\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[1\] " "No output dependent on input pin \"m\[1\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[2\] " "No output dependent on input pin \"m\[2\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[3\] " "No output dependent on input pin \"m\[3\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[4\] " "No output dependent on input pin \"m\[4\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[5\] " "No output dependent on input pin \"m\[5\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[6\] " "No output dependent on input pin \"m\[6\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[7\] " "No output dependent on input pin \"m\[7\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[8\] " "No output dependent on input pin \"m\[8\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[9\] " "No output dependent on input pin \"m\[9\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m\[10\] " "No output dependent on input pin \"m\[10\]\"" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1626779579161 "|count3|m[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1626779579161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626779579161 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626779579161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626779579161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626779579161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 14:12:59 2021 " "Processing ended: Tue Jul 20 14:12:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626779579161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626779579161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626779579161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626779579161 ""}
