#Start recording tcl command: 7/6/2025 10:58:06
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing; Project name: clk_routing
prj_project open "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.ldf"
prj_run Synthesis -impl clk_routing -task Synplify_Synthesis
prj_run Synthesis -impl clk_routing
prj_run Synthesis -impl clk_routing
#Stop recording: 7/6/2025 11:16:32
