5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm7.vcd -o fsm7.cdd -v fsm7.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm7.v 1 67 1
2 1 16 110013 24 1 c 0 0 clk
2 2 16 9000f 0 2a 1000 0 0 1 34 2
2 3 16 90013 37 27 100a 1 2 1 34 2
2 4 16 34003d 5 1 c 0 0 next_state
2 5 16 270030 1 32 4 0 0 STATE_IDLE
2 6 16 1f0030 7 1a 10cc 4 5 2 34 330a
2 7 16 1f0023 2 1 c 0 0 reset
2 8 16 1f003d 7 19 11cc 6 7 2 34 330a
2 9 16 16001a 0 1 400 0 0 state
2 10 16 16003d 12 38 e 8 9
2 11 27 230026 3 1 c 0 0 tail
2 12 27 230026 0 2a 1000 0 0 1 34 2
2 13 27 230026 3 29 1008 11 12 1 34 2
2 14 27 1a001e 3 1 c 0 0 valid
2 15 27 1a001e 0 2a 1000 0 0 1 34 2
2 16 27 1a001e 3 29 1008 14 15 1 34 2
2 17 27 120015 3 1 c 0 0 head
2 18 27 120015 0 2a 1000 0 0 1 34 2
2 19 27 120015 3 29 1008 17 18 1 34 2
2 20 27 9000d 5 1 c 0 0 state
2 21 27 9000d 0 2a 1000 0 0 2 34 a
2 22 27 9000d 5 29 1008 20 21 1 34 2
2 23 27 90015 6 2b 1008 19 22 1 34 2
2 24 27 9001e 6 2b 1008 16 23 1 34 2
2 25 27 90026 d 2b 100a 13 24 1 34 2
2 26 28 20006 6 3d 5002 0 0 1 34 2 $u0
2 27 62 8000c 1 3d 5002 0 0 1 34 2 $u2
2 28 0 0 5 1 e 0 0 next_state
2 29 0 0 5 1 e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 33 0
1 STATE_HEAD 0 80000 1 0 31 0 2 33 1
1 STATE_DATA 0 80000 1 0 31 0 2 33 4
1 STATE_TAIL 0 80000 1 0 31 0 2 33 5
1 clk 8 83000b 1 0 0 0 1 33 1102
1 reset 9 3000b 1 0 0 0 1 33 1002
1 head 10 3000b 1 0 0 0 1 33 1102
1 tail 11 3000b 1 0 0 0 1 33 1102
1 valid 12 3000b 1 0 0 0 1 33 1102
1 state 13 3000b 1 0 1 0 2 33 330a
1 next_state 14 83000b 1 0 1 0 2 33 330a
4 29 f 29 29
4 28 f 28 28
4 10 6 3 3
4 3 1 10 0
4 26 6 25 0
4 25 1 26 0
4 27 1 0 0
6 29 28 1 02,08,08,0181,01,8103,038005,0580060106
3 1 main.$u0 "main.$u0" fsm7.v 0 35 1
2 30 30 5000e 1 32 4 0 0 STATE_IDLE
2 31 29 9000d d 1 e 0 0 state
2 32 30 0 6 2d 114e 30 31 1 34 1102
2 33 31 5000e 1 32 8 0 0 STATE_HEAD
2 34 31 0 3 2d 120e 33 31 1 34 1102
2 35 32 5000e 1 32 8 0 0 STATE_DATA
2 36 32 0 2 2d 1206 35 31 1 34 102
2 37 33 5000e 1 32 8 0 0 STATE_TAIL
2 38 33 0 2 2d 120e 37 31 1 34 1102
2 39 33 3d0046 1 32 4 0 0 STATE_IDLE
2 40 33 300039 1 32 8 0 0 STATE_HEAD
2 41 33 1f0039 1 1a 1104 39 40 2 34 30a
2 42 33 28002b 1 1 4 0 0 head
2 43 33 200024 1 1 4 0 0 valid
2 44 33 20002b 1 8 1044 42 43 1 34 1102
2 45 33 1f0046 1 19 1044 41 44 2 34 30a
2 46 33 12001b 0 1 400 0 0 next_state
2 47 33 120046 1 37 6 45 46
2 48 32 3d0046 0 32 10 0 0 STATE_DATA
2 49 32 300039 0 32 10 0 0 STATE_TAIL
2 50 32 1f0039 0 1a 1030 48 49 2 34 a
2 51 32 28002b 0 1 10 0 0 tail
2 52 32 200024 0 1 10 0 0 valid
2 53 32 20002b 0 8 1030 51 52 1 34 2
2 54 32 1f0046 0 19 1030 50 53 2 34 a
2 55 32 12001b 0 1 400 0 0 next_state
2 56 32 120046 0 37 22 54 55
2 57 31 3d0046 1 32 8 0 0 STATE_DATA
2 58 31 300039 1 32 8 0 0 STATE_TAIL
2 59 31 1f0039 1 1a 1208 57 58 2 34 300a
2 60 31 28002b 1 1 18 0 0 tail
2 61 31 200024 1 1 18 0 0 valid
2 62 31 20002b 1 8 1238 60 61 1 34 10002
2 63 31 1f0046 1 19 1238 59 62 2 34 300a
2 64 31 12001b 0 1 400 0 0 next_state
2 65 31 120046 1 37 2a 63 64
2 66 30 3d0046 1 32 4 0 0 STATE_IDLE
2 67 30 300039 1 32 8 0 0 STATE_HEAD
2 68 30 1f0039 3 1a 110c 66 67 2 34 130a
2 69 30 28002b 3 1 c 0 0 head
2 70 30 200024 3 1 c 0 0 valid
2 71 30 20002b 3 8 124c 69 70 1 34 11102
2 72 30 1f0046 3 19 124c 68 71 2 34 130a
2 73 30 12001b 0 1 400 0 0 next_state
2 74 30 120046 3 37 e 72 73
4 47 0 0 0
4 38 0 47 0
4 56 0 0 0
4 36 0 56 38
4 65 0 0 0
4 34 0 65 36
4 74 0 0 0
4 32 11 74 34
3 1 main.$u1 "main.$u1" fsm7.v 0 60 1
3 1 main.$u2 "main.$u2" fsm7.v 0 65 1
2 75 63 7000a 1 0 1004 0 0 1 36 0
2 76 63 10003 0 1 400 0 0 clk
2 77 63 1000a 1 37 6 75 76
2 78 64 120012 1 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 79 64 100013 47 2c 900a 78 0 32 34 aa aa aa aa aa aa aa aa
2 80 64 1c001e 23 1 1c 0 0 clk
2 81 64 1b001b 23 1b 102c 80 0 1 34 1102
2 82 64 150017 0 1 400 0 0 clk
2 83 64 15001e 23 37 2e 81 82
4 83 6 79 79
4 79 0 83 0
4 77 11 79 79
