# Clock
### 25% duty cycle, 40ns Time period:
```
$ iverilog Clk.v
$ vvp a.out
```
