$date
	Mon Oct  3 11:38:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SequenceDetector_tb $end
$var wire 1 ! out_seq $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var reg 3 % NS [0:2] $end
$var reg 3 & PS [0:2] $end
$var reg 1 ! out_seq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0x %
1$
x#
0"
0!
$end
#2
b0 %
0#
#5
1"
#10
0"
0$
#12
b1 %
1#
#15
b1 &
1"
#20
0"
#22
b10 %
0#
#25
b0 %
b10 &
1"
#30
0"
#32
b11 %
1#
#35
b1 %
b11 &
1"
#40
0"
#42
b100 %
0#
#45
b0 %
b100 &
1"
#50
0"
#52
b101 %
1#
#55
b1 %
b101 &
1"
#60
0"
#62
1!
b100 %
0#
#65
0!
b0 %
b100 &
1"
#70
0"
#72
b101 %
1#
#75
b1 %
b101 &
1"
#80
0"
#82
1!
b100 %
0#
#85
0!
b0 %
b100 &
1"
#90
0"
#92
b101 %
1#
#95
b1 %
b101 &
1"
#100
0"
#102
1!
b100 %
0#
#105
0!
b0 %
b100 &
1"
#110
0"
#112
b101 %
1#
#115
b1 %
b101 &
1"
#120
0"
#122
1!
b100 %
0#
#125
0!
b0 %
b100 &
1"
#130
0"
#132
b101 %
1#
#135
b1 %
b101 &
1"
#140
0"
#142
1!
b100 %
0#
#145
0!
b0 %
b100 &
1"
#150
0"
#152
b101 %
1#
#155
b1 %
b101 &
1"
#160
0"
#162
1!
b100 %
0#
#165
0!
b0 %
b100 &
1"
#170
0"
#172
b101 %
1#
#175
b1 %
b101 &
1"
#180
0"
#185
b1 &
1"
#190
0"
#195
1"
#200
0"
#202
b10 %
0#
#205
b0 %
b10 &
1"
#210
0"
#212
b11 %
1#
#215
b1 %
b11 &
1"
#220
0"
#222
b100 %
0#
#225
b0 %
b100 &
1"
#230
0"
#232
b101 %
1#
#235
b1 %
b101 &
1"
#240
0"
#242
1!
b100 %
0#
#245
0!
b0 %
b100 &
1"
#250
0"
#255
b0 &
1"
#260
0"
#262
