

================================================================
== Vitis HLS Report for 'poly_mul_fft_1'
================================================================
* Date:           Mon Mar  4 11:09:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|      817|  0.100 us|  81.700 us|    1|  817|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_511_1  |        0|      816|         8|          -|          -|  0 ~ 102|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    428|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   50|    1708|   4314|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|     494|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   50|    2202|   4924|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   22|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_full_dsp_1_U280  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U281   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U282   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U283   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U284   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|  11|  256|   546|    0|
    |dsub_64ns_64ns_64_2_full_dsp_1_U279  |dsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                |                                |        0|  50| 1708|  4314|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln515_1_fu_268_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln515_fu_248_p2    |         +|   0|  0|   20|          15|          15|
    |add_ln516_1_fu_292_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln516_2_fu_346_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln516_fu_279_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln517_1_fu_360_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln517_fu_307_p2    |         +|   0|  0|   20|          15|          15|
    |add_ln518_1_fu_374_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln518_fu_322_p2    |         +|   0|  0|   20|          15|          15|
    |u_198_fu_234_p2        |         +|   0|  0|   70|          63|           1|
    |icmp_ln511_fu_229_p2   |      icmp|   0|  0|   28|          63|          63|
    |n_fu_191_p2            |       shl|   0|  0|  182|           1|          64|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  428|         251|         204|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  53|         10|    1|         10|
    |u_02_fu_64      |   9|          2|   63|        126|
    |vla18_address0  |  37|          7|   13|         91|
    |vla18_address1  |  37|          7|   13|         91|
    |vla18_d0        |  14|          3|   32|         96|
    |vla18_d1        |  14|          3|   32|         96|
    |vla18_we0       |   9|          2|    4|          8|
    |vla18_we1       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 182|         36|  162|        526|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   9|   0|    9|          0|
    |fpct_d_im_reg_639       |  64|   0|   64|          0|
    |trunc_ln10_reg_497      |  12|   0|   12|          0|
    |trunc_ln12_reg_522      |  13|   0|   13|          0|
    |trunc_ln13_reg_528      |  13|   0|   13|          0|
    |trunc_ln516_2_reg_516   |  13|   0|   13|          0|
    |trunc_ln_reg_492        |  63|   0|   63|          0|
    |u_02_fu_64              |  63|   0|   63|          0|
    |vla18_addr_302_reg_511  |  13|   0|   13|          0|
    |vla18_addr_303_reg_544  |  13|   0|   13|          0|
    |vla18_addr_304_reg_550  |  13|   0|   13|          0|
    |vla18_addr_reg_505      |  13|   0|   13|          0|
    |vla18_load_203_reg_539  |  32|   0|   32|          0|
    |vla18_load_204_reg_555  |  32|   0|   32|          0|
    |vla18_load_205_reg_560  |  32|   0|   32|          0|
    |vla18_load_206_reg_575  |  32|   0|   32|          0|
    |vla18_load_207_reg_580  |  32|   0|   32|          0|
    |vla18_load_reg_534      |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 494|   0|  494|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  poly_mul_fft.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|           vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|           vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|           vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|           vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|           vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|           vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|           vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|           vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|           vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|           vla18|         array|
|a               |   in|   15|     ap_none|               a|        scalar|
|b               |   in|   15|     ap_none|               b|        scalar|
|logn            |   in|   32|     ap_none|            logn|        scalar|
+----------------+-----+-----+------------+----------------+--------------+

