{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3860 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3860 -y 240 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 340 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 240 -y 120 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 630 -y 670 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1000 -y 350 -defaultsOSRD
preplace inst timer2_0 -pg 1 -lvl 4 -x 1480 -y 360 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1000 -y 490 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 3 -x 1000 -y 970 -defaultsOSRD
preplace inst bram_port_selector_0 -pg 1 -lvl 4 -x 1480 -y 510 -defaultsOSRD
preplace inst bram_port_selector_1 -pg 1 -lvl 4 -x 1480 -y 690 -defaultsOSRD
preplace inst dual_bram_0 -pg 1 -lvl 3 -x 1000 -y 730 -defaultsOSRD
preplace inst bram_port_selector_2 -pg 1 -lvl 4 -x 1480 -y 870 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 3 -x 1000 -y 1140 -defaultsOSRD
preplace inst bram_port_selector_3 -pg 1 -lvl 4 -x 1480 -y 1050 -defaultsOSRD
preplace inst poly_tomont_0 -pg 1 -lvl 5 -x 2090 -y 460 -defaultsOSRD
preplace inst polyvec_reduce_0 -pg 1 -lvl 5 -x 2090 -y 770 -defaultsOSRD
preplace inst fqmul_0 -pg 1 -lvl 6 -x 2810 -y 750 -defaultsOSRD
preplace inst fqmul_1 -pg 1 -lvl 6 -x 2810 -y 950 -defaultsOSRD
preplace inst fqmul_2 -pg 1 -lvl 6 -x 2810 -y 1150 -defaultsOSRD
preplace inst fqmul_3 -pg 1 -lvl 6 -x 2810 -y 1350 -defaultsOSRD
preplace inst fqmul_4 -pg 1 -lvl 6 -x 2810 -y 1550 -defaultsOSRD
preplace inst fqmul_5 -pg 1 -lvl 6 -x 2810 -y 1750 -defaultsOSRD
preplace inst double_signal_multip_0 -pg 1 -lvl 7 -x 3360 -y 470 -defaultsOSRD
preplace inst double_signal_multip_1 -pg 1 -lvl 7 -x 3360 -y 690 -defaultsOSRD
preplace inst double_signal_multip_2 -pg 1 -lvl 7 -x 3360 -y 910 -defaultsOSRD
preplace inst double_signal_multip_3 -pg 1 -lvl 7 -x 3360 -y 1130 -defaultsOSRD
preplace inst double_signal_multip_4 -pg 1 -lvl 7 -x 3360 -y 1350 -defaultsOSRD
preplace inst double_signal_multip_5 -pg 1 -lvl 7 -x 3360 -y 1570 -defaultsOSRD
preplace inst double_signal_multip_6 -pg 1 -lvl 7 -x 3360 -y 1790 -defaultsOSRD
preplace inst double_signal_multip_7 -pg 1 -lvl 7 -x 3360 -y 2010 -defaultsOSRD
preplace inst montgomery_reduction_0 -pg 1 -lvl 8 -x 3610 -y 460 -defaultsOSRD
preplace inst montgomery_reduction_1 -pg 1 -lvl 8 -x 3610 -y 680 -defaultsOSRD
preplace inst montgomery_reduction_2 -pg 1 -lvl 8 -x 3610 -y 900 -defaultsOSRD
preplace inst montgomery_reduction_3 -pg 1 -lvl 8 -x 3610 -y 1120 -defaultsOSRD
preplace inst montgomery_reduction_4 -pg 1 -lvl 8 -x 3610 -y 1340 -defaultsOSRD
preplace inst montgomery_reduction_5 -pg 1 -lvl 8 -x 3610 -y 1560 -defaultsOSRD
preplace inst barrett_reduce_0 -pg 1 -lvl 8 -x 3610 -y 1780 -defaultsOSRD
preplace inst barrett_reduce_1 -pg 1 -lvl 8 -x 3610 -y 2000 -defaultsOSRD
preplace inst polyvec_basemul_acc_0 -pg 1 -lvl 5 -x 2090 -y 1220 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 460 270 790 190 N 190 1740
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 20 450
preplace netloc axi_gpio_0_gpio_io_o 1 3 1 N 370
preplace netloc timer2_0_count 1 3 2 1150 170 1660
preplace netloc poly_tomont_0_busy 1 3 3 1140 150 NJ 150 2310
preplace netloc axi_gpio_2_gpio_io_o 1 3 2 1170 180 1750J
preplace netloc axi_gpio_1_gpio_io_o 1 3 2 1180 280 1710
preplace netloc axi_gpio_2_gpio2_io_o 1 3 2 1200J 290 1720
preplace netloc polyvec_reduce_0_busy 1 3 3 1160J 160 NJ 160 2390
preplace netloc axi_gpio_3_gpio_io_o 1 3 2 NJ 1160 1660
preplace netloc polyvec_basemul_acc_0_busy 1 3 3 1210J 1150 1670 1550 2270
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 30 480 480 400 810 270 1190 220 1730 600 2440 580 3180 350 3490
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul0 1 5 1 2520 740n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul0 1 5 1 2530 760n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul1 1 5 1 2550 940n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul1 1 5 1 2560 960n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul2 1 5 1 2610 1140n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul2 1 5 1 2620 1160n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul3 1 5 1 2420 1230n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul3 1 5 1 2410 1250n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul4 1 5 1 2390 1290n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul4 1 5 1 2380 1310n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul5 1 5 1 2360 1350n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul5 1 5 1 2350 1370n
preplace netloc poly_tomont_0_do_lower_mont 1 5 2 2620 430 NJ
preplace netloc poly_tomont_0_en_lower_mont 1 5 2 2620 450 NJ
preplace netloc poly_tomont_0_valid_out_lower_mont 1 5 2 2590 470 NJ
preplace netloc poly_tomont_0_do_upper_mont 1 5 2 2500 560 3190J
preplace netloc poly_tomont_0_en_upper_mont 1 5 2 2460 550 3200J
preplace netloc poly_tomont_0_valid_out_upper_mont 1 5 2 2440 570 3160J
preplace netloc fqmul_0_valid_out_mont 1 6 1 3020 530n
preplace netloc fqmul_0_data_out_mont 1 6 1 3010 490n
preplace netloc fqmul_1_valid_out_mont 1 6 1 3040 750n
preplace netloc fqmul_1_data_out_mont 1 6 1 3030 710n
preplace netloc fqmul_2_valid_out_mont 1 6 1 3070 910n
preplace netloc fqmul_2_data_out_mont 1 6 1 3060 870n
preplace netloc fqmul_3_valid_out_mont 1 6 1 3120 1130n
preplace netloc fqmul_3_data_out_mont 1 6 1 3110 1090n
preplace netloc fqmul_4_valid_out_mont 1 6 1 3170 1350n
preplace netloc fqmul_4_data_out_mont 1 6 1 3160 1310n
preplace netloc fqmul_5_valid_out_mont 1 6 1 3200 1570n
preplace netloc fqmul_5_data_out_mont 1 6 1 3190 1530n
preplace netloc double_signal_multip_0_valid_out 1 7 1 N 460
preplace netloc double_signal_multip_0_data_out 1 7 1 N 480
preplace netloc double_signal_multip_1_valid_out 1 7 1 N 680
preplace netloc double_signal_multip_1_data_out 1 7 1 N 700
preplace netloc double_signal_multip_2_valid_out 1 7 1 N 900
preplace netloc double_signal_multip_2_data_out 1 7 1 N 920
preplace netloc double_signal_multip_3_valid_out 1 7 1 N 1120
preplace netloc double_signal_multip_3_data_out 1 7 1 N 1140
preplace netloc double_signal_multip_4_data_out 1 7 1 N 1360
preplace netloc double_signal_multip_4_valid_out 1 7 1 N 1340
preplace netloc double_signal_multip_5_valid_out 1 7 1 N 1560
preplace netloc double_signal_multip_5_data_out 1 7 1 N 1580
preplace netloc double_signal_multip_6_data_out 1 7 1 N 1800
preplace netloc double_signal_multip_6_valid_out 1 7 1 N 1780
preplace netloc double_signal_multip_7_valid_out 1 7 1 N 2000
preplace netloc double_signal_multip_7_data_out 1 7 1 N 2020
preplace netloc montgomery_reduction_0_valid_out 1 4 5 1900 300 2600J 310 NJ 310 NJ 310 3740
preplace netloc montgomery_reduction_0_data_out 1 4 5 1820 290 2610J 300 NJ 300 NJ 300 3770
preplace netloc montgomery_reduction_1_valid_out 1 4 5 1910 320 2570J 330 NJ 330 NJ 330 3730
preplace netloc montgomery_reduction_1_data_out 1 4 5 1890 310 2580J 320 NJ 320 NJ 320 3760
preplace netloc fqmul_0_data_out 1 4 3 1760 170 NJ 170 3000
preplace netloc fqmul_1_data_out 1 4 3 1770 190 NJ 190 2990
preplace netloc fqmul_2_data_out 1 4 3 1870 1880 NJ 1880 3000
preplace netloc fqmul_3_data_out 1 4 3 1880 1900 NJ 1900 2990
preplace netloc fqmul_4_data_out 1 4 3 1890 1920 NJ 1920 2980
preplace netloc fqmul_5_data_out 1 4 3 1900 1940 NJ 1940 2970
preplace netloc montgomery_reduction_2_valid_out 1 5 4 2640 350 3010J 290 NJ 290 3810
preplace netloc montgomery_reduction_2_data_out 1 5 4 2630 340 NJ 340 NJ 340 3750
preplace netloc montgomery_reduction_3_valid_out 1 5 4 2530 2170 NJ 2170 NJ 2170 3810
preplace netloc montgomery_reduction_3_data_out 1 5 4 2600 2120 3090J 2140 3490J 2120 3760
preplace netloc montgomery_reduction_4_valid_out 1 5 4 2570 2190 NJ 2190 NJ 2190 3800
preplace netloc montgomery_reduction_4_data_out 1 5 4 2630 2180 NJ 2180 NJ 2180 3780
preplace netloc montgomery_reduction_5_valid_out 1 5 4 2590 2210 NJ 2210 NJ 2210 3790
preplace netloc montgomery_reduction_5_data_out 1 5 4 2640 2200 NJ 2200 NJ 2200 3770
preplace netloc barrett_reduce_0_data_out 1 4 5 1780 220 NJ 220 NJ 220 NJ 220 3820
preplace netloc barrett_reduce_1_data_out 1 4 5 1910 1840 2290J 2160 NJ 2160 NJ 2160 3740
preplace netloc Net 1 5 2 2300 1960 3150
preplace netloc polyvec_basemul_acc_0_data0_to_barrett 1 5 2 2330J 1860 3190
preplace netloc polyvec_basemul_acc_0_data1_to_barrett 1 5 2 2310J 1970 2990
preplace netloc polyvec_reduce_0_do_lower_barrett 1 5 2 2470J 620 3130
preplace netloc polyvec_reduce_0_en_lower_barrett 1 5 2 2450J 600 3140
preplace netloc polyvec_reduce_0_valid_out_lower_barrett 1 5 2 2490J 630 3090
preplace netloc polyvec_reduce_0_do_upper_barrett 1 5 2 2460J 590 3100
preplace netloc polyvec_reduce_0_en_upper_barrett 1 5 2 2480J 610 3080
preplace netloc polyvec_reduce_0_valid_out_upper_barrett 1 5 2 2500J 640 3050
preplace netloc barrett_reduce_0_valid_out 1 4 5 1810 1850 2280J 2150 NJ 2150 NJ 2150 3750
preplace netloc barrett_reduce_1_valid_out 1 4 5 1820 1860 2270J 2130 NJ 2130 NJ 2130 3730
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul0 1 5 1 2510 720n
preplace netloc fqmul_0_valid_out 1 4 3 1790 180 NJ 180 2980
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul1 1 5 1 2540 920n
preplace netloc fqmul_1_valid_out 1 4 3 1800 280 NJ 280 2970
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul2 1 5 1 2600 1120n
preplace netloc fqmul_2_valid_out 1 4 3 1860 1870 NJ 1870 3010
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul3 1 5 1 2430 1210n
preplace netloc fqmul_3_valid_out 1 4 3 1830 1910 NJ 1910 3040
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul4 1 5 1 2400 1270n
preplace netloc fqmul_4_valid_out 1 4 3 1840 1930 NJ 1930 3030
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul5 1 5 1 2370 1330n
preplace netloc fqmul_5_valid_out 1 4 3 1850 1950 NJ 1950 3020
preplace netloc polyvec_basemul_acc_0_valid1_to_barrett 1 5 2 2320J 1980 2970
preplace netloc polyvec_basemul_acc_0_valid0_to_barrett 1 5 2 2340J 1890 3200
preplace netloc bram_port_selector_1_BRAM_PORT_MASTER 1 2 3 860 120 NJ 120 1670
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 780 720n
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_A 1 3 3 1250 210 NJ 210 2380
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470 320n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 800 700n
preplace netloc poly_tomont_0_BRAM_PORT_B 1 3 3 1210 200 NJ 200 2290
preplace netloc polyvec_reduce_0_BRAM_PORT_A 1 3 3 1280 260 NJ 260 2280
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_B 1 3 3 1230 250 NJ 250 2350
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N 660
preplace netloc processing_system7_0_DDR 1 1 8 N 260 780 100 N 100 N 100 N 100 N 100 N 100 3830
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_B 1 3 3 1260 230 NJ 230 2370
preplace netloc poly_tomont_0_BRAM_PORT_A 1 3 3 1240 140 NJ 140 2300
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 820 470n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 640
preplace netloc processing_system7_0_FIXED_IO 1 1 8 480 80 N 80 N 80 N 80 N 80 N 80 N 80 3840
preplace netloc bram_port_selector_2_BRAM_PORT_MASTER 1 2 3 830 110 NJ 110 1700
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 800 330n
preplace netloc polyvec_reduce_0_BRAM_PORT_B 1 3 3 1270 270 NJ 270 2270
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_A 1 3 3 1220 240 NJ 240 2360
preplace netloc bram_port_selector_0_BRAM_PORT_MASTER 1 2 3 840 90 N 90 1690
preplace netloc bram_port_selector_3_BRAM_PORT_MASTER 1 2 3 850 130 NJ 130 1680
levelinfo -pg 1 0 240 630 1000 1480 2090 2810 3360 3610 3860
pagesize -pg 1 -db -bbox -sgen 0 0 3980 2220
"
}
{
   "da_ps7_cnt":"1"
}
