// --------------------------------------------------------------------
// Copyright (c) 2007 by Terasic Technologies Inc. 
// --------------------------------------------------------------------
//
// Permission:
//
//   Terasic grants permission to use and modify this code for use
//   in synthesis for all Terasic Development Boards and Altera Development 
//   Kits made by Terasic.  Other use of this code, including the selling 
//   ,duplication, or modification of any portion is strictly prohibited.
//
// Disclaimer:
//
//   This VHDL/Verilog or C/C++ source code is intended as a design reference
//   which illustrates how these types of functions can be implemented.
//   It is the user's responsibility to verify their design for
//   consistency and functionality through the use of formal
//   verification methods.  Terasic provides no warranty regarding the use 
//   or functionality of this code.
//
// --------------------------------------------------------------------
//           
//                     Terasic Technologies Inc
//                     356 Fu-Shin E. Rd Sec. 1. JhuBei City,
//                     HsinChu County, Taiwan
//                     302
//
//                     web: http://www.terasic.com/
//                     email: support@terasic.com
//
// --------------------------------------------------------------------

#ifndef JTAGUART_H_
#define JTAGUART_H_



bool JTAGUART_Open(void);
void JTAGUART_Close(void);
void JTAGUART_ClearInput(void);
bool JTAGUART_Write(alt_u8 *pData, alt_u32 nDataSize);
bool JTAGUART_Read(alt_u8 *pBuffer, alt_u32 nBufferSize, int *prx_len);
bool JTAGUART_ReadWithTimeout(alt_u8 *pBuffer, alt_u32 nBufferSize, int *prx_len, alt_u32 timeout);
bool JTAGUART_NoneBlockingRead(alt_u8 *pBuffer, alt_u32 nBufferSize, int *prx_len);
bool JTAGUART_WriteString(alt_u8 *pString);

#endif /*JTAGUART_H_*/

