<stg><name>down</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="16" to="16">
<condition id="40">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8">
<![CDATA[
_ifconv1:1  %t_V = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8">
<![CDATA[
_ifconv1:4  %side_V_load_4 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:6  %tmp_tr_i = sext i8 %t_V to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:7  %tmp_tr_i_19 = zext i8 %side_V_load_4 to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i_19"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:2  %cp_V_assign = add i8 %t_V, 1

]]></node>
<StgValue><ssdm name="cp_V_assign"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:3  store i8 %cp_V_assign, i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="40" st_id="10" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="42" st_id="11" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="44" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %up_V = sub i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="9">
<![CDATA[
_ifconv1:9  %r_V_11 = trunc i9 %tmp_i to i8

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:11  %tmp_i_cast = sext i8 %r_V_11 to i9

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:12  %tmp_60_i_cast = zext i8 %r_V_9 to i9

]]></node>
<StgValue><ssdm name="tmp_60_i_cast"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:13  %tmp_61_i = icmp eq i9 %tmp_i_cast, %tmp_60_i_cast

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %this_assign_i = select i1 %tmp_61_i, i8 %t_V, i8 -1

]]></node>
<StgValue><ssdm name="this_assign_i"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %this_assign_i, i32 7)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:16  %tmp_i_i = zext i8 %this_assign_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:17  %pp_tile_V_addr_1 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:18  %tile_V = load i8* %pp_tile_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:19  %pp_rot_V_addr_1 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:20  %rot_V = load i2* %pp_rot_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:29  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:30  %tmp_i23_i = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i23_i"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:31  %pp_tile_V_addr_2 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i23_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:32  %tile_V_6 = load i8* %pp_tile_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:33  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i23_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:34  %rot_V_6 = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:18  %tile_V = load i8* %pp_tile_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:20  %rot_V = load i2* %pp_rot_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:21  %r_V_s = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ifconv1:22  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_s)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="10">
<![CDATA[
_ifconv1:23  %tmp_20 = zext i10 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:24  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="8">
<![CDATA[
_ifconv1:25  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="6">
<![CDATA[
_ifconv1:32  %tile_V_6 = load i8* %pp_tile_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="2" op_0_bw="6">
<![CDATA[
_ifconv1:34  %rot_V_6 = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:35  %r_V_1 = xor i2 %rot_V_6, -2

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ifconv1:36  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_6, i2 %r_V_1)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="10">
<![CDATA[
_ifconv1:37  %tmp_22 = zext i10 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:38  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="tiles_V_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="8">
<![CDATA[
_ifconv1:39  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="8">
<![CDATA[
_ifconv1:25  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:26  %tmp_63_i_cast = zext i4 %tiles_V_load to i5

]]></node>
<StgValue><ssdm name="tmp_63_i_cast"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv1:27  %p_i = select i1 %tmp_31, i5 -1, i5 %tmp_63_i_cast

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:28  %p_i_cast = sext i5 %p_i to i8

]]></node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="8">
<![CDATA[
_ifconv1:39  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="5" op_0_bw="4">
<![CDATA[
_ifconv1:40  %tmp_65_i_cast = zext i4 %tiles_V_load_2 to i5

]]></node>
<StgValue><ssdm name="tmp_65_i_cast"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv1:41  %p_5_i = select i1 %tmp_32, i5 -1, i5 %tmp_65_i_cast

]]></node>
<StgValue><ssdm name="p_5_i"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:42  %p_5_i_cast = sext i5 %p_5_i to i8

]]></node>
<StgValue><ssdm name="p_5_i_cast"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:43  %tmp_3 = zext i8 %p_i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:44  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="colours_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="36" op_0_bw="4">
<![CDATA[
_ifconv1:45  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:47  %tmp_5 = zext i8 %p_5_i_cast to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:48  %colours_V_addr_1 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="colours_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="36" op_0_bw="4">
<![CDATA[
_ifconv1:49  %colours_V_load_1 = load i36* %colours_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="36" op_0_bw="36">
<![CDATA[
_ifconv1:0  %possible_V = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="possible_V"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="36" op_0_bw="4">
<![CDATA[
_ifconv1:45  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv1:46  %possible_V_1 = select i1 %tmp_31, i36 -1, i36 %colours_V_load

]]></node>
<StgValue><ssdm name="possible_V_1"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="36" op_0_bw="4">
<![CDATA[
_ifconv1:49  %colours_V_load_1 = load i36* %colours_V_addr_1, align 8

]]></node>
<StgValue><ssdm name="colours_V_load_1"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
_ifconv1:50  %possible_V_2 = select i1 %tmp_32, i36 -1, i36 %colours_V_load_1

]]></node>
<StgValue><ssdm name="possible_V_2"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:51  %lhs_V = zext i8 %side_V_load_4 to i16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:52  %r_V = mul i16 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv1:53  %tmp = and i36 %possible_V, %possible_V_1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:54  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %op2_assign = phi i16 [ 0, %_ifconv1 ], [ %t, %_ifconv ]

]]></node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_8 = icmp ult i16 %op2_assign, %r_V

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65025, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %t = add i16 %op2_assign, 1

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_8, label %_ifconv, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="36" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_s = zext i16 %op2_assign to i36

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:1  %r_V_12 = shl i36 1, %tmp_s

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:2  %tmp3 = and i36 %possible_V_2, %r_V_12

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:3  %r_V_4 = and i36 %tmp3, %tmp

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:4  %tmp_6 = icmp eq i36 %r_V_4, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:5  br i1 %tmp_6, label %0, label %_ifconv2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="8">
<![CDATA[
_ifconv2:0  %tmp_7 = zext i8 %cp_V_assign to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="16">
<![CDATA[
_ifconv2:1  %tmp_33 = trunc i16 %op2_assign to i8

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:2  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv2:3  store i8 %tmp_33, i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:4  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
_ifconv2:5  store i2 0, i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv2:6  %p_2 = xor i36 %r_V_12, -1

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv2:7  %tmp_1 = and i36 %possible_V, %p_2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv2:8  store i36 %tmp_1, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:9  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
