#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 20:02:24 2022
# Process ID: 13156
# Current directory: C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.runs/synth_1
# Command line: vivado.exe -log N_pwm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source N_pwm.tcl
# Log file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.runs/synth_1/N_pwm.vds
# Journal file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source N_pwm.tcl -notrace
Command: synth_design -top N_pwm -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12352 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.965 ; gain = 160.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'N_pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:33]
	Parameter cant_pwm bound to: 8 - type: integer 
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:20]
	Parameter cnt_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter_Nbits' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:6' bound to instance 'counter1' of component 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:43]
INFO: [Synth 8-638] synthesizing module 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:20]
	Parameter cnt_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_Nbits' (1#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pwm' (2#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:20]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/pwm.vhd:6' bound to instance 'bit' of component 'pwm' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'N_pwm' (3#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/new/lab1_sec2_parteB.vhd:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 517.738 ; gain = 223.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 517.738 ; gain = 223.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 517.738 ; gain = 223.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 517.738 ; gain = 223.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_Nbits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 684.605 ; gain = 390.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 688.727 ; gain = 394.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     9|
|3     |LUT2 |     9|
|4     |LUT3 |    88|
|5     |LUT4 |    32|
|6     |LUT5 |    24|
|7     |LUT6 |    32|
|8     |FDCE |    80|
|9     |FDRE |    64|
|10    |FDSE |     8|
|11    |IBUF |    67|
|12    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |   422|
|2     |  \N_pwm[0].bit  |pwm              |    44|
|3     |    counter1     |counter_Nbits_13 |    24|
|4     |  \N_pwm[1].bit  |pwm_0            |    43|
|5     |    counter1     |counter_Nbits_12 |    24|
|6     |  \N_pwm[2].bit  |pwm_1            |    43|
|7     |    counter1     |counter_Nbits_11 |    24|
|8     |  \N_pwm[3].bit  |pwm_2            |    43|
|9     |    counter1     |counter_Nbits_10 |    24|
|10    |  \N_pwm[4].bit  |pwm_3            |    43|
|11    |    counter1     |counter_Nbits_9  |    24|
|12    |  \N_pwm[5].bit  |pwm_4            |    43|
|13    |    counter1     |counter_Nbits_8  |    24|
|14    |  \N_pwm[6].bit  |pwm_5            |    43|
|15    |    counter1     |counter_Nbits_7  |    24|
|16    |  \N_pwm[7].bit  |pwm_6            |    44|
|17    |    counter1     |counter_Nbits    |    24|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 688.906 ; gain = 394.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 805.398 ; gain = 511.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_sec2_parteB/lab1_sec2_parteB.runs/synth_1/N_pwm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file N_pwm_utilization_synth.rpt -pb N_pwm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 11 20:02:42 2022...
