# Verilog-DataPathDesign
This is an Data-path-design project is written in Verilog, compiled and simulated by Modelsim.

[readMe.pdf](document.pdf)
