<interfaceDefinition version='1.2' language='vhdl' kind='component' name='carry'>
	<useClause path='altera.altera_primitives_components.all' />
	<useClause path='lpm.LPM_COMPONENTS.all' />
	<useClause path='altera_mf.altera_mf_components.all' />
	<useClause path='ieee.std_logic_1164.all' />
	<portList>
		<port name='i_x' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_y' direction='in' type='STD_LOGIC' kind='' />
		<port name='i_cin' direction='in' type='STD_LOGIC' kind='' />
		<port name='o_cout' direction='out' type='STD_LOGIC' kind='' />
	</portList>
</interfaceDefinition>
