<html><body><samp><pre>
<!@TC:1732617748>

                               Synplify Pro (R) 

                 Version V-2023.09M-3 for win64 - Jul 25, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
Hostname:    THESEUSJR-WIN
Date:        Tue Nov 12 14:59:47 2024
Version:     V-2023.09M-3

Arguments:   -product synplify_base aufgabe1_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem




% run_tcl -fg aufgabe1_syn.tcl
scm2hydra_preserve_rtl_sig is not supported in current product.
Warning: option 'slr_aware_debug' is read-only
add_dut_hierarchy is not supported in current product.
prepare_readback is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "aufgabe1_syn.tcl"
% project -run  
log file: "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:34 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:34 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:34 2024

compiler completed
# Tue Nov 12 15:00:35 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:35 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:35 2024

premap completed with warnings
# Tue Nov 12 15:00:36 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:36 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Tue Nov 12 15:00:36 2024
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_m.srm to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Tue Nov 12 15:00:39 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0
Opening object source file c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd
% project -run  
log file: "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:33 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:33 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:33 2024
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs

compiler completed
# Tue Nov 12 15:02:35 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:35 2024

multi_srs_gen completed
# Tue Nov 12 15:02:35 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_mult.srs to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:35 2024

premap completed with warnings
# Tue Nov 12 15:02:36 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:36 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Tue Nov 12 15:02:36 2024
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_m.srm to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Tue Nov 12 15:02:39 2024

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0
Opening object source file c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd
% project -run  
log file: "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:31 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:31 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:31 2024
compiler exited with errors
Job failed on: aufgabe1_syn|synthesis

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synlog\aufgabe1_compiler.srr"
# Tue Nov 12 15:05:32 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on aufgabe1_syn|synthesis
Complete: Compile on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
2
Opening object source file c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd
% project -run  
log file: "C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srr"
Running: synthesis in foreground

Running aufgabe1_syn|synthesis

Running Flow: compile (Compile) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:58 2024

Running Flow: compile_flow (Compile Process) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:58 2024

Running: compiler (Compile Input) on aufgabe1_syn|synthesis
# Tue Nov 12 15:05:58 2024
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_comp.srs to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs

compiler completed
# Tue Nov 12 15:06:00 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on aufgabe1_syn|synthesis
# Tue Nov 12 15:06:00 2024

multi_srs_gen completed
# Tue Nov 12 15:06:00 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_mult.srs to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srs
Complete: Compile Process on aufgabe1_syn|synthesis

Running: premap (Premap) on aufgabe1_syn|synthesis
# Tue Nov 12 15:06:00 2024

premap completed with warnings
# Tue Nov 12 15:06:01 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on aufgabe1_syn|synthesis

Running Flow: map (Map) on aufgabe1_syn|synthesis
# Tue Nov 12 15:06:02 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on aufgabe1_syn|synthesis
# Tue Nov 12 15:06:02 2024
Copied C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\synwork\aufgabe1_m.srm to C:\Users\Fabian\HTWG\DigiSys\Libero_Projects\Aufgabe1\Aufgabe1\synthesis\aufgabe1.srm

fpga_mapper completed with warnings
# Tue Nov 12 15:06:04 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on aufgabe1_syn|synthesis
Complete: Logic Synthesis on aufgabe1_syn|synthesis
0
% project -close C:/Users/Fabian/HTWG/DigiSys/Libero_Projects/Aufgabe1/Aufgabe1/synthesis/aufgabe1_syn.prj
exit status=0
License checkin: synplifypro_actel

</pre></samp></body></html>
