// Seed: 2566234965
module module_0 #(
    parameter id_4 = 32'd1
) (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2
);
  parameter id_4 = (-1'h0);
  wire id_5;
  logic id_6, id_7, id_8 = -1, id_9, id_10, id_11;
  defparam id_4.id_4 = 1 == id_4;
  logic id_12;
endmodule
macromodule module_1 (
    output uwire id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input wand id_11,
    input wire id_12,
    output tri id_13,
    input wire id_14
);
  assign id_13 = id_13++;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
  assign modCall_1.id_10 = 0;
  assign id_10 = 1;
endmodule
