
*** Running vivado
    with args -log CPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14088 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 303.961 ; gain = 96.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/CPU/CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [E:/CPU/CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'PC_Control' [E:/CPU/CPU.srcs/sources_1/new/PC_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Select_32' [E:/CPU/CPU.srcs/sources_1/new/Select_32.v:24]
INFO: [Synth 8-256] done synthesizing module 'Select_32' (2#1) [E:/CPU/CPU.srcs/sources_1/new/Select_32.v:24]
INFO: [Synth 8-256] done synthesizing module 'PC_Control' (3#1) [E:/CPU/CPU.srcs/sources_1/new/PC_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [E:/CPU/CPU.srcs/sources_1/new/Control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (4#1) [E:/CPU/CPU.srcs/sources_1/new/Control_unit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/CPU/CPU.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [E:/CPU/CPU.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-638] synthesizing module 'InsMEM' [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/CPU/rom_data.txt' is read successfully [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:31]
INFO: [Synth 8-256] done synthesizing module 'InsMEM' (6#1) [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'Select_5' [E:/CPU/CPU.srcs/sources_1/new/Select_5.v:23]
INFO: [Synth 8-256] done synthesizing module 'Select_5' (7#1) [E:/CPU/CPU.srcs/sources_1/new/Select_5.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/CPU/CPU.srcs/sources_1/new/Register.v:23]
WARNING: [Synth 8-5788] Register register_reg in module RegisterFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'register_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "register_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (8#1) [E:/CPU/CPU.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'Extend' [E:/CPU/CPU.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Extend' (9#1) [E:/CPU/CPU.srcs/sources_1/new/Extend.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMEM' [E:/CPU/CPU.srcs/sources_1/new/DataMEM.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMEM' (10#1) [E:/CPU/CPU.srcs/sources_1/new/DataMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (11#1) [E:/CPU/CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design Control_unit has unconnected port sign
WARNING: [Synth 8-3331] design CPU has unconnected port RST
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 347.727 ; gain = 140.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 347.727 ; gain = 140.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 347.727 ; gain = 140.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5546] ROM "i_halt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_ori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_slt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_and" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_addi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_bgtz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/CPU/CPU.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DataRed1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataRed2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [E:/CPU/CPU.srcs/sources_1/new/Control_unit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [E:/CPU/CPU.srcs/sources_1/new/ALU.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'IDataOut_reg' [E:/CPU/CPU.srcs/sources_1/new/InsMEM.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 411.188 ; gain = 203.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	  49 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 192   
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 58    
	   5 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Select_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InsMEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  49 Input      8 Bit        Muxes := 4     
Module Select_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataMEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 192   
	   5 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 466.105 ; gain = 258.801
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DataRed1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DataRed2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Control_unit_/i_slt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_and" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_ori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_unit_/i_addi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ALU_/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[7]
WARNING: [Synth 8-3331] design DataMEM has unconnected port DAddr[6]
WARNING: [Synth 8-3331] design CPU has unconnected port RST
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 467.461 ; gain = 260.156
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 467.461 ; gain = 260.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (PC_/PC_now_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Control_unit_/ALUOp_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Control_unit_/ALUOp_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Control_unit_/ALUOp_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ALU_/result_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (InsMEM_/IDataOut_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (RegisterFile_/register_reg[31][31]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 467.461 ; gain = 260.156
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 467.461 ; gain = 260.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 467.461 ; gain = 260.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 468.555 ; gain = 261.250

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1673 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 468.555 ; gain = 241.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 468.555 ; gain = 261.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 534.289 ; gain = 310.430
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 534.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 11:42:09 2017...
