[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919999 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919999 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919999 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12943314 heartbeat IPC: 0.9977 cumulative IPC: 0.9977 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21751268 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29450324 heartbeat IPC: 1.299 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 52 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35344361 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35344361 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000002 cycles: 35344361
CPU 0 Branch Prediction Accuracy: 94.63% MPKI: 11.93 Average ROB Occupancy at Mispredict: 41.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.142
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331434 HIT:     329886 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331434 HIT:     329886 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 348.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875456 HIT:     831656 MISS:      43800 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711636 HIT:     679053 MISS:      32583 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43653 HIT:      35568 MISS:       8085 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116949 HIT:     116844 MISS:        105 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        191 MISS:       3027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4661085 HIT:    4245604 MISS:     415481 MSHR_MERGE:     108834
cpu0->cpu0_L1I LOAD         ACCESS:    4661085 HIT:    4245604 MISS:     415481 MSHR_MERGE:     108834
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.865 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14224217 HIT:   13609337 MISS:     614880 MSHR_MERGE:     163017
cpu0->cpu0_L1D LOAD         ACCESS:    7888547 HIT:    7393717 MISS:     494830 MSHR_MERGE:      89840
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332203 HIT:    6215378 MISS:     116825 MSHR_MERGE:      73170
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        242 MISS:       3225 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.57 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4086549 HIT:    3986329 MISS:     100220 MSHR_MERGE:      63148
cpu0->cpu0_ITLB LOAD         ACCESS:    4086549 HIT:    3986329 MISS:     100220 MSHR_MERGE:      63148
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.85 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13483391 HIT:   13105092 MISS:     378299 MSHR_MERGE:      83937
cpu0->cpu0_DTLB LOAD         ACCESS:   13483391 HIT:   13105092 MISS:     378299 MSHR_MERGE:      83937
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.731 cycles
cpu0->LLC TOTAL        ACCESS:      57964 HIT:      45936 MISS:      12028 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32583 HIT:      25054 MISS:       7529 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8085 HIT:       5248 MISS:       2837 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14269 HIT:      14233 MISS:         36 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3027 HIT:       1401 MISS:       1626 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        666
  ROW_BUFFER_MISS:      11325
  AVG DBUS CONGESTED CYCLE: 19.92
Channel 0 WQ ROW_BUFFER_HIT:        295
  ROW_BUFFER_MISS:        856
  FULL:          0
Channel 0 REFRESHES ISSUED:       2945
