m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/simulation/modelsim
Efont_rom
Z1 w1611868270
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/font_rom.vhd
Z6 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/font_rom.vhd
l0
L31
V]F_M8[Df]@fjI9YI392[_1
!s100 aG27EVa:hmic`>znL_PDz2
Z7 OV;C;10.5b;63
31
Z8 !s110 1612619970
!i10b 1
Z9 !s108 1612619970.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/font_rom.vhd|
Z11 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/font_rom.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z14 DEx4 work 8 font_rom 0 22 ]F_M8[Df]@fjI9YI392[_1
l2226
L39
VhR_0zVUhoD]VFX^j80KCX2
!s100 SQdd3>bn:Bk?mC^2l;3@Q1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etop
Z15 w1612615924
R2
R3
R4
R0
Z16 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/top.vhd
Z17 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/top.vhd
l0
L6
Vm_WXIh1QjW4jGng3Q]Lc21
!s100 idAzOJ:IUbRHl7_W4U>G01
R7
31
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/top.vhd|
Z19 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/top.vhd|
!i113 1
R12
R13
Artl
Z20 DEx4 work 14 vga_controller 0 22 I19h]F8Pfi7:;NYEg1N9E3
R14
R2
R3
R4
DEx4 work 3 top 0 22 m_WXIh1QjW4jGng3Q]Lc21
l107
L39
VQldBa];S[RM85fMOIYX`a3
!s100 0FDo5NBnl:n=U;O3QKkdl0
R7
31
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Evga_controller
Z21 w1611868234
R2
R3
R4
R0
Z22 8C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/sync_generator.vhd
Z23 FC:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/sync_generator.vhd
l0
L5
VI19h]F8Pfi7:;NYEg1N9E3
!s100 f<E30[FdzoZ3^AheoGKCR2
R7
31
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/sync_generator.vhd|
Z25 !s107 C:/Users/Eriks/Documents/fpga_soc/project/pls/emils_eriks_70s/sync_generator.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
R20
l32
L29
VPzm0Y^^;lE7@n_dUG8JBL3
!s100 MVAbLj[LLzHf02V1Fi_:z0
R7
31
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
