# Reading pref.tcl
# do procesador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/emily/Desktop/CE4301-Proyecto1 {C:/Users/emily/Desktop/CE4301-Proyecto1/tb_data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/emily/Desktop/CE4301-Proyecto1" C:/Users/emily/Desktop/CE4301-Proyecto1/tb_data_memory.sv 
# -- Compiling module tb_data_memory
# 
# Top level modules:
# 	tb_data_memory
# End time: 19:18:22 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/emily/Desktop/CE4301-Proyecto1 {C:/Users/emily/Desktop/CE4301-Proyecto1/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:22 on Nov 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/emily/Desktop/CE4301-Proyecto1" C:/Users/emily/Desktop/CE4301-Proyecto1/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 19:18:23 on Nov 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.tb_data_memory
# vsim work.tb_data_memory 
# Start time: 19:18:40 on Nov 13,2020
# Loading sv_std.std
# Loading work.tb_data_memory
# Loading work.data_memory
add wave -position end  sim:/tb_data_memory/clk
add wave -position end  sim:/tb_data_memory/we
add wave -position end  sim:/tb_data_memory/a
add wave -position end  sim:/tb_data_memory/wd
add wave -position end  sim:/tb_data_memory/rd
add wave -position end  sim:/tb_data_memory/mem
add wave -position end  sim:/tb_data_memory/sig
add wave -position end  sim:/tb_data_memory/cont
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: emily  Hostname: MAGGIE  ProcessID: 3296
#           Attempting to use alternate WLF file "./wlftm46gi5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm46gi5
run  50
# Data memory TB...
# End time: 19:21:05 on Nov 13,2020, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
