-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_connectivity_mask is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
    connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    connectivity_mask_ce0 : OUT STD_LOGIC;
    connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    connectivity_mask_ce1 : OUT STD_LOGIC;
    connectivity_mask_we1 : OUT STD_LOGIC;
    connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    edge_list_ce0 : OUT STD_LOGIC;
    edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    edge_list_ce1 : OUT STD_LOGIC;
    edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_680_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_680_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_680_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_680_p_ce : OUT STD_LOGIC );
end;


architecture behav of GAT_compute_one_graph_compute_connectivity_mask is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_73_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_102 : STD_LOGIC_VECTOR (30 downto 0);
    signal cast_fu_77_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_114 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln285_fu_87_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln285_reg_119 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln285_fu_91_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln285_reg_124 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_done : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_idle : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_ready : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce0 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_we1 : STD_LOGIC;
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state8 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        bound : IN STD_LOGIC_VECTOR (63 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce0 : OUT STD_LOGIC;
        edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (30 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (30 downto 0);
        bound : IN STD_LOGIC_VECTOR (61 downto 0);
        connectivity_mask_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce0 : OUT STD_LOGIC;
        connectivity_mask_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        connectivity_mask_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        connectivity_mask_ce1 : OUT STD_LOGIC;
        connectivity_mask_we1 : OUT STD_LOGIC;
        connectivity_mask_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_32ns_32ns_64_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_ready,
        num_of_nodes => num_of_nodes,
        bound => bound_reg_114,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_ready,
        num_of_edges => num_of_edges,
        edge_list_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address0,
        edge_list_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce0,
        edge_list_q0 => edge_list_q0,
        edge_list_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address1,
        edge_list_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce1,
        edge_list_q1 => edge_list_q1,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_ready,
        num_of_nodes => empty_reg_102,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_d1);

    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65 : component GAT_compute_one_graph_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start,
        ap_done => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_done,
        ap_idle => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_idle,
        ap_ready => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_ready,
        num_of_nodes => empty_reg_102,
        bound => trunc_ln285_reg_119,
        connectivity_mask_address0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address0,
        connectivity_mask_ce0 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce0,
        connectivity_mask_q0 => connectivity_mask_q0,
        connectivity_mask_address1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address1,
        connectivity_mask_ce1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce1,
        connectivity_mask_we1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_we1,
        connectivity_mask_d1 => grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_logic_1 = ap_NS_fsm_state4))) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state8) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_ready = ap_const_logic_1)) then 
                    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                bound_reg_114 <= grp_fu_680_p_dout0;
                trunc_ln285_reg_119 <= trunc_ln285_fu_87_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_102 <= empty_fu_73_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                icmp_ln285_reg_124 <= icmp_ln285_fu_91_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done = ap_const_logic_1) and (icmp_ln285_reg_124 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done = ap_const_logic_1) and (icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);
    ap_NS_fsm_state8 <= ap_NS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done)
    begin
        if ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done)
    begin
        if ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done)
    begin
        if ((grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((icmp_ln285_reg_124 = ap_const_lv1_1) and (grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state11_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cast_fu_77_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_of_nodes),64));

    connectivity_mask_address0_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address0;
        else 
            connectivity_mask_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_address1_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_address1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            connectivity_mask_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_address1;
        else 
            connectivity_mask_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_ce0_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce0, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce0;
        else 
            connectivity_mask_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_ce1_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_ce1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            connectivity_mask_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_ce1;
        else 
            connectivity_mask_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    connectivity_mask_d1_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_d1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_d1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_d1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_d1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            connectivity_mask_d1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_d1;
        else 
            connectivity_mask_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    connectivity_mask_we1_assign_proc : process(icmp_ln285_reg_124, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_we1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_we1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_we1, grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_we1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if (((icmp_ln285_reg_124 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_connectivity_mask_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_connectivity_mask_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_connectivity_mask_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            connectivity_mask_we1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_connectivity_mask_we1;
        else 
            connectivity_mask_we1 <= ap_const_logic_0;
        end if; 
    end process;

    edge_list_address0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address0;
    edge_list_address1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_address1;
    edge_list_ce0 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce0;
    edge_list_ce1 <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_edge_list_ce1;
    empty_fu_73_p1 <= num_of_nodes(31 - 1 downto 0);
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_285_1_VITIS_LOOP_286_2_fu_40_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_291_3_fu_48_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_295_4_fu_58_ap_start_reg;
    grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start <= grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_299_5_VITIS_LOOP_300_6_fu_65_ap_start_reg;
    grp_fu_680_p_ce <= ap_const_logic_1;
    grp_fu_680_p_din0 <= cast_fu_77_p1(32 - 1 downto 0);
    grp_fu_680_p_din1 <= cast_fu_77_p1(32 - 1 downto 0);
    icmp_ln285_fu_91_p2 <= "1" when (signed(num_of_nodes) > signed(ap_const_lv32_0)) else "0";
    trunc_ln285_fu_87_p1 <= grp_fu_680_p_dout0(62 - 1 downto 0);
end behav;
