Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date         : Wed Dec  2 23:06:56 2015
| Host         : eecs-digital-19 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    38 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+------------------+------------------+----------------+
|  clock_25mhz_BUFG    | dbsw7/E[0]                    | dbsw15/reset     |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG |                               |                  |                1 |              2 |
|  clock_25mhz_BUFG    | ir1/d1/O5                     | dbsw15/reset     |                2 |              4 |
|  clock_25mhz_BUFG    | ir1/d1/E[0]                   | dbsw15/reset     |                2 |              8 |
|  clock_25mhz_BUFG    | mss1/n_0_test_counter[11]_i_2 | dbbtnc/O2        |                2 |             12 |
|  clock_25mhz_BUFG    | dbbtnc/n_0_count[0]_i_2       | dbsw15/O1        |                5 |             19 |
|  clock_25mhz_BUFG    |                               | dbsw15/reset     |               11 |             26 |
|  clock_25mhz_BUFG    | dbbtnc/O1                     | dbsw15/O2        |                7 |             31 |
|  clock_25mhz_BUFG    |                               |                  |               29 |             50 |
+----------------------+-------------------------------+------------------+------------------+----------------+


