{:input (genetic.crossover/dumb-crossover 653123530 (genetic.mutation/change-constant-value 1788091439 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_3_:missing , wire1_3, \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input \\wire0_3_:missing ;\n  wire \\wire0_3_:missing ;\n  output wire1_3;\n  wire wire1_3;\n  wire wire2;\n  wire \\wire8_3_:missing ;\n  wire wire8_4;\n  wire wire8_7;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_3 ;\n  wire \\wire:missing_4 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_3  = 4'h6 >> { \\wire8_3_:missing , \\wire0_3_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire8_7, \\wire:missing_edge  };\n  assign wire2 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire8_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_4  = wire8_4;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/32915DB.v:3.1-24.10\" *)\nmodule postsynth(\\wire0_3_:missing , wire1_3, \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:5.9-5.26\" *)\n  input \\wire0_3_:missing ;\n  wire \\wire0_3_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:7.10-7.17\" *)\n  output wire1_3;\n  wire wire1_3;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:9.8-9.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:12.8-12.15\" *)\n  wire wire8_7;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:13.8-13.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/32915DB.v:16.9-16.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_3 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire8_7 = 1'hx;\n  assign \\wire8_:missing  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 16, :out "SBY 14:52:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh/src/top.v'.\nSBY 14:52:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] Copy '/tmp/fuzzmount731121EF/32915DB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh/src/32915DB.v'.\nSBY 14:52:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] Copy '/tmp/fuzzmount731121EF/32915DB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh/src/32915DB.post.v'.\nSBY 14:52:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] engine_0: abc pdr\nSBY 14:52:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:52:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: Warning: Wire presynth.\\wire1_3 is used but has no driver.\nSBY 14:52:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: Warning: Wire presynth.\\wire8_7 is used but has no driver.\nSBY 14:52:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: Warning: found logic loop in module presynth:\nSBY 14:52:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: cell $shr$/tmp/fuzzmount731121EF/32915DB.v:19$17 ($shr)\nSBY 14:52:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: wire \\wire:missing_edge\nSBY 14:52:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] base: finished (returncode=0)\nSBY 14:52:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: Warning: Wire presynth.\\wire1_3 is used but has no driver.\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: Warning: Wire presynth.\\wire8_7 is used but has no driver.\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: Warning: found logic loop in module presynth:\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: cell $shr$/tmp/fuzzmount731121EF/32915DB.v:19$17 ($shr)\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: wire \\wire:missing_edge\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: bash: line 1: 17849 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: finished (returncode=139)\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] aig: task failed. ERROR.\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh'.\nSBY 14:52:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpprf5brdh] DONE (ERROR, rc=16)\n", :err ""}}}