

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3'
================================================================
* Date:           Wed Jan  3 23:38:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.791 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_2_VITIS_LOOP_233_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      88|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        1|    -|       6|       3|    -|
|Multiplexer      |        -|    -|       -|     143|    -|
|Register         |        -|    -|      65|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        1|    0|      71|     234|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bpsStride_0_U                    |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW  |        0|  1|   1|    0|     3|    1|     1|            3|
    |bpsStride_1_U                    |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6  |        0|  1|   1|    0|     3|    1|     1|            3|
    |xy2Tile_U                        |BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg  |        0|  4|   1|    0|    16|    4|     1|           64|
    |allocated_tiles_shapes_values_U  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg  |        1|  0|   0|    0|   320|    4|     1|         1280|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                            |                                                                                  |        1|  6|   3|    0|   342|   10|     4|         1350|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln199_1_fu_467_p2     |         +|   0|  0|   6|           6|           1|
    |add_ln199_fu_348_p2       |         +|   0|  0|   3|           2|           1|
    |empty_226_fu_428_p2       |         +|   0|  0|   3|           2|           2|
    |empty_fu_394_p2           |         +|   0|  0|   3|           2|           2|
    |i_50_fu_563_p2            |         +|   0|  0|   6|           4|           1|
    |p_mid112_fu_495_p2        |         +|   0|  0|   3|           2|           2|
    |p_mid1_fu_481_p2          |         +|   0|  0|   3|           2|           2|
    |x_2_fu_368_p2             |         -|   0|  0|   3|           2|           2|
    |x_2_mid1_fu_476_p2        |         -|   0|  0|   3|           2|           2|
    |y_2_fu_402_p2             |         -|   0|  0|   3|           2|           2|
    |y_2_mid1_fu_490_p2        |         -|   0|  0|   3|           2|           2|
    |icmp_ln199_fu_318_p2      |      icmp|   0|  0|   3|           6|           6|
    |icmp_ln233_fu_323_p2      |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln234_fu_558_p2      |      icmp|   0|  0|   2|           4|           4|
    |empty_227_fu_433_p3       |    select|   0|  0|   2|           1|           2|
    |empty_228_fu_446_p3       |    select|   0|  0|   2|           1|           2|
    |empty_229_fu_513_p3       |    select|   0|  0|   2|           1|           2|
    |p_mid114_fu_500_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln197_1_fu_407_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln197_fu_373_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln199_1_fu_534_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln199_2_fu_359_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln199_3_fu_546_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln199_4_fu_552_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln199_fu_328_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln205_1_fu_520_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln205_fu_453_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln218_fu_507_p3    |    select|   0|  0|   2|           1|           2|
    |xDiff_1_fu_380_p3         |    select|   0|  0|   2|           1|           2|
    |xDiff_2_fu_387_p3         |    select|   0|  0|   2|           1|           1|
    |yDiff_1_fu_414_p3         |    select|   0|  0|   2|           1|           2|
    |yDiff_2_fu_421_p3         |    select|   0|  0|   2|           1|           1|
    |y_fu_440_p3               |    select|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          61|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          8|    1|          8|
    |ap_phi_mux_UnifiedRetVal_phi_fu_271_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |bpsStride_0_address0                    |  13|          3|    2|          6|
    |bpsStride_1_address0                    |  13|          3|    2|          6|
    |i_48_fu_90                              |   9|          2|    4|          8|
    |i_50_out                                |  13|          3|    4|         12|
    |i_fu_102                                |   9|          2|    2|          4|
    |indvar_flatten_fu_106                   |   9|          2|    6|         12|
    |xDiff_2_phi_out                         |  13|          3|    2|          6|
    |yDiff_2_phi_out                         |  13|          3|    2|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 143|         33|   27|         72|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |UnifiedRetVal_reg_267                       |  1|   0|    1|          0|
    |add_ln199_1_reg_779                         |  6|   0|    6|          0|
    |allocated_tiles_shapes_values_load_reg_762  |  4|   0|    4|          0|
    |ap_CS_fsm                                   |  7|   0|    7|          0|
    |ap_return_preg                              |  1|   0|    1|          0|
    |i_48_fu_90                                  |  4|   0|    4|          0|
    |i_48_load_1_reg_712                         |  4|   0|    4|          0|
    |i_49_reg_687                                |  2|   0|    2|          0|
    |i_fu_102                                    |  2|   0|    2|          0|
    |icmp_ln199_reg_708                          |  1|   0|    1|          0|
    |icmp_ln233_reg_717                          |  1|   0|    1|          0|
    |indvar_flatten_fu_106                       |  6|   0|    6|          0|
    |indvar_flatten_load_reg_693                 |  6|   0|    6|          0|
    |select_ln199_2_reg_757                      |  2|   0|    2|          0|
    |select_ln199_reg_725                        |  4|   0|    4|          0|
    |xDiff_2_phi_fu_94                           |  2|   0|    2|          0|
    |xDiff_2_phi_load_1_reg_789                  |  2|   0|    2|          0|
    |xDiff_2_reg_767                             |  2|   0|    2|          0|
    |xDiff_reg_735                               |  1|   0|    1|          0|
    |yDiff_2_phi_fu_98                           |  2|   0|    2|          0|
    |yDiff_2_phi_load_1_reg_794                  |  2|   0|    2|          0|
    |yDiff_2_reg_773                             |  2|   0|    2|          0|
    |yDiff_reg_741                               |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 65|   0|   65|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|ap_return                         |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3|  return value|
|Tile2XY_0_load                    |   in|    2|     ap_none|                                                            Tile2XY_0_load|        scalar|
|cmp28                             |   in|    1|     ap_none|                                                                     cmp28|        scalar|
|and_ln205                         |   in|    1|     ap_none|                                                                 and_ln205|        scalar|
|Tile2XY_1_load                    |   in|    2|     ap_none|                                                            Tile2XY_1_load|        scalar|
|cmp77                             |   in|    1|     ap_none|                                                                     cmp77|        scalar|
|and_ln218                         |   in|    1|     ap_none|                                                                 and_ln218|        scalar|
|sub_ln192                         |   in|    6|     ap_none|                                                                 sub_ln192|        scalar|
|CGRA_NumTiles_shapes_values_load  |   in|    4|     ap_none|                                          CGRA_NumTiles_shapes_values_load|        scalar|
|shape_idx_load                    |   in|    5|     ap_none|                                                            shape_idx_load|        scalar|
|yDiff_2_phi_out                   |  out|    2|      ap_vld|                                                           yDiff_2_phi_out|       pointer|
|yDiff_2_phi_out_ap_vld            |  out|    1|      ap_vld|                                                           yDiff_2_phi_out|       pointer|
|xDiff_2_phi_out                   |  out|    2|      ap_vld|                                                           xDiff_2_phi_out|       pointer|
|xDiff_2_phi_out_ap_vld            |  out|    1|      ap_vld|                                                           xDiff_2_phi_out|       pointer|
|i_50_out                          |  out|    4|      ap_vld|                                                                  i_50_out|       pointer|
|i_50_out_ap_vld                   |  out|    1|      ap_vld|                                                                  i_50_out|       pointer|
|xDiff_2_out                       |  out|    2|      ap_vld|                                                               xDiff_2_out|       pointer|
|xDiff_2_out_ap_vld                |  out|    1|      ap_vld|                                                               xDiff_2_out|       pointer|
|yDiff_2_out                       |  out|    2|      ap_vld|                                                               yDiff_2_out|       pointer|
|yDiff_2_out_ap_vld                |  out|    1|      ap_vld|                                                               yDiff_2_out|       pointer|
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 2 
6 --> 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1"   --->   Operation 8 'alloca' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xDiff_2_phi = alloca i32 1"   --->   Operation 9 'alloca' 'xDiff_2_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%yDiff_2_phi = alloca i32 1"   --->   Operation 10 'alloca' 'yDiff_2_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 13 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load"   --->   Operation 14 'read' 'CGRA_NumTiles_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_ln192_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln192"   --->   Operation 15 'read' 'sub_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%and_ln218_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln218"   --->   Operation 16 'read' 'and_ln218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp77_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp77"   --->   Operation 17 'read' 'cmp77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Tile2XY_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_1_load"   --->   Operation 18 'read' 'Tile2XY_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln205_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln205"   --->   Operation 19 'read' 'and_ln205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp28_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp28"   --->   Operation 20 'read' 'cmp28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Tile2XY_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_0_load"   --->   Operation 21 'read' 'Tile2XY_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i_48"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_49 = load i2 %i" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 26 'load' 'i_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i2 %i_49" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 28 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bpsStride_0_addr = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 29 'getelementptr' 'bpsStride_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.75ns)   --->   "%xDiff = load i2 %bpsStride_0_addr" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 30 'load' 'xDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bpsStride_1_addr = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 31 'getelementptr' 'bpsStride_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.75ns)   --->   "%yDiff = load i2 %bpsStride_1_addr" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 32 'load' 'yDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_2 : Operation 33 [1/1] (1.07ns)   --->   "%icmp_ln199 = icmp_eq  i6 %indvar_flatten_load, i6 %sub_ln192_read" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 33 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_48_load_1 = load i4 %i_48" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 34 'load' 'i_48_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.96ns)   --->   "%icmp_ln233 = icmp_ult  i4 %i_48_load_1, i4 %CGRA_NumTiles_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 35 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.83ns)   --->   "%select_ln199 = select i1 %icmp_ln233, i4 %i_48_load_1, i4 0" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 36 'select' 'select_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %select_ln199" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 37 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i9 %tmp_27" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 38 'zext' 'zext_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln234" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 39 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 40 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln199)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/2] (1.75ns)   --->   "%xDiff = load i2 %bpsStride_0_addr" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 41 'load' 'xDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 42 [1/2] (1.75ns)   --->   "%yDiff = load i2 %bpsStride_1_addr" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 42 'load' 'yDiff' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 43 [1/1] (0.63ns)   --->   "%add_ln199 = add i2 %i_49, i2 1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 43 'add' 'add_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i2 %add_ln199" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 44 'zext' 'zext_ln199_1' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bpsStride_0_addr_1 = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 45 'getelementptr' 'bpsStride_0_addr_1' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.75ns)   --->   "%bpsStride_0_load = load i2 %bpsStride_0_addr_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 46 'load' 'bpsStride_0_load' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bpsStride_1_addr_1 = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 47 'getelementptr' 'bpsStride_1_addr_1' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%bpsStride_1_load = load i2 %bpsStride_1_addr_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 48 'load' 'bpsStride_1_load' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_3 : Operation 49 [1/1] (0.81ns)   --->   "%select_ln199_2 = select i1 %icmp_ln233, i2 %i_49, i2 %add_ln199" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 49 'select' 'select_ln199_2' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 50 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln199)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i1 %xDiff" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 51 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.63ns)   --->   "%x_2 = sub i2 %Tile2XY_0_load_read, i2 %zext_ln202" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 52 'sub' 'x_2' <Predicate = (!cmp28_read & !and_ln205_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xDiff_2)   --->   "%select_ln197 = select i1 %xDiff, i2 3, i2 0" [DynMap/DynMap_4HLS.cpp:197]   --->   Operation 53 'select' 'select_ln197' <Predicate = (!cmp28_read & !and_ln205_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xDiff_2)   --->   "%xDiff_1 = select i1 %cmp28_read, i2 %zext_ln202, i2 %select_ln197" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 54 'select' 'xDiff_1' <Predicate = (!and_ln205_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.81ns) (out node of the LUT)   --->   "%xDiff_2 = select i1 %and_ln205_read, i2 0, i2 %xDiff_1" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 55 'select' 'xDiff_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.63ns)   --->   "%empty = add i2 %zext_ln202, i2 %Tile2XY_0_load_read" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 56 'add' 'empty' <Predicate = (cmp28_read & !and_ln205_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %yDiff" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 57 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.63ns)   --->   "%y_2 = sub i2 %Tile2XY_1_load_read, i2 %zext_ln215" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 58 'sub' 'y_2' <Predicate = (!cmp77_read & !and_ln218_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node yDiff_2)   --->   "%select_ln197_1 = select i1 %yDiff, i2 3, i2 0" [DynMap/DynMap_4HLS.cpp:197]   --->   Operation 59 'select' 'select_ln197_1' <Predicate = (!cmp77_read & !and_ln218_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node yDiff_2)   --->   "%yDiff_1 = select i1 %cmp77_read, i2 %zext_ln215, i2 %select_ln197_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 60 'select' 'yDiff_1' <Predicate = (!and_ln218_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.81ns) (out node of the LUT)   --->   "%yDiff_2 = select i1 %and_ln218_read, i2 0, i2 %yDiff_1" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 61 'select' 'yDiff_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.63ns)   --->   "%empty_226 = add i2 %zext_ln215, i2 %Tile2XY_1_load_read" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 62 'add' 'empty_226' <Predicate = (cmp77_read & !and_ln218_read & icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y)   --->   "%empty_227 = select i1 %cmp77_read, i2 %empty_226, i2 %y_2" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 63 'select' 'empty_227' <Predicate = (!and_ln218_read & icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.81ns) (out node of the LUT)   --->   "%y = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %empty_227" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 64 'select' 'y' <Predicate = (icmp_ln233)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%empty_228 = select i1 %cmp28_read, i2 %empty, i2 %x_2" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 65 'select' 'empty_228' <Predicate = (!and_ln205_read & icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_228" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 66 'select' 'select_ln205' <Predicate = (icmp_ln233)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205, i2 %y" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 67 'bitconcatenate' 'tmp' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.28ns)   --->   "%add_ln199_1 = add i6 %indvar_flatten_load, i6 1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 69 'add' 'add_ln199_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.loopexit, void %.loopexit39_ifconv.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 70 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (1.75ns)   --->   "%bpsStride_0_load = load i2 %bpsStride_0_addr_1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 71 'load' 'bpsStride_0_load' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%xDiff_cast_mid1 = zext i1 %bpsStride_0_load" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 72 'zext' 'xDiff_cast_mid1' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.63ns)   --->   "%x_2_mid1 = sub i2 %Tile2XY_0_load_read, i2 %xDiff_cast_mid1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 73 'sub' 'x_2_mid1' <Predicate = (!icmp_ln199 & !cmp28_read & !and_ln205_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.63ns)   --->   "%p_mid1 = add i2 %xDiff_cast_mid1, i2 %Tile2XY_0_load_read" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 74 'add' 'p_mid1' <Predicate = (!icmp_ln199 & cmp28_read & !and_ln205_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/2] (1.75ns)   --->   "%bpsStride_1_load = load i2 %bpsStride_1_addr_1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 75 'load' 'bpsStride_1_load' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 3> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%yDiff_cast_mid1 = zext i1 %bpsStride_1_load" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 76 'zext' 'yDiff_cast_mid1' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.63ns)   --->   "%y_2_mid1 = sub i2 %Tile2XY_1_load_read, i2 %yDiff_cast_mid1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 77 'sub' 'y_2_mid1' <Predicate = (!icmp_ln199 & !cmp77_read & !and_ln218_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.63ns)   --->   "%p_mid112 = add i2 %yDiff_cast_mid1, i2 %Tile2XY_1_load_read" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 78 'add' 'p_mid112' <Predicate = (!icmp_ln199 & cmp77_read & !and_ln218_read & !icmp_ln233)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_mid114 = select i1 %cmp77_read, i2 %p_mid112, i2 %y_2_mid1" [DynMap/DynMap_4HLS.cpp:215]   --->   Operation 79 'select' 'p_mid114' <Predicate = (!icmp_ln199 & !and_ln218_read & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%select_ln218 = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %p_mid114" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 80 'select' 'select_ln218' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%empty_229 = select i1 %cmp28_read, i2 %p_mid1, i2 %x_2_mid1" [DynMap/DynMap_4HLS.cpp:202]   --->   Operation 81 'select' 'empty_229' <Predicate = (!icmp_ln199 & !and_ln205_read & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%select_ln205_1 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_229" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 82 'select' 'select_ln205_1' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205_1, i2 %select_ln218" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln199 & !icmp_ln233)> <Delay = 0.81>
ST_4 : Operation 84 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln199_1 = select i1 %icmp_ln233, i4 %tmp, i4 %tmp_s" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 84 'select' 'select_ln199_1' <Predicate = (!icmp_ln199)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i4 %select_ln199_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 85 'zext' 'zext_ln199_2' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%xy2Tile_addr = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln199_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 86 'getelementptr' 'xy2Tile_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.75ns)   --->   "%xy2Tile_load = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 87 'load' 'xy2Tile_load' <Predicate = (!icmp_ln199)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 4.01>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%xDiff_2_phi_load_1 = load i2 %xDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 88 'load' 'xDiff_2_phi_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%yDiff_2_phi_load_1 = load i2 %yDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 89 'load' 'yDiff_2_phi_load_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_199_2_VITIS_LOOP_233_3_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (1.75ns)   --->   "%xy2Tile_load = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 91 'load' 'xy2Tile_load' <Predicate = (!icmp_ln199)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.81ns)   --->   "%select_ln199_3 = select i1 %icmp_ln233, i2 %yDiff_2_phi_load_1, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 93 'select' 'select_ln199_3' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.81ns)   --->   "%select_ln199_4 = select i1 %icmp_ln233, i2 %xDiff_2_phi_load_1, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 94 'select' 'select_ln199_4' <Predicate = (!icmp_ln199)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 95 'specloopname' 'specloopname_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.96ns)   --->   "%icmp_ln234 = icmp_eq  i4 %allocated_tiles_shapes_values_load, i4 %xy2Tile_load" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 96 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void, void %.critedge.exitStub" [DynMap/DynMap_4HLS.cpp:234]   --->   Operation 97 'br' 'br_ln234' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%i_50 = add i4 %select_ln199, i4 1" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 98 'add' 'i_50' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.29ns)   --->   "%store_ln199 = store i6 %add_ln199_1, i6 %indvar_flatten" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 99 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln199 = store i2 %select_ln199_2, i2 %i" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 100 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln199 = store i2 %select_ln199_3, i2 %yDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 101 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln199 = store i2 %select_ln199_4, i2 %xDiff_2_phi" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 102 'store' 'store_ln199' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln233 = store i4 %i_50, i4 %i_48" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 103 'store' 'store_ln233' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 1.29>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln199 & !icmp_ln234)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 105 'write' 'write_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load_1" [DynMap/DynMap_4HLS.cpp:199]   --->   Operation 106 'write' 'write_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln233 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load_1" [DynMap/DynMap_4HLS.cpp:233]   --->   Operation 107 'write' 'write_ln233' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 108 'write' 'write_ln205' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 109 'write' 'write_ln218' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 1.29>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.loopexit39_ifconv.loopexit.exitStub, i1 0, void %.critedge.exitStub"   --->   Operation 111 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.29>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%i_48_load = load i4 %i_48"   --->   Operation 113 'load' 'i_48_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%xDiff_2_phi_load = load i2 %xDiff_2_phi"   --->   Operation 114 'load' 'xDiff_2_phi_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%yDiff_2_phi_load = load i2 %yDiff_2_phi"   --->   Operation 115 'load' 'yDiff_2_phi_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2" [DynMap/DynMap_4HLS.cpp:205]   --->   Operation 119 'write' 'write_ln205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2" [DynMap/DynMap_4HLS.cpp:218]   --->   Operation 120 'write' 'write_ln218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Tile2XY_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and_ln205]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Tile2XY_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ and_ln218]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln192]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CGRA_NumTiles_shapes_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shape_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yDiff_2_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xDiff_2_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ i_50_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ xDiff_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ yDiff_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bpsStride_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bpsStride_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xy2Tile]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ allocated_tiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_48                                  (alloca        ) [ 01111101]
xDiff_2_phi                           (alloca        ) [ 00111101]
yDiff_2_phi                           (alloca        ) [ 00111101]
i                                     (alloca        ) [ 01111100]
indvar_flatten                        (alloca        ) [ 01111100]
shape_idx_load_read                   (read          ) [ 00111100]
CGRA_NumTiles_shapes_values_load_read (read          ) [ 00111100]
sub_ln192_read                        (read          ) [ 00111100]
and_ln218_read                        (read          ) [ 00111100]
cmp77_read                            (read          ) [ 00111100]
Tile2XY_1_load_read                   (read          ) [ 00111100]
and_ln205_read                        (read          ) [ 00111100]
cmp28_read                            (read          ) [ 00111100]
Tile2XY_0_load_read                   (read          ) [ 00111100]
store_ln0                             (store         ) [ 00000000]
store_ln0                             (store         ) [ 00000000]
store_ln0                             (store         ) [ 00000000]
br_ln0                                (br            ) [ 00000000]
i_49                                  (load          ) [ 00010000]
indvar_flatten_load                   (load          ) [ 00011000]
zext_ln199                            (zext          ) [ 00000000]
bpsStride_0_addr                      (getelementptr ) [ 00010000]
bpsStride_1_addr                      (getelementptr ) [ 00010000]
icmp_ln199                            (icmp          ) [ 00111111]
i_48_load_1                           (load          ) [ 00011111]
icmp_ln233                            (icmp          ) [ 00011100]
select_ln199                          (select        ) [ 00011100]
tmp_27                                (bitconcatenate) [ 00000000]
zext_ln234                            (zext          ) [ 00000000]
allocated_tiles_shapes_values_addr    (getelementptr ) [ 00010000]
xDiff                                 (load          ) [ 00001000]
yDiff                                 (load          ) [ 00001000]
add_ln199                             (add           ) [ 00000000]
zext_ln199_1                          (zext          ) [ 00000000]
bpsStride_0_addr_1                    (getelementptr ) [ 00001000]
bpsStride_1_addr_1                    (getelementptr ) [ 00001000]
select_ln199_2                        (select        ) [ 00001100]
allocated_tiles_shapes_values_load    (load          ) [ 00001100]
zext_ln202                            (zext          ) [ 00000000]
x_2                                   (sub           ) [ 00000000]
select_ln197                          (select        ) [ 00000000]
xDiff_1                               (select        ) [ 00000000]
xDiff_2                               (select        ) [ 00000111]
empty                                 (add           ) [ 00000000]
zext_ln215                            (zext          ) [ 00000000]
y_2                                   (sub           ) [ 00000000]
select_ln197_1                        (select        ) [ 00000000]
yDiff_1                               (select        ) [ 00000000]
yDiff_2                               (select        ) [ 00000111]
empty_226                             (add           ) [ 00000000]
empty_227                             (select        ) [ 00000000]
y                                     (select        ) [ 00000000]
empty_228                             (select        ) [ 00000000]
select_ln205                          (select        ) [ 00000000]
tmp                                   (bitconcatenate) [ 00000000]
specpipeline_ln0                      (specpipeline  ) [ 00000000]
add_ln199_1                           (add           ) [ 00000100]
br_ln199                              (br            ) [ 00000000]
bpsStride_0_load                      (load          ) [ 00000000]
xDiff_cast_mid1                       (zext          ) [ 00000000]
x_2_mid1                              (sub           ) [ 00000000]
p_mid1                                (add           ) [ 00000000]
bpsStride_1_load                      (load          ) [ 00000000]
yDiff_cast_mid1                       (zext          ) [ 00000000]
y_2_mid1                              (sub           ) [ 00000000]
p_mid112                              (add           ) [ 00000000]
p_mid114                              (select        ) [ 00000000]
select_ln218                          (select        ) [ 00000000]
empty_229                             (select        ) [ 00000000]
select_ln205_1                        (select        ) [ 00000000]
tmp_s                                 (bitconcatenate) [ 00000000]
select_ln199_1                        (select        ) [ 00000000]
zext_ln199_2                          (zext          ) [ 00000000]
xy2Tile_addr                          (getelementptr ) [ 00000100]
xDiff_2_phi_load_1                    (load          ) [ 00000011]
yDiff_2_phi_load_1                    (load          ) [ 00000011]
specloopname_ln0                      (specloopname  ) [ 00000000]
xy2Tile_load                          (load          ) [ 00000000]
specpipeline_ln0                      (specpipeline  ) [ 00000000]
select_ln199_3                        (select        ) [ 00000000]
select_ln199_4                        (select        ) [ 00000000]
specloopname_ln233                    (specloopname  ) [ 00000000]
icmp_ln234                            (icmp          ) [ 00111100]
br_ln234                              (br            ) [ 00000000]
i_50                                  (add           ) [ 00000000]
store_ln199                           (store         ) [ 00000000]
store_ln199                           (store         ) [ 00000000]
store_ln199                           (store         ) [ 00000000]
store_ln199                           (store         ) [ 00000000]
store_ln233                           (store         ) [ 00000000]
br_ln0                                (br            ) [ 00000000]
write_ln199                           (write         ) [ 00000000]
write_ln199                           (write         ) [ 00000000]
write_ln233                           (write         ) [ 00000000]
write_ln205                           (write         ) [ 00000000]
write_ln218                           (write         ) [ 00000000]
br_ln0                                (br            ) [ 00000000]
UnifiedRetVal                         (phi           ) [ 00000010]
ret_ln0                               (ret           ) [ 00000000]
i_48_load                             (load          ) [ 00000000]
xDiff_2_phi_load                      (load          ) [ 00000000]
yDiff_2_phi_load                      (load          ) [ 00000000]
write_ln0                             (write         ) [ 00000000]
write_ln0                             (write         ) [ 00000000]
write_ln0                             (write         ) [ 00000000]
write_ln205                           (write         ) [ 00000000]
write_ln218                           (write         ) [ 00000000]
br_ln0                                (br            ) [ 00000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Tile2XY_0_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_0_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="and_ln205">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and_ln205"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Tile2XY_1_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_1_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp77">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp77"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="and_ln218">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and_ln218"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub_ln192">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln192"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="CGRA_NumTiles_shapes_values_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shape_idx_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="yDiff_2_phi_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yDiff_2_phi_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xDiff_2_phi_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xDiff_2_phi_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="i_50_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_50_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xDiff_2_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xDiff_2_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="yDiff_2_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yDiff_2_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bpsStride_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bpsStride_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xy2Tile">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xy2Tile"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="allocated_tiles_shapes_values">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_199_2_VITIS_LOOP_233_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_48_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_48/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="xDiff_2_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xDiff_2_phi/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="yDiff_2_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yDiff_2_phi/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shape_idx_load_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shape_idx_load_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="CGRA_NumTiles_shapes_values_load_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CGRA_NumTiles_shapes_values_load_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sub_ln192_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln192_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="and_ln218_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and_ln218_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cmp77_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp77_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="Tile2XY_1_load_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Tile2XY_1_load_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln205_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and_ln205_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cmp28_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp28_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Tile2XY_0_load_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Tile2XY_0_load_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/6 write_ln0/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/6 write_ln0/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln233/6 write_ln0/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="1"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln205/6 write_ln205/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="0" index="2" bw="2" slack="1"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln218/6 write_ln218/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bpsStride_0_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpsStride_0_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xDiff/2 bpsStride_0_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bpsStride_1_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpsStride_1_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yDiff/2 bpsStride_1_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="allocated_tiles_shapes_values_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_shapes_values_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="allocated_tiles_shapes_values_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bpsStride_0_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpsStride_0_addr_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bpsStride_1_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bpsStride_1_addr_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xy2Tile_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xy2Tile_addr/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xy2Tile_load/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="UnifiedRetVal_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="UnifiedRetVal_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_48_load_1/2 i_48_load/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="4"/>
<pin id="285" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xDiff_2_phi_load_1/5 xDiff_2_phi_load/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="4"/>
<pin id="289" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="yDiff_2_phi_load_1/5 yDiff_2_phi_load/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_49_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="1"/>
<pin id="308" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_49/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_flatten_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="1"/>
<pin id="311" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln199_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln199_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="1"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln233_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln199_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="1"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln234_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln199_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln199_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln199_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="2" slack="1"/>
<pin id="362" dir="0" index="2" bw="2" slack="0"/>
<pin id="363" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln202_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="x_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="3"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln197_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xDiff_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="3"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="0" index="2" bw="2" slack="0"/>
<pin id="384" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xDiff_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xDiff_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="3"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xDiff_2/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="empty_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="3"/>
<pin id="397" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln215_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="y_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="3"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_2/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln197_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="0" index="2" bw="2" slack="0"/>
<pin id="411" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="yDiff_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="3"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="0" index="2" bw="2" slack="0"/>
<pin id="418" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yDiff_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="yDiff_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="3"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yDiff_2/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="empty_226_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="3"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_226/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="empty_227_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="3"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="0" index="2" bw="2" slack="0"/>
<pin id="437" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_227/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="y_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="3"/>
<pin id="442" dir="0" index="1" bw="2" slack="3"/>
<pin id="443" dir="0" index="2" bw="2" slack="0"/>
<pin id="444" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="empty_228_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="3"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_228/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln205_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="3"/>
<pin id="455" dir="0" index="1" bw="2" slack="3"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln205/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="2" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln199_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="2"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199_1/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xDiff_cast_mid1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xDiff_cast_mid1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="x_2_mid1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="3"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_2_mid1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_mid1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="3"/>
<pin id="484" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="yDiff_cast_mid1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="yDiff_cast_mid1/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="y_2_mid1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="3"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_2_mid1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_mid112_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="3"/>
<pin id="498" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid112/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_mid114_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="3"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="2" slack="0"/>
<pin id="504" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid114/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln218_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="3"/>
<pin id="509" dir="0" index="1" bw="2" slack="3"/>
<pin id="510" dir="0" index="2" bw="2" slack="0"/>
<pin id="511" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="empty_229_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="3"/>
<pin id="515" dir="0" index="1" bw="2" slack="0"/>
<pin id="516" dir="0" index="2" bw="2" slack="0"/>
<pin id="517" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_229/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln205_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="3"/>
<pin id="522" dir="0" index="1" bw="2" slack="3"/>
<pin id="523" dir="0" index="2" bw="2" slack="0"/>
<pin id="524" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln205_1/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="2" slack="0"/>
<pin id="530" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln199_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="0" index="2" bw="4" slack="0"/>
<pin id="538" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_1/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln199_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199_2/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln199_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="3"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="0" index="2" bw="2" slack="1"/>
<pin id="550" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_3/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln199_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="3"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="1"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln199_4/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln234_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="2"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="i_50_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="3"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_50/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln199_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="0" index="1" bw="6" slack="4"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln199_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="2"/>
<pin id="574" dir="0" index="1" bw="2" slack="4"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln199_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="4"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln199_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="4"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln233_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="4" slack="4"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/5 "/>
</bind>
</comp>

<comp id="591" class="1005" name="i_48_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_48 "/>
</bind>
</comp>

<comp id="598" class="1005" name="xDiff_2_phi_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="4"/>
<pin id="600" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="xDiff_2_phi "/>
</bind>
</comp>

<comp id="604" class="1005" name="yDiff_2_phi_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="4"/>
<pin id="606" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="yDiff_2_phi "/>
</bind>
</comp>

<comp id="610" class="1005" name="i_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="617" class="1005" name="indvar_flatten_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="624" class="1005" name="shape_idx_load_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shape_idx_load_read "/>
</bind>
</comp>

<comp id="629" class="1005" name="CGRA_NumTiles_shapes_values_load_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="CGRA_NumTiles_shapes_values_load_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="sub_ln192_read_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="1"/>
<pin id="636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln192_read "/>
</bind>
</comp>

<comp id="639" class="1005" name="and_ln218_read_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="2"/>
<pin id="641" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln218_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="cmp77_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="3"/>
<pin id="648" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp77_read "/>
</bind>
</comp>

<comp id="653" class="1005" name="Tile2XY_1_load_read_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="3"/>
<pin id="655" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="Tile2XY_1_load_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="and_ln205_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="2"/>
<pin id="665" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln205_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="cmp28_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="3"/>
<pin id="672" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp28_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="Tile2XY_0_load_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="3"/>
<pin id="679" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="Tile2XY_0_load_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_49_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="1"/>
<pin id="689" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_49 "/>
</bind>
</comp>

<comp id="693" class="1005" name="indvar_flatten_load_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="2"/>
<pin id="695" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="698" class="1005" name="bpsStride_0_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="1"/>
<pin id="700" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bpsStride_0_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="bpsStride_1_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bpsStride_1_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln199_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="712" class="1005" name="i_48_load_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="4"/>
<pin id="714" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="i_48_load_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln233_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln233 "/>
</bind>
</comp>

<comp id="725" class="1005" name="select_ln199_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="3"/>
<pin id="727" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln199 "/>
</bind>
</comp>

<comp id="730" class="1005" name="allocated_tiles_shapes_values_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="1"/>
<pin id="732" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_shapes_values_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="xDiff_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xDiff "/>
</bind>
</comp>

<comp id="741" class="1005" name="yDiff_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="yDiff "/>
</bind>
</comp>

<comp id="747" class="1005" name="bpsStride_0_addr_1_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="1"/>
<pin id="749" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bpsStride_0_addr_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="bpsStride_1_addr_1_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="1"/>
<pin id="754" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bpsStride_1_addr_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="select_ln199_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="2"/>
<pin id="759" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln199_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="allocated_tiles_shapes_values_load_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="2"/>
<pin id="764" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="allocated_tiles_shapes_values_load "/>
</bind>
</comp>

<comp id="767" class="1005" name="xDiff_2_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="1"/>
<pin id="769" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xDiff_2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="yDiff_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="1"/>
<pin id="775" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="yDiff_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln199_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="1"/>
<pin id="781" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln199_1 "/>
</bind>
</comp>

<comp id="784" class="1005" name="xy2Tile_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="1"/>
<pin id="786" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xy2Tile_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="xDiff_2_phi_load_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="1"/>
<pin id="791" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xDiff_2_phi_load_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="yDiff_2_phi_load_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="1"/>
<pin id="796" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="yDiff_2_phi_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="84" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="322"><net_src comp="309" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="279" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="279" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="328" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="365" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="373" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="380" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="365" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="414" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="399" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="402" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="394" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="368" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="440" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="206" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="219" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="481" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="476" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="520" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="507" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="459" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="526" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="544"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="551"><net_src comp="287" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="283" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="261" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="580"><net_src comp="546" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="552" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="563" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="90" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="601"><net_src comp="94" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="607"><net_src comp="98" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="613"><net_src comp="102" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="620"><net_src comp="106" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="627"><net_src comp="110" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="632"><net_src comp="116" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="637"><net_src comp="122" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="642"><net_src comp="128" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="649"><net_src comp="134" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="656"><net_src comp="140" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="666"><net_src comp="146" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="673"><net_src comp="152" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="680"><net_src comp="158" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="690"><net_src comp="306" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="696"><net_src comp="309" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="701"><net_src comp="199" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="706"><net_src comp="212" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="711"><net_src comp="318" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="279" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="720"><net_src comp="323" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="728"><net_src comp="328" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="733"><net_src comp="225" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="738"><net_src comp="206" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="744"><net_src comp="219" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="750"><net_src comp="238" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="755"><net_src comp="246" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="760"><net_src comp="359" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="765"><net_src comp="232" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="770"><net_src comp="387" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="776"><net_src comp="421" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="782"><net_src comp="467" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="787"><net_src comp="254" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="792"><net_src comp="283" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="797"><net_src comp="287" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: yDiff_2_phi_out | {6 7 }
	Port: xDiff_2_phi_out | {6 7 }
	Port: i_50_out | {6 7 }
	Port: xDiff_2_out | {6 7 }
	Port: yDiff_2_out | {6 7 }
	Port: bpsStride_0 | {}
	Port: bpsStride_1 | {}
	Port: xy2Tile | {}
	Port: allocated_tiles_shapes_values | {}
 - Input state : 
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : Tile2XY_0_load | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : cmp28 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : and_ln205 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : Tile2XY_1_load | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : cmp77 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : and_ln218 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : sub_ln192 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : CGRA_NumTiles_shapes_values_load | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : shape_idx_load | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : bpsStride_0 | {2 3 4 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : bpsStride_1 | {2 3 4 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : xy2Tile | {4 5 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3 : allocated_tiles_shapes_values | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln199 : 1
		bpsStride_0_addr : 2
		xDiff : 3
		bpsStride_1_addr : 2
		yDiff : 3
		icmp_ln199 : 1
		icmp_ln233 : 1
		select_ln199 : 2
		tmp_27 : 3
		zext_ln234 : 4
		allocated_tiles_shapes_values_addr : 5
		allocated_tiles_shapes_values_load : 6
	State 3
		zext_ln199_1 : 1
		bpsStride_0_addr_1 : 2
		bpsStride_0_load : 3
		bpsStride_1_addr_1 : 2
		bpsStride_1_load : 3
		select_ln199_2 : 1
	State 4
		x_2 : 1
		xDiff_1 : 1
		xDiff_2 : 2
		empty : 1
		y_2 : 1
		yDiff_1 : 1
		yDiff_2 : 2
		empty_226 : 1
		empty_227 : 2
		y : 3
		empty_228 : 2
		select_ln205 : 3
		tmp : 4
		xDiff_cast_mid1 : 1
		x_2_mid1 : 2
		p_mid1 : 2
		yDiff_cast_mid1 : 1
		y_2_mid1 : 2
		p_mid112 : 2
		p_mid114 : 3
		select_ln218 : 4
		empty_229 : 3
		select_ln205_1 : 4
		tmp_s : 5
		select_ln199_1 : 6
		zext_ln199_2 : 7
		xy2Tile_addr : 8
		xy2Tile_load : 9
	State 5
		select_ln199_3 : 1
		select_ln199_4 : 1
		icmp_ln234 : 1
		br_ln234 : 2
		store_ln199 : 2
		store_ln199 : 2
		store_ln233 : 1
	State 6
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 7
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|          |                select_ln199_fu_328                |    0    |    4    |
|          |               select_ln199_2_fu_359               |    0    |    2    |
|          |                select_ln197_fu_373                |    0    |    2    |
|          |                   xDiff_1_fu_380                  |    0    |    2    |
|          |                   xDiff_2_fu_387                  |    0    |    2    |
|          |               select_ln197_1_fu_407               |    0    |    2    |
|          |                   yDiff_1_fu_414                  |    0    |    2    |
|          |                   yDiff_2_fu_421                  |    0    |    2    |
|          |                  empty_227_fu_433                 |    0    |    2    |
|  select  |                      y_fu_440                     |    0    |    2    |
|          |                  empty_228_fu_446                 |    0    |    2    |
|          |                select_ln205_fu_453                |    0    |    2    |
|          |                  p_mid114_fu_500                  |    0    |    2    |
|          |                select_ln218_fu_507                |    0    |    2    |
|          |                  empty_229_fu_513                 |    0    |    2    |
|          |               select_ln205_1_fu_520               |    0    |    2    |
|          |               select_ln199_1_fu_534               |    0    |    4    |
|          |               select_ln199_3_fu_546               |    0    |    2    |
|          |               select_ln199_4_fu_552               |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |                  add_ln199_fu_348                 |    0    |    3    |
|          |                    empty_fu_394                   |    0    |    3    |
|          |                  empty_226_fu_428                 |    0    |    3    |
|    add   |                 add_ln199_1_fu_467                |    0    |    6    |
|          |                   p_mid1_fu_481                   |    0    |    3    |
|          |                  p_mid112_fu_495                  |    0    |    3    |
|          |                    i_50_fu_563                    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|
|          |                     x_2_fu_368                    |    0    |    3    |
|    sub   |                     y_2_fu_402                    |    0    |    3    |
|          |                  x_2_mid1_fu_476                  |    0    |    3    |
|          |                  y_2_mid1_fu_490                  |    0    |    3    |
|----------|---------------------------------------------------|---------|---------|
|          |                 icmp_ln199_fu_318                 |    0    |    3    |
|   icmp   |                 icmp_ln233_fu_323                 |    0    |    2    |
|          |                 icmp_ln234_fu_558                 |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |          shape_idx_load_read_read_fu_110          |    0    |    0    |
|          | CGRA_NumTiles_shapes_values_load_read_read_fu_116 |    0    |    0    |
|          |             sub_ln192_read_read_fu_122            |    0    |    0    |
|          |             and_ln218_read_read_fu_128            |    0    |    0    |
|   read   |               cmp77_read_read_fu_134              |    0    |    0    |
|          |          Tile2XY_1_load_read_read_fu_140          |    0    |    0    |
|          |             and_ln205_read_read_fu_146            |    0    |    0    |
|          |               cmp28_read_read_fu_152              |    0    |    0    |
|          |          Tile2XY_0_load_read_read_fu_158          |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  grp_write_fu_164                 |    0    |    0    |
|          |                  grp_write_fu_171                 |    0    |    0    |
|   write  |                  grp_write_fu_178                 |    0    |    0    |
|          |                  grp_write_fu_185                 |    0    |    0    |
|          |                  grp_write_fu_192                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                 zext_ln199_fu_312                 |    0    |    0    |
|          |                 zext_ln234_fu_343                 |    0    |    0    |
|          |                zext_ln199_1_fu_353                |    0    |    0    |
|   zext   |                 zext_ln202_fu_365                 |    0    |    0    |
|          |                 zext_ln215_fu_399                 |    0    |    0    |
|          |               xDiff_cast_mid1_fu_472              |    0    |    0    |
|          |               yDiff_cast_mid1_fu_486              |    0    |    0    |
|          |                zext_ln199_2_fu_541                |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                   tmp_27_fu_336                   |    0    |    0    |
|bitconcatenate|                     tmp_fu_459                    |    0    |    0    |
|          |                    tmp_s_fu_526                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    0    |    88   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|CGRA_NumTiles_shapes_values_load_read_reg_629|    4   |
|         Tile2XY_0_load_read_reg_677         |    2   |
|         Tile2XY_1_load_read_reg_653         |    2   |
|            UnifiedRetVal_reg_267            |    1   |
|             add_ln199_1_reg_779             |    6   |
|  allocated_tiles_shapes_values_addr_reg_730 |    9   |
|  allocated_tiles_shapes_values_load_reg_762 |    4   |
|            and_ln205_read_reg_663           |    1   |
|            and_ln218_read_reg_639           |    1   |
|          bpsStride_0_addr_1_reg_747         |    2   |
|           bpsStride_0_addr_reg_698          |    2   |
|          bpsStride_1_addr_1_reg_752         |    2   |
|           bpsStride_1_addr_reg_703          |    2   |
|              cmp28_read_reg_670             |    1   |
|              cmp77_read_reg_646             |    1   |
|             i_48_load_1_reg_712             |    4   |
|                 i_48_reg_591                |    4   |
|                 i_49_reg_687                |    2   |
|                  i_reg_610                  |    2   |
|              icmp_ln199_reg_708             |    1   |
|              icmp_ln233_reg_717             |    1   |
|         indvar_flatten_load_reg_693         |    6   |
|            indvar_flatten_reg_617           |    6   |
|            select_ln199_2_reg_757           |    2   |
|             select_ln199_reg_725            |    4   |
|         shape_idx_load_read_reg_624         |    5   |
|            sub_ln192_read_reg_634           |    6   |
|          xDiff_2_phi_load_1_reg_789         |    2   |
|             xDiff_2_phi_reg_598             |    2   |
|               xDiff_2_reg_767               |    2   |
|                xDiff_reg_735                |    1   |
|             xy2Tile_addr_reg_784            |    4   |
|          yDiff_2_phi_load_1_reg_794         |    2   |
|             yDiff_2_phi_reg_604             |    2   |
|               yDiff_2_reg_773               |    2   |
|                yDiff_reg_741                |    1   |
+---------------------------------------------+--------+
|                    Total                    |   101  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_164 |  p2  |   2  |   2  |    4   ||    9    |
|  grp_write_fu_171 |  p2  |   2  |   2  |    4   ||    9    |
|  grp_write_fu_178 |  p2  |   2  |   4  |    8   ||    9    |
| grp_access_fu_206 |  p0  |   4  |   2  |    8   ||    17   |
| grp_access_fu_219 |  p0  |   4  |   2  |    8   ||    17   |
| grp_access_fu_232 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   58   || 9.19429 ||    79   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   79   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   101  |   167  |
+-----------+--------+--------+--------+
