/*
 * bq25882_charger.c
 *
 * bq25882 driver
 *
 * Copyright (c) 2012-2019 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/delay.h>
#include <linux/jiffies.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/i2c.h>
#include <linux/pm_wakeup.h>
#include <linux/usb/otg.h>
#include <linux/io.h>
#include <linux/gpio.h>
#include <linux/power_supply.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_address.h>
#include <linux/of_gpio.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/notifier.h>
#include <linux/mutex.h>
#include <linux/raid/pq.h>
#include <linux/wakelock.h>

#include <linux/hisi/usb/hisi_usb.h>
#include <linux/hisi/hisi_adc.h>
#include <huawei_platform/log/hw_log.h>
#ifdef CONFIG_HUAWEI_HW_DEV_DCT
#include <huawei_platform/devdetect/hw_dev_dec.h>
#endif
#include <huawei_platform/power/huawei_charger.h>
#ifdef CONFIG_HISI_BCI_BATTERY
#include <linux/power/hisi/hisi_bci_battery.h>
#endif
#include <huawei_platform/power/battery_voltage.h>
#include <huawei_platform/power/series_batt_charger.h>
#include "bq25882_charger.h"

#ifdef HWLOG_TAG
#undef HWLOG_TAG
#endif

#define HWLOG_TAG bq25882_charger
HWLOG_REGIST();

#define ADC_CONTINUOUS 0x2
#define ADC_ONESHOT 0x3

static struct bq25882_device_info *g_bq25882_dev;

static int iin_set = IINLIM_MIN;
static bool g_shutdown_flag;

#define MSG_LEN                      2
#define BUF_LEN                      26
#define CONV_RETRY                   8
#define GET_ADC_TIME                 5000
#define TIMEOUT_SEC                  100

static int bq25882_write_block(struct bq25882_device_info *di,
	u8 *value, u8 reg, unsigned int num_bytes)
{
	struct i2c_msg msg[1];
	int ret;

	if (!di || !di->client || !value) {
		hwlog_err("di or value is null\n");
		return -EIO;
	}

	*value = reg;

	msg[0].addr = di->client->addr;
	msg[0].flags = 0;
	msg[0].buf = value;
	msg[0].len = num_bytes + 1;

	ret = i2c_transfer(di->client->adapter, msg, 1);

	/* i2c_transfer returns number of messages transferred */
	if (ret != 1) {
		hwlog_err("write_block failed[%x]\n", reg);
		return -EIO;
	}

	return 0;
}

static int bq25882_read_block(struct bq25882_device_info *di,
	u8 *value, u8 reg, unsigned int num_bytes)
{
	struct i2c_msg msg[MSG_LEN];
	u8 buf;
	int ret;

	if (!di || !di->client || !value) {
		hwlog_err("di or value is null\n");
		return -EIO;
	}

	buf = reg;

	msg[0].addr = di->client->addr;
	msg[0].flags = 0;
	msg[0].buf = &buf;
	msg[0].len = 1;

	msg[1].addr = di->client->addr;
	msg[1].flags = I2C_M_RD;
	msg[1].buf = value;
	msg[1].len = num_bytes;

	ret = i2c_transfer(di->client->adapter, msg, MSG_LEN);

	/* i2c_transfer returns number of messages transferred */
	if (ret != MSG_LEN) {
		hwlog_err("read_block failed[%x]\n", reg);
		return -EIO;
	}

	return 0;
}

static int bq25882_write_byte(u8 reg, u8 value)
{
	struct bq25882_device_info *di = g_bq25882_dev;
	/* 2 bytes offset 1 contains the data offset 0 is used by i2c_write */
	u8 temp_buffer[MSG_LEN] = {0};

	/* offset 1 contains the data */
	temp_buffer[1] = value;
	return bq25882_write_block(di, temp_buffer, reg, 1);
}

static int bq25882_read_byte(u8 reg, u8 *value)
{
	struct bq25882_device_info *di = g_bq25882_dev;

	return bq25882_read_block(di, value, reg, 1);
}

static int bq25882_write_mask(u8 reg, u8 mask, u8 shift, u8 value)
{
	int ret;
	u8 val = 0;

	ret = bq25882_read_byte(reg, &val);
	if (ret < 0)
		return ret;

	val &= ~mask;
	val |= ((value << shift) & mask);

	return bq25882_write_byte(reg, val);
}

static int bq25882_read_mask(u8 reg, u8 mask, u8 shift, u8 *value)
{
	int ret;
	u8 val = 0;

	ret = bq25882_read_byte(reg, &val);
	if (ret < 0)
		return ret;

	val &= mask;
	val >>= shift;
	*value = val;

	return 0;
}

#ifdef CONFIG_SYSFS
/*
 * There are a numerous options that are configurable on the bq25882
 * that go well beyond what the power_supply properties provide access to.
 * Provide sysfs access to them so they can be examined and possibly modified
 * on the fly.
 */
#define BQ25882_SYSFS_FIELD(_name, r, f, m, store) \
{ \
	.attr = __ATTR(_name, m, bq25882_sysfs_show, store), \
	.reg = BQ25882_REG_##r, \
	.mask = BQ25882_REG_##r##_##f##_MASK, \
	.shift = BQ25882_REG_##r##_##f##_SHIFT, \
}

#define BQ25882_SYSFS_FIELD_RW(_name, r, f) \
	BQ25882_SYSFS_FIELD(_name, r, f, 0640, bq25882_sysfs_store)

#define BQ25882_SYSFS_FIELD_RO(_name, r, f) \
	BQ25882_SYSFS_FIELD(_name, r, f, 0440, NULL)

static ssize_t bq25882_sysfs_show(struct device *dev,
	struct device_attribute *attr, char *buf);
static ssize_t bq25882_sysfs_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count);

struct bq25882_sysfs_field_info {
	struct device_attribute attr;
	u8 reg;
	u8 mask;
	u8 shift;
};

static struct bq25882_sysfs_field_info bq25882_sysfs_field_tbl[] = {
	/* sysfs name reg field in reg */
	BQ25882_SYSFS_FIELD_RW(en_hiz,        CCL,   EN_HIZ),
	BQ25882_SYSFS_FIELD_RW(en_ilim,       CCL,   EN_ILIM),
	BQ25882_SYSFS_FIELD_RW(ichg,          CCL,   ICHG),
	BQ25882_SYSFS_FIELD_RW(vindpm,        IVL,   VINDPM),
	BQ25882_SYSFS_FIELD_RW(en_bat_dischg, IVL,   EN_BAT_DISCHG),
	BQ25882_SYSFS_FIELD_RW(force_ico,     ICL,   FORCE_ICO),
	BQ25882_SYSFS_FIELD_RW(force_indet,   ICL,   FORCE_INDET),
	BQ25882_SYSFS_FIELD_RW(en_ico,        ICL,   EN_ICO),
	BQ25882_SYSFS_FIELD_RW(iindpm,        ICL,   IINDPM),
	BQ25882_SYSFS_FIELD_RW(iprechg,       PTCL,  IPRECHG),
	BQ25882_SYSFS_FIELD_RW(iterm,         PTCL,  ITERM),
	BQ25882_SYSFS_FIELD_RW(en_term,       CC1,   EN_TERM),
	BQ25882_SYSFS_FIELD_RW(watchdog,      CC1,   WATCHDOG),
	BQ25882_SYSFS_FIELD_RW(en_timer,      CC1,   EN_TIMER),
	BQ25882_SYSFS_FIELD_RW(chg_timer,     CC1,   CHG_TIMER),
	BQ25882_SYSFS_FIELD_RW(tmr2x_en,      CC1,   TMR2X_EN),
	BQ25882_SYSFS_FIELD_RW(en_otg,        CC2,   EN_OTG),
	BQ25882_SYSFS_FIELD_RW(auto_indet_en, CC2,   AUTO_INDET_EN),
	BQ25882_SYSFS_FIELD_RW(treg,          CC2,   TREG),
	BQ25882_SYSFS_FIELD_RW(en_chg,        CC2,   EN_CHG),
	BQ25882_SYSFS_FIELD_RW(batlowv,       CC2,   BATLOWV),
	BQ25882_SYSFS_FIELD_RW(vrechg,        CC2,   VRECHG),
	BQ25882_SYSFS_FIELD_RW(pfm_dis,       CC3,   PFM_DIS),
	BQ25882_SYSFS_FIELD_RW(wd_rst,        CC3,   WD_RST),
	BQ25882_SYSFS_FIELD_RW(sys_min,       CC3,   SYS_MIN),
	BQ25882_SYSFS_FIELD_RW(jeta_vset,     CC4,   JEITA_VSET),
	BQ25882_SYSFS_FIELD_RW(jeta_iseth,    CC4,   JEITA_ISETH),
	BQ25882_SYSFS_FIELD_RW(jeta_isetc,    CC4,   JEITA_ISETC),
	BQ25882_SYSFS_FIELD_RW(otg_ilim,      OC,    OTG_ILIM),
	BQ25882_SYSFS_FIELD_RW(otg_vlim,      OC,    OTG_VLIM),
	BQ25882_SYSFS_FIELD_RO(ico_ilim,      ICOCL, ICO_ILIM),
	BQ25882_SYSFS_FIELD_RO(iindpm_stat,   CS1,   IINDPM_STAT),
	BQ25882_SYSFS_FIELD_RO(vindpm_stat,   CS1,   VINDPM_STAT),
	BQ25882_SYSFS_FIELD_RO(treg_stat,     CS1,   TREG_STAT),
	BQ25882_SYSFS_FIELD_RO(wd_stat,       CS1,   WD_STAT),
	BQ25882_SYSFS_FIELD_RO(chrg_stat,     CS1,   CHRG_STAT),
	BQ25882_SYSFS_FIELD_RO(pg_stat,       CS2,   PG_STAT),
	BQ25882_SYSFS_FIELD_RO(vbus_stat,     CS2,   VBUS_STAT),
	BQ25882_SYSFS_FIELD_RO(ico_stat,      CS2,   ICO_STAT),
	BQ25882_SYSFS_FIELD_RO(vsys_stat,     CS2,   VSYS_STAT),
	BQ25882_SYSFS_FIELD_RO(ts_stat,       NS,    TS_STAT),
	BQ25882_SYSFS_FIELD_RO(vbus_ovp_stat, FS,    VBUS_OVP_STAT),
	BQ25882_SYSFS_FIELD_RO(tshut_stat,    FS,    TSHUT_STAT),
	BQ25882_SYSFS_FIELD_RO(batovp_stat,   FS,    BATOVP_STAT),
	BQ25882_SYSFS_FIELD_RO(tmr_stat,      FS,    TMR_STAT),
	BQ25882_SYSFS_FIELD_RO(otg_flag,      FF,    OTG_FLAG),
	BQ25882_SYSFS_FIELD_RW(reg_rst,       PI,    REG_RST),
};

#define BQ25882_SYSFS_ATTRS_SIZE  (ARRAY_SIZE(bq25882_sysfs_field_tbl) + 1)

static struct attribute *bq25882_sysfs_attrs[BQ25882_SYSFS_ATTRS_SIZE];

static const struct attribute_group bq25882_sysfs_attr_group = {
	.attrs = bq25882_sysfs_attrs,
};

static void bq25882_sysfs_init_attrs(void)
{
	int i;
	int limit = ARRAY_SIZE(bq25882_sysfs_field_tbl);

	for (i = 0; i < limit; i++)
		bq25882_sysfs_attrs[i] = &bq25882_sysfs_field_tbl[i].attr.attr;

	bq25882_sysfs_attrs[limit] = NULL;
}

static struct bq25882_sysfs_field_info *bq25882_sysfs_field_lookup(
	const char *name)
{
	int i;
	int limit = ARRAY_SIZE(bq25882_sysfs_field_tbl);

	for (i = 0; i < limit; i++) {
		if (!strcmp(name, bq25882_sysfs_field_tbl[i].attr.attr.name))
			break;
	}

	if (i >= limit)
		return NULL;

	return &bq25882_sysfs_field_tbl[i];
}

static ssize_t bq25882_sysfs_show(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct bq25882_sysfs_field_info *info = NULL;
	int ret;
	u8 v;

	info = bq25882_sysfs_field_lookup(attr->attr.name);
	if (!info) {
		hwlog_err("get sysfs entries failed\n");
		return -EINVAL;
	}

	ret = bq25882_read_mask(info->reg, info->mask, info->shift, &v);
	if (ret)
		return ret;

	return scnprintf(buf, PAGE_SIZE, "%hhx\n", v);
}

static ssize_t bq25882_sysfs_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct bq25882_sysfs_field_info *info = NULL;
	int ret;
	u8 v;

	info = bq25882_sysfs_field_lookup(attr->attr.name);
	if (!info) {
		hwlog_err("get sysfs entries failed\n");
		return -EINVAL;
	}

	ret = kstrtou8(buf, 0, &v);
	if (ret < 0) {
		hwlog_err("get kstrtou8 failed\n");
		return ret;
	}

	ret = bq25882_write_mask(info->reg, info->mask, info->shift, v);
	if (ret)
		return ret;

	return count;
}

static int bq25882_sysfs_create_group(struct bq25882_device_info *di)
{
	bq25882_sysfs_init_attrs();
	return sysfs_create_group(&di->dev->kobj, &bq25882_sysfs_attr_group);
}

static void bq25882_sysfs_remove_group(struct bq25882_device_info *di)
{
	sysfs_remove_group(&di->dev->kobj, &bq25882_sysfs_attr_group);
}
#else
static inline int bq25882_sysfs_create_group(struct bq25882_device_info *di)
{
	return 0;
}

static inline void bq25882_sysfs_remove_group(struct bq25882_device_info *di)
{
}
#endif /* CONFIG_SYSFS */

static int bq25882_5v_chip_init(struct bq25882_device_info *di)
{
	int ret = 0;

	/* Charge Voltage Limit 7.8V */
	ret |= bq25882_write_byte(BQ25882_REG_BVRL, 0x64);

	/* Fast Charge Current Limit 1000mA */
	ret |= bq25882_write_byte(BQ25882_REG_CCL, 0x54);

	/* iprechg = 150ma,iterm current = 150ma */
	ret |= bq25882_write_byte(BQ25882_REG_PTCL, 0x22);

	/*
	 * watchdog timer setting = 80s, fast charge timer setting = 12h,
	 * EN_TERM 0, EN_TIMER 1
	 */
	ret |= bq25882_write_byte(BQ25882_REG_CC1, 0x2d);

	/*
	 * Battery Precharge to Fast Charge Threshold 6,
	 * Battery Recharge 100mV
	 */
	ret |= bq25882_write_byte(BQ25882_REG_CC2, 0x7c);

	/* WD_RST 1, SYS_MIN 7.0V */
	ret |= bq25882_write_byte(BQ25882_REG_CC3, 0x4a);

	/* JEITA Low Temperature Current Setting 20% of ICHG */
	ret |= bq25882_write_byte(BQ25882_REG_CC4, 0x7d);

	/* buck mode current limit = 2A, OTG_VLIM 5.1V */
	ret |= bq25882_write_byte(BQ25882_REG_OC, 0xf6);

	/* enable charging */
	gpio_set_value(di->gpio_cd, 0);

	return ret;

}

static int bq25882_chip_init(struct chip_init_crit *init_crit)
{
	int ret = -1;
	struct bq25882_device_info *di = g_bq25882_dev;

	if (!di || !init_crit) {
		hwlog_err("di or init_crit is null\n");
		return -ENOMEM;
	}

	switch (init_crit->vbus) {
	case ADAPTER_5V:
		ret = bq25882_5v_chip_init(di);
		break;
	default:
		hwlog_err("invaid init_crit vbus mode\n");
		break;
	}

	return ret;
}

static int bq25882_device_check(void)
{
	int ret;
	u8 reg = 0xff;

	ret = bq25882_read_byte(BQ25882_REG_PI, &reg);
	if (ret)
		return CHARGE_IC_BAD;

	if ((reg & BQ25882_REG_PI_PN_MASK) == BQ25882 &&
		(reg & BQ25882_REG_PI_DEV_REV_MASK) == CHIP_REVISION) {
		hwlog_info("bq25882 is good\n");
		return CHARGE_IC_GOOD;
	}

	hwlog_err("bq25882 is bad\n");
	return CHARGE_IC_BAD;
}

static int bq25882_set_covn_start(int enable)
{
	return 0;
}

static int bq25882_set_input_current(int value)
{
	int limit_current;
	u8 iin_limit;

	limit_current = value;

	if (limit_current < IINLIM_MIN)
		limit_current = IINLIM_MIN;
	else if (limit_current > IINLIM_MAX)
		limit_current = IINLIM_MAX;

	iin_limit = (limit_current - IINLIM_OFFSET) / IINLIM_STEP;
	iin_set = iin_limit * IINLIM_STEP + IINLIM_OFFSET;

	hwlog_info("set_input_current [%x]=0x%x\n", BQ25882_REG_ICL, iin_limit);

	return bq25882_write_mask(BQ25882_REG_ICL,
		BQ25882_REG_ICL_IINDPM_MASK,
		BQ25882_REG_ICL_IINDPM_SHIFT,
		iin_limit);
}

static int bq25882_get_input_current_set(void)
{
	return iin_set;
}

static int bq25882_set_charge_current(int value)
{
	int currentma;
	u8 ichg;

	currentma = value;

	if (currentma < ICHG_MIN)
		currentma = ICHG_MIN;
	else if (currentma > ICHG_MAX)
		currentma = ICHG_MAX;

	ichg = currentma / ICHG_STEP;

	hwlog_info("set_charge_current [%x]=0x%x\n", BQ25882_REG_CCL, ichg);

	return bq25882_write_mask(BQ25882_REG_CCL,
		BQ25882_REG_CCL_ICHG_MASK,
		BQ25882_REG_CCL_ICHG_SHIFT,
		ichg);
}

static int bq25882_set_terminal_voltage(int value)
{
	int voltagemv;
	u8 voreg;

	voltagemv = value;

	if (voltagemv < VCHARGE_MIN)
		voltagemv = VCHARGE_MIN;
	else if (voltagemv > VCHARGE_MAX)
		voltagemv = VCHARGE_MAX;

	voreg = (voltagemv - VCHARGE_MIN) / VCHARGE_STEP;

	hwlog_info("set_terminal_voltage [%x]=0x%x\n", BQ25882_REG_BVRL, voreg);

	return bq25882_write_byte(BQ25882_REG_BVRL, voreg);
}

static int bq25882_set_dpm_voltage(int value)
{
	int vindpm_voltage;
	u8 vindpm;

	vindpm_voltage = value;

	if (vindpm_voltage > VINDPM_MAX)
		vindpm_voltage = VINDPM_MAX;
	else if (vindpm_voltage < VINDPM_MIN)
		vindpm_voltage = VINDPM_MIN;

	vindpm = (vindpm_voltage - VINDPM_OFFSET) / VINDPM_STEP;

	hwlog_info("set_dpm_voltage [%x]=0x%x\n", BQ25882_REG_IVL, vindpm);

	return bq25882_write_mask(BQ25882_REG_IVL,
		BQ25882_REG_IVL_VINDPM_MASK,
		BQ25882_REG_IVL_VINDPM_SHIFT,
		vindpm);
}

static int bq25882_set_terminal_current(int value)
{
	int term_currentma;
	u8 iterm_reg;

	term_currentma = value;

	if (term_currentma < ITERM_MIN)
		term_currentma = ITERM_MIN;
	else if (term_currentma > ITERM_MAX)
		term_currentma = ITERM_MAX;

	iterm_reg = (term_currentma - ITERM_OFFSET) / ITERM_STEP;

	hwlog_info("set_terminal_current [%x]=0x%x\n",
		BQ25882_REG_PTCL, iterm_reg);

	return bq25882_write_mask(BQ25882_REG_PTCL,
		BQ25882_REG_PTCL_ITERM_MASK,
		BQ25882_REG_PTCL_ITERM_SHIFT,
		iterm_reg);
}

static int bq25882_set_charge_enable(int enable)
{
	struct bq25882_device_info *di = g_bq25882_dev;

	if (!di) {
		hwlog_err("di is null\n");
		return -1;
	}

	gpio_set_value(di->gpio_cd, !enable);

	return bq25882_write_mask(BQ25882_REG_CC2,
		BQ25882_REG_CC2_EN_CHG_MASK,
		BQ25882_REG_CC2_EN_CHG_SHIFT,
		enable);
}

static int bq25882_set_otg_enable(int enable)
{
	struct bq25882_device_info *di = g_bq25882_dev;

	if (!di) {
		hwlog_err("di is null\n");
		return -1;
	}

	if (g_shutdown_flag)
		return -1;

	gpio_set_value(di->gpio_cd, !enable);

	mutex_lock(&di->adc_lock);
	if (enable) {
		di->adc_mode = ADC_CONTINUOUS;
		if (bq25882_write_mask(BQ25882_REG_AC,
			BQ25882_REG_AC_ADC_CTRL_MASK,
			BQ25882_REG_AC_ADC_CTRL_SHIFT, ADC_CONTINUOUS)) {
			di->adc_mode = ADC_ONESHOT;
			hwlog_err("otg cfg adc continue err\n");
		}
	} else {
		di->adc_mode = ADC_ONESHOT;
		if (bq25882_write_mask(BQ25882_REG_AC,
			BQ25882_REG_AC_ADC_CTRL_MASK,
			BQ25882_REG_AC_ADC_CTRL_SHIFT, ADC_ONESHOT))
			hwlog_err("otg cfg adc one shot err\n");
	}
	mutex_unlock(&di->adc_lock);
	/* notice:
	 * why enable irq when entry to OTG mode only?
	 * because we care VBUS overloaded OCP or OVP's interrupt in buck mode
	 */
	if ((!di->irq_active) && (enable)) {
		di->irq_active = 1; /* active */
		enable_irq(di->irq_int);
	} else if ((di->irq_active) && (!enable)) {
		di->irq_active = 0; /* inactive */
		disable_irq(di->irq_int);
	}

	return bq25882_write_mask(BQ25882_REG_CC2,
		BQ25882_REG_CC2_EN_OTG_MASK,
		BQ25882_REG_CC2_EN_OTG_SHIFT,
		enable);
}

static int bq25882_set_term_enable(int enable)
{
	return bq25882_write_mask(BQ25882_REG_CC1,
		BQ25882_REG_CC1_EN_TERM_MASK,
		BQ25882_REG_CC1_EN_TERM_SHIFT,
		enable);
}

static int bq25882_get_charge_state(unsigned int *state)
{
	u8 reg = 0;
	int ret;

	if (!state)
		return -1;

	ret = bq25882_read_byte(BQ25882_REG_CS2, &reg);

	hwlog_info("get_charge_state [%x]=0x%x\n", BQ25882_REG_CS2, reg);

	if (!(reg & BQ25882_NOT_PG_STAT))
		*state |= CHAGRE_STATE_NOT_PG;

	ret |= bq25882_read_byte(BQ25882_REG_CS1, &reg);

	hwlog_info("get_charge_state [%x]=0x%x\n", BQ25882_REG_CS1, reg);

	if ((reg & BQ25882_REG_CS1_CHRG_STAT_MASK) ==
		BQ25882_CHGR_STAT_CHARGE_DONE)
		*state |= CHAGRE_STATE_CHRG_DONE;

	if ((reg & BQ25882_REG_CS1_CHRG_STAT_MASK) ==
		BQ25882_CHGR_STAT_CV_MODE)
		*state |= CHAGRE_STATE_CV_MODE;

	if (reg & BQ25882_WATCHDOG_FAULT)
		*state |= CHAGRE_STATE_WDT_FAULT;

	ret |= bq25882_read_byte(BQ25882_REG_NS, &reg);

	hwlog_info("get_charge_state [%x]=0x%x\n", BQ25882_REG_NS, reg);

	if (reg & BQ25882_REG_NS_TS_STAT_MASK)
		*state |= CHAGRE_STATE_NTC_FAULT;

	ret |= bq25882_read_byte(BQ25882_REG_FS, &reg);

	hwlog_info("get_charge_state [%x]=0x%x\n", BQ25882_REG_FS, reg);

	if (reg & BQ25882_REG_FS_VBUS_OVP_STAT_MASK)
		*state |= CHAGRE_STATE_VBUS_OVP;

	if (reg & BQ25882_REG_FS_BATOVP_STAT_MASK)
		*state |= CHAGRE_STATE_BATT_OVP;

	return ret;
}

static int bq25882_reset_watchdog_timer(void)
{
	return bq25882_write_mask(BQ25882_REG_CC3,
		BQ25882_REG_CC3_WD_RST_MASK,
		BQ25882_REG_CC3_WD_RST_SHIFT,
		TRUE);
}

static int bq25882_get_adc_ibus(void)
{
	s16 reg_adc;
	u8 reg_adc1 = 0;
	u8 reg_adc0 = 0;
	int ret;
	int ibus_ma;

	ret = bq25882_read_byte(BQ25882_REG_IBUS_ADC1, &reg_adc1);
	ret += bq25882_read_byte(BQ25882_REG_IBUS_ADC0, &reg_adc0);
	if (ret)
		return -1;

	reg_adc = (reg_adc1 << 8) | reg_adc0;
	ibus_ma = (int)reg_adc * BQ25882_REG_IBUS_ADC_STEP_MA;
	hwlog_info("get_adc_ibus ibus is %dmA\n", ibus_ma);
	return ibus_ma;
}

static int bq25882_get_adc_vbus(void)
{
	s16 reg_adc;
	u8 reg_adc1 = 0;
	u8 reg_adc0 = 0;
	int vbus;
	int ret;

	ret = bq25882_read_byte(BQ25882_REG_VBUS_ADC1, &reg_adc1);
	ret += bq25882_read_byte(BQ25882_REG_VBUS_ADC0, &reg_adc0);
	if (ret)
		return -1;

	reg_adc = (reg_adc1 << 8) | reg_adc0;
	vbus = (int)reg_adc * BQ25882_REG_VBUS_ADC_STEP_MV;
	hwlog_info("get_adc_vbus vbus is %dmV\n", vbus);
	return vbus;
}

static int bq25882_get_adc_vbat(void)
{
	s16 reg_adc;
	u8 reg_adc1 = 0;
	u8 reg_adc0 = 0;
	int ret;
	int vbat_mv;

	ret = bq25882_read_byte(BQ25882_REG_VBAT_ADC1, &reg_adc1);
	ret += bq25882_read_byte(BQ25882_REG_VBAT_ADC0, &reg_adc0);
	if (ret)
		return -1;

	reg_adc = (reg_adc1 << 8) | reg_adc0;
	vbat_mv = (int)reg_adc * BQ25882_REG_VBAT_ADC_STEP_MV;
	hwlog_info("get_adc_vbat vbat is %dmV\n", vbat_mv);
	return vbat_mv;
}

static int bq25882_get_ibus_ma(void)
{
	if (!g_bq25882_dev) {
		hwlog_err("g_bq25882_dev is null\n");
		return -1;
	}

	return g_bq25882_dev->adc_value.ibus;
}

static int bq25882_get_vbus_mv(unsigned int *vbus_mv)
{
	if (!g_bq25882_dev || !vbus_mv) {
		hwlog_err("g_bq25882_dev or vbus_mv is null\n");
		return -1;
	}

	*vbus_mv = g_bq25882_dev->adc_value.vbus;
	return 0;
}

static int bq25882_get_vbat_mv(void)
{
	if (!g_bq25882_dev) {
		hwlog_err("g_bq25882_dev is null\n");
		return -1;
	}

	return g_bq25882_dev->adc_value.vbat;
}

static int bq25882_check_input_dpm_state(void)
{
	u8 reg = 0;
	int ret;

	ret = bq25882_read_byte(BQ25882_REG_CS1, &reg);
	if (ret < 0)
		return FALSE;

	hwlog_info("check_input_dpm_state [%x]=0x%x\n", BQ25882_REG_CS1, reg);

	if ((reg & BQ25882_REG_CS1_IINDPM_STAT_MASK) ||
		(reg & BQ25882_REG_CS1_VINDPM_STAT_MASK))
		return TRUE;

	return FALSE;
}

static int bq25882_set_otg_current(int value)
{
	int otg_currentma;
	u8 iotg_reg;

	otg_currentma = value;

	if (otg_currentma < OTG_ILIM_MIN)
		otg_currentma = OTG_ILIM_MIN;
	else if (otg_currentma > OTG_ILIM_MAX)
		otg_currentma = OTG_ILIM_MAX;

	iotg_reg = (otg_currentma - OTG_ILIM_OFFSET) / OTG_ILIM_STEP;

	hwlog_info("set_otg_current [%x]=0x%x\n",
		BQ25882_REG_OC, iotg_reg);

	return bq25882_write_mask(BQ25882_REG_OC,
		BQ25882_REG_OC_OTG_ILIM_MASK,
		BQ25882_REG_OC_OTG_ILIM_SHIFT,
		iotg_reg);
}

static int bq25882_dump_register(char *reg_value, int size)
{
	u8 reg[BQ25882_REG_NUM] = {0};
	char buff[BUF_LEN] = {0};
	int vbus = 0;
	int i;
	int ret;

	if (!reg_value)
		return 0;

	memset(reg_value, 0, size);
	snprintf(buff, BUF_LEN, "%-4d   ", bq25882_get_ibus_ma());
	strncat(reg_value, buff, strlen(buff));

	ret = bq25882_get_vbus_mv((unsigned int *)&vbus);
	if (ret)
		hwlog_err("bq25882_get_vbus_mv fail\n");

	snprintf(buff, BUF_LEN, "%-4d   ", vbus);
	strncat(reg_value, buff, strlen(buff));

	for (i = 0; i < BQ25882_REG_NUM; i++) {
		ret = bq25882_read_byte(i, &reg[i]);
		if (ret)
			hwlog_err("dump_register read fail\n");

		snprintf(buff, BUF_LEN, "0x%-7.2x   ", reg[i]);
		strncat(reg_value, buff, strlen(buff));
	}

	return 0;
}

static int bq25882_get_register_head(char *reg_head, int size)
{
	char buff[BUF_LEN] = {0};
	int i;

	if (!reg_head)
		return 0;

	memset(reg_head, 0, size);

	snprintf(buff, BUF_LEN, "Ibus   ");
	strncat(reg_head, buff, strlen(buff));

	snprintf(buff, BUF_LEN, "Vbus   ");
	strncat(reg_head, buff, strlen(buff));

	for (i = 0; i < BQ25882_REG_NUM; i++) {
		snprintf(buff, BUF_LEN, "Reg[0x%-2.2x]   ", i);
		strncat(reg_head, buff, strlen(buff));
	}

	return 0;
}

static int bq25882_set_batfet_disable(int disable)
{
	return 0;
}

static int bq25882_set_watchdog_timer(int value)
{
	u8 val;
	u8 dog_time = value;

	if (dog_time >= WATCHDOG_TIMER_160_S)
		val = BQ25882_REG_CC1_WATCHDOG_160;
	else if (dog_time >= WATCHDOG_TIMER_80_S)
		val = BQ25882_REG_CC1_WATCHDOG_80;
	else if (dog_time >= WATCHDOG_TIMER_40_S)
		val = BQ25882_REG_CC1_WATCHDOG_40;
	else
		val = BQ25882_REG_CC1_WATCHDOG_DIS;

	hwlog_info("set_watchdog_timer [%x]=0x%x\n", BQ25882_REG_CC1, val);

	return bq25882_write_mask(BQ25882_REG_CC1,
		BQ25882_REG_CC1_WATCHDOG_MASK,
		BQ25882_REG_CC1_WATCHDOG_SHIFT,
		val);
}

static int bq25882_set_charger_hiz(int enable)
{
	int ret;

	if (enable > 0)
		ret = bq25882_write_mask(BQ25882_REG_CCL,
			BQ25882_REG_CCL_EN_HIZ_MASK,
			BQ25882_REG_CCL_EN_HIZ_SHIFT,
			TRUE);
	else
		ret = bq25882_write_mask(BQ25882_REG_CCL,
			BQ25882_REG_CCL_EN_HIZ_MASK,
			BQ25882_REG_CCL_EN_HIZ_SHIFT,
			FALSE);

	return ret;
}

static int bq25882_force_set_term_enable(int enable)
{
	return 0;
}

static int bq25882_get_terminal_voltage(void)
{
	u8 vterm_reg = 0;
	int vterm;
	int ret;

	ret = bq25882_read_byte(BQ25882_REG_BVRL, &vterm_reg);
	if (ret)
		return -1;

	vterm = (int)vterm_reg * VCHARGE_STEP + VCHARGE_MIN;
	return vterm;
}

static void bq25882_get_adc_value(struct bq25882_device_info *di)
{
	int ret = 0;
	u8 reg = 0;
	int i;
	int mode;

	mutex_lock(&di->adc_lock);
	/* adc en, one shot */
	if (di->adc_mode == ADC_ONESHOT)
		ret = bq25882_write_mask(BQ25882_REG_AC,
			BQ25882_REG_AC_ADC_CTRL_MASK,
			BQ25882_REG_AC_ADC_CTRL_SHIFT, 0x3);
	mode = di->adc_mode;
	mutex_unlock(&di->adc_lock);

	if (ret) {
		hwlog_err("otg cfg adc one shot err\n");
		return;
	}

	if (mode == ADC_CONTINUOUS) {
		hwlog_info("contiue mode is set\n");
		di->adc_value.vbus = bq25882_get_adc_vbus();
		di->adc_value.ibus = bq25882_get_adc_ibus();
		di->adc_value.vbat = bq25882_get_adc_vbat();
		return;
	}

	/* The conversion result is ready after tCONV, max (3*8)ms */
	for (i = 0; i < CONV_RETRY; i++) {
		ret = bq25882_read_byte(BQ25882_REG_CS1, &reg);
		if (ret)
			return;

		/* if ADC Conversion finished, ADC_DONE_STAT bit will be 1 */
		if (reg & BQ25882_REG_CS1_ADC_DONE_STAT_MASK)
			break;

		usleep_range(3000, 3100); /* sleep 3ms */
	}

	hwlog_info("one-shot covn start is set\n");
	di->adc_value.vbus = bq25882_get_adc_vbus();
	di->adc_value.ibus = bq25882_get_adc_ibus();
	di->adc_value.vbat = bq25882_get_adc_vbat();
}

static void get_adc_work(struct work_struct *work)
{
	struct bq25882_device_info *di = NULL;

	di = container_of(work, struct bq25882_device_info, adc_work.work);
	bq25882_get_adc_value(di);
	schedule_delayed_work(&di->adc_work, msecs_to_jiffies(GET_ADC_TIME));
}

struct charge_device_ops bq25882_ops = {
	.chip_init = bq25882_chip_init,
	.dev_check = bq25882_device_check,
	.set_input_current = bq25882_set_input_current,
	.set_charge_current = bq25882_set_charge_current,
	.set_terminal_voltage = bq25882_set_terminal_voltage,
	.set_dpm_voltage = bq25882_set_dpm_voltage,
	.set_terminal_current = bq25882_set_terminal_current,
	.set_charge_enable = bq25882_set_charge_enable,
	.set_otg_enable = bq25882_set_otg_enable,
	.set_term_enable = bq25882_set_term_enable,
	.get_charge_state = bq25882_get_charge_state,
	.reset_watchdog_timer = bq25882_reset_watchdog_timer,
	.dump_register = bq25882_dump_register,
	.get_register_head = bq25882_get_register_head,
	.set_watchdog_timer = bq25882_set_watchdog_timer,
	.set_batfet_disable = bq25882_set_batfet_disable,
	.get_ibus = bq25882_get_ibus_ma,
	.get_vbus = bq25882_get_vbus_mv,
	.set_covn_start = bq25882_set_covn_start,
	.check_input_dpm_state = bq25882_check_input_dpm_state,
	.set_otg_current = bq25882_set_otg_current,
	.set_force_term_enable = bq25882_force_set_term_enable,
	.set_charger_hiz = bq25882_set_charger_hiz,
	.get_iin_set = bq25882_get_input_current_set,
	.get_terminal_voltage = bq25882_get_terminal_voltage,
	.soft_vbatt_ovp_protect = NULL,
	.rboost_buck_limit = NULL,
	.get_charge_current = NULL,
	.turn_on_ico = NULL,
};

static struct charger_otg_device_ops bq25882_otg_ops = {
	.chip_name = "bq25882",
	.otg_set_charger_enable = bq25882_set_charge_enable,
	.otg_set_enable = bq25882_set_otg_enable,
	.otg_set_current = bq25882_set_otg_current,
	.otg_set_watchdog_timer = bq25882_set_watchdog_timer,
	.otg_reset_watchdog_timer = bq25882_reset_watchdog_timer,
};

struct hw_batt_vol_ops bq25882_batt_vol_ops = {
	.get_batt_vol = bq25882_get_vbat_mv,
};

static void bq25882_irq_work(struct work_struct *work)
{
	struct bq25882_device_info *di = NULL;
	u8 reg = 0;
	u8 reg1 = 0;
	int ret;

	if (!work) {
		hwlog_err("work is null\n");
		return;
	}

	di = container_of(work, struct bq25882_device_info, irq_work);
	if (!di) {
		hwlog_err("di is null\n");
		return;
	}

	msleep(100); /* sleep 100ms */

	ret = bq25882_read_byte(BQ25882_REG_CS1, &reg1);
	ret |= bq25882_read_byte(BQ25882_REG_FF, &reg);
	if (ret)
		hwlog_err("irq_work read fail\n");

	hwlog_info("reg[%x]:0x%x, reg[%x]:0x%0x\n",
		BQ25882_REG_CS1, reg1, BQ25882_REG_FF, reg);

	if (reg & BQ25882_REG_FF_OTG_FLAG_MASK) {
		hwlog_info("CHARGE_FAULT_BOOST_OCP happened\n");

		atomic_notifier_call_chain(&fault_notifier_list,
			CHARGE_FAULT_BOOST_OCP, NULL);
	}

	if (di->irq_active == 0) {
		di->irq_active = 1;
		enable_irq(di->irq_int);
	}
}

static irqreturn_t bq25882_interrupt(int irq, void *_di)
{
	struct bq25882_device_info *di = _di;

	if (!di) {
		hwlog_err("di is null\n");
		return -1;
	}

	hwlog_info("bq25882 int happened\n");

	if (di->irq_active == 1) {
		di->irq_active = 0;
		disable_irq_nosync(di->irq_int);
		schedule_work(&di->irq_work);
	} else {
		hwlog_info("the irq is not enable, do nothing\n");
	}

	return IRQ_HANDLED;
}

static int bq25882_probe(struct i2c_client *client,
	const struct i2c_device_id *id)
{
	int ret;
	struct bq25882_device_info *di = NULL;
	struct device_node *np = NULL;
	struct class *power_class = NULL;
	struct power_devices_info_data *power_dev_info = NULL;

	hwlog_info("probe begin\n");

	if (!client || !client->dev.of_node || !id)
		return -ENODEV;

	di = kzalloc(sizeof(*di), GFP_KERNEL);
	if (!di)
		return -ENOMEM;

	g_bq25882_dev = di;

	di->dev = &client->dev;
	np = di->dev->of_node;
	di->client = client;
	i2c_set_clientdata(client, di);

	INIT_WORK(&di->irq_work, bq25882_irq_work);
	INIT_DELAYED_WORK(&di->adc_work, get_adc_work);
	wake_lock_init(&di->wlock, WAKE_LOCK_SUSPEND, "bq25882_wakelock");

	di->gpio_cd = of_get_named_gpio(np, "gpio_cd", 0);
	hwlog_info("gpio_cd=%d\n", di->gpio_cd);

	if (!gpio_is_valid(di->gpio_cd)) {
		hwlog_err("gpio is not valid\n");
		ret = -EINVAL;
		goto bq25882_fail_0;
	}

	ret = gpio_request(di->gpio_cd, "charger_cd");
	if (ret) {
		hwlog_err("gpio request fail\n");
		goto bq25882_fail_0;
	}

	/* set gpio to control CD pin to disable/enable bq2560x IC */
	ret = gpio_direction_output(di->gpio_cd, 0);
	if (ret) {
		hwlog_err("gpio set output fail\n");
		goto bq25882_fail_0;
	}

	di->gpio_int = of_get_named_gpio(np, "gpio_int", 0);
	hwlog_info("gpio_int=%d\n", di->gpio_int);

	if (!gpio_is_valid(di->gpio_int)) {
		hwlog_err("gpio is not valid\n");
		ret = -EINVAL;
		goto bq25882_fail_1;
	}

	ret = gpio_request(di->gpio_int, "charger_int");
	if (ret) {
		hwlog_err("gpio request fail\n");
		goto bq25882_fail_1;
	}

	ret = gpio_direction_input(di->gpio_int);
	if (ret) {
		hwlog_err("gpio set input fail\n");
		goto bq25882_fail_1;
	}

	di->irq_int = gpio_to_irq(di->gpio_int);
	if (di->irq_int < 0) {
		hwlog_err("gpio map to irq fail\n");
		ret = -EINVAL;
		goto bq25882_fail_2;
	}

	ret = request_irq(di->irq_int, bq25882_interrupt,
		IRQF_TRIGGER_FALLING, "charger_int_irq", di);
	if (ret) {
		hwlog_err("gpio irq request fail\n");
		di->irq_int = -1;
		goto bq25882_fail_2;
	}

	disable_irq(di->irq_int);
	di->irq_active = 0;

	ret = bq25882_sysfs_create_group(di);
	if (ret) {
		hwlog_err("sysfs group create failed\n");
		goto bq25882_fail_3;
	}

	power_class = hw_power_get_class();
	if (power_class) {
		if (!charge_dev)
			charge_dev = device_create(power_class, NULL, 0, NULL,
				"charger");
		if (IS_ERR(charge_dev)) {
			hwlog_err("sysfs device create failed\n");
			ret = PTR_ERR(charge_dev);
			goto bq25882_fail_4;
		}

		ret = sysfs_create_link(&charge_dev->kobj, &di->dev->kobj,
			"bq25882");
		if (ret) {
			hwlog_err("sysfs link create failed\n");
			goto bq25882_fail_4;
		}
	}

	/* 0x04: disable TS ADC */
	ret = bq25882_write_byte(BQ25882_REG_AFD, 0x04);
	if (ret)
		hwlog_err("ts adc disable fail\n");

	/* one shot 12bit adc */
	ret = bq25882_write_byte(BQ25882_REG_AC, 0x70);
	if (ret)
		hwlog_err("ts adc disable fail\n");

	di->adc_mode = ADC_ONESHOT;
	mutex_init(&di->adc_lock);

	ret = hw_battery_voltage_ops_register(&bq25882_batt_vol_ops,
		"bq25882");
	if (ret)
		hwlog_err("bq25882 hw_battery_voltage ops register failed\n");

	ret = series_batt_ops_register(&bq25882_ops);
	if (ret) {
		hwlog_err("bq25882 series_batt ops register fail\n");
		goto bq25882_fail_4;
	}

	ret = charger_otg_ops_register(&bq25882_otg_ops);
	if (ret) {
		hwlog_err("bq25882 charger_otg ops register fail\n");
		goto bq25882_fail_4;
	}

	bq25882_get_adc_value(di);
	schedule_delayed_work(&di->adc_work, msecs_to_jiffies(GET_ADC_TIME));

	power_dev_info = power_devices_info_register();
	if (power_dev_info) {
		power_dev_info->dev_name = di->dev->driver->name;
		power_dev_info->dev_id = 0;
		power_dev_info->ver_id = 0;
	}

	hwlog_info("probe end\n");
	return 0;

bq25882_fail_4:
	bq25882_sysfs_remove_group(di);
bq25882_fail_3:
	free_irq(di->irq_int, di);
bq25882_fail_2:
	gpio_free(di->gpio_int);
bq25882_fail_1:
	gpio_free(di->gpio_cd);
bq25882_fail_0:
	wake_lock_destroy(&di->wlock);
	kfree(di);
	g_bq25882_dev = NULL;

	return ret;
}

static int bq25882_remove(struct i2c_client *client)
{
	struct bq25882_device_info *di = i2c_get_clientdata(client);

	hwlog_info("remove begin\n");

	if (!di)
		return -ENODEV;

	bq25882_sysfs_remove_group(di);
	wake_lock_destroy(&di->wlock);
	gpio_set_value(di->gpio_cd, 1);

	if (di->gpio_cd)
		gpio_free(di->gpio_cd);

	if (di->irq_int)
		free_irq(di->irq_int, di);

	if (di->gpio_int)
		gpio_free(di->gpio_int);

	kfree(di);
	g_bq25882_dev = NULL;

	hwlog_info("remove end\n");
	return 0;
}

static void bq25882_shutdown(struct i2c_client *client)
{
	g_shutdown_flag = true;
	/* 0x30: default mode */
	bq25882_write_byte(BQ25882_REG_AC, 0x30);
}

#ifdef CONFIG_PM
static int bq25882_resume(struct device *dev)
{
	struct bq25882_device_info *di = g_bq25882_dev;

	hwlog_info("resume\n");
	wake_lock_timeout(&di->wlock, msecs_to_jiffies(TIMEOUT_SEC));
	schedule_delayed_work(&di->adc_work, msecs_to_jiffies(0));
	return 0;
}

static int bq25882_suspend(struct device *dev)
{
	hwlog_info("suspend\n");
	return 0;
}

static const struct dev_pm_ops bq25882_pm_ops = {
	.suspend   = bq25882_suspend,
	.resume    = bq25882_resume,
};

#define BQ25882_PM_OPS (&bq25882_pm_ops)
#else
#define BQ25882_PM_OPS (NULL)
#endif /* CONFIG_PM */

MODULE_DEVICE_TABLE(i2c, bq25882);
static const struct of_device_id bq25882_of_match[] = {
	{
		.compatible = "huawei,bq25882_charger",
		.data = NULL,
	},
	{},
};

static const struct i2c_device_id bq25882_i2c_id[] = {
	{ "bq25882_charger", 0 }, {}
};

static struct i2c_driver bq25882_driver = {
	.probe = bq25882_probe,
	.remove = bq25882_remove,
	.shutdown = bq25882_shutdown,
	.id_table = bq25882_i2c_id,
	.driver = {
		.owner = THIS_MODULE,
		.name = "bq25882_charger",
		.of_match_table = of_match_ptr(bq25882_of_match),
		.pm = BQ25882_PM_OPS,
	},
};

static int __init bq25882_init(void)
{
	return i2c_add_driver(&bq25882_driver);
}

static void __exit bq25882_exit(void)
{
	i2c_del_driver(&bq25882_driver);
}

module_init(bq25882_init);
module_exit(bq25882_exit);

MODULE_LICENSE("GPL v2");
MODULE_DESCRIPTION("bq25882 charger module driver");
MODULE_AUTHOR("Huawei Technologies Co., Ltd.");
