Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 16:12:37 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/adpcm_main_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                            Instance                           |                                Module                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                  |                                                                (top) |      10432 |      10432 |       0 |    0 | 13256 |      7 |      4 |        139 |
|   bd_0_i                                                      |                                                                 bd_0 |      10432 |      10432 |       0 |    0 | 13256 |      7 |      4 |        139 |
|     hls_inst                                                  |                                                      bd_0_hls_inst_0 |      10432 |      10432 |       0 |    0 | 13256 |      7 |      4 |        139 |
|       (hls_inst)                                              |                                                      bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                    |                                           bd_0_hls_inst_0_adpcm_main |      10432 |      10432 |       0 |    0 | 13256 |      7 |      4 |        139 |
|         (inst)                                                |                                           bd_0_hls_inst_0_adpcm_main |          1 |          1 |       0 |    0 |   768 |      0 |      0 |          0 |
|         accumc_U                                              |                      bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         accumd_U                                              |                    bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         dec_del_bph_U                                         |                   bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W |         32 |         32 |       0 |    0 |     0 |      1 |      0 |          0 |
|         dec_del_bpl_U                                         |                 bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         dec_del_dhx_U                                         |                   bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W |         28 |         28 |       0 |    0 |     0 |      0 |      1 |          0 |
|         dec_del_dltx_U                                        |                  bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         delay_bph_U                                           |                 bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         delay_bpl_U                                           |                 bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         delay_dhx_U                                           |                 bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         delay_dltx_U                                          |                bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186     |    bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_adpcm_main_label12 |       5744 |       5744 |       0 |    0 |  5859 |      0 |      0 |         82 |
|           (grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186) |    bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_adpcm_main_label12 |         69 |         69 |       0 |    0 |   191 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            | bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init_16 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_encode_fu_138                                   |                                    bd_0_hls_inst_0_adpcm_main_encode |       5662 |       5662 |       0 |    0 |  5666 |      0 |      0 |         82 |
|             (grp_encode_fu_138)                               |                                    bd_0_hls_inst_0_adpcm_main_encode |       4776 |       4776 |       0 |    0 |  5361 |      0 |      0 |         13 |
|             ilb_table_U                                       |           bd_0_hls_inst_0_adpcm_main_encode_ilb_table_ROM_AUTO_1R_17 |          6 |          6 |       0 |    0 |    11 |      0 |      0 |          0 |
|             mul_14s_15ns_29_2_1_U35                           |                    bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_2_1_18 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_14s_32s_46_5_1_U12                            |                     bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_5_1_19 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_14s_32s_46_5_1_U13                            |                     bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_5_1_20 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_15ns_10ns_24_2_1_U31                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_10ns_24_2_1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_11ns_25_2_1_U32                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_2_1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_12ns_26_2_1_U36                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_12ns_26_2_1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_12ns_26_2_1_U43                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_12ns_26_2_1_21 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_12ns_26_2_1_U44                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_12ns_26_2_1_22 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_13ns_27_2_1_U45                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_13ns_27_2_1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_13ns_27_2_1_U46                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_13ns_27_2_1_23 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_13ns_27_2_1_U47                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_13ns_27_2_1_24 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_13ns_27_2_1_U48                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_13ns_27_2_1_25 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_13ns_27_2_1_U49                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_13ns_27_2_1_26 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U50                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U51                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_27 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U52                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_28 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U53                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_29 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U54                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_30 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U55                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_31 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_14ns_28_2_1_U56                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_14ns_28_2_1_32 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U57                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U58                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_33 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U59                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_34 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U60                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_35 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U61                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_36 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U62                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_37 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_15ns_29_2_1_U63                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_29_2_1_38 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_16ns_30_2_1_U64                          |                      bd_0_hls_inst_0_adpcm_main_mul_15ns_16ns_30_2_1 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_16ns_30_2_1_U65                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_16ns_30_2_1_39 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15ns_16ns_30_2_1_U66                          |                   bd_0_hls_inst_0_adpcm_main_mul_15ns_16ns_30_2_1_40 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_15s_32s_47_5_1_U14                            |                     bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_5_1_41 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_15ns_31_2_1_U67                           |                    bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_2_1_42 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_16s_32s_46_5_1_U15                            |                     bd_0_hls_inst_0_adpcm_main_mul_16s_32s_46_5_1_43 |         96 |         96 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_32s_46_5_1_U16                            |                     bd_0_hls_inst_0_adpcm_main_mul_16s_32s_46_5_1_44 |         48 |         48 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_32s_47_5_1_U17                            |                     bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_5_1_45 |         72 |         72 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_11s_42_5_1_U25                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_11s_42_5_1_46 |         33 |         33 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_11s_43_5_1_U26                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_11s_43_5_1_47 |         33 |         33 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_12ns_44_5_1_U22                           |                    bd_0_hls_inst_0_adpcm_main_mul_32s_12ns_44_5_1_48 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13ns_45_5_1_U23                           |                    bd_0_hls_inst_0_adpcm_main_mul_32s_13ns_45_5_1_49 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13s_44_5_1_U27                            |                        bd_0_hls_inst_0_adpcm_main_mul_32s_13s_44_5_1 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13s_45_5_1_U28                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_13s_45_5_1_50 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_15ns_47_5_1_U24                           |                       bd_0_hls_inst_0_adpcm_main_mul_32s_15ns_47_5_1 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_32s_64_5_1_U18                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_5_1_51 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          4 |
|             mul_32s_32s_64_5_1_U19                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_5_1_52 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          4 |
|             mul_32s_9ns_41_5_1_U20                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_9ns_41_5_1_53 |          1 |          1 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_9ns_41_5_1_U21                            |                     bd_0_hls_inst_0_adpcm_main_mul_32s_9ns_41_5_1_54 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_33s_7s_40_5_1_U29                             |                      bd_0_hls_inst_0_adpcm_main_mul_33s_7s_40_5_1_55 |         33 |         33 |       0 |    0 |    17 |      0 |      0 |          2 |
|             qq4_code4_table_U                                 |        bd_0_hls_inst_0_adpcm_main_encode_qq4_code4_table_ROM_AUTO_1R |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|             quant26bt_neg_U                                   |          bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|             quant26bt_pos_U                                   |          bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wl_code_table_U                                   |       bd_0_hls_inst_0_adpcm_main_encode_wl_code_table_ROM_AUTO_1R_56 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |          0 |
|         grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248     |    bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 |       4492 |       4492 |       0 |    0 |  6587 |      0 |      0 |         57 |
|           (grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248) |    bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 |         16 |         16 |       0 |    0 |   149 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init_9 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_decode_fu_142                                   |                                    bd_0_hls_inst_0_adpcm_main_decode |       4455 |       4455 |       0 |    0 |  6436 |      0 |      0 |         57 |
|             (grp_decode_fu_142)                               |                                    bd_0_hls_inst_0_adpcm_main_decode |       3938 |       3938 |       0 |    0 |  6125 |      0 |      0 |         12 |
|             ilb_table_U                                       |              bd_0_hls_inst_0_adpcm_main_encode_ilb_table_ROM_AUTO_1R |          4 |          4 |       0 |    0 |    11 |      0 |      0 |          0 |
|             mul_14s_15ns_29_2_1_U174                          |                       bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_2_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_14s_32s_46_5_1_U154                           |                        bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_5_1 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_14s_32s_46_5_1_U155                           |                     bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_5_1_10 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_15s_32s_47_5_1_U156                           |                        bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_5_1 |         46 |         46 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_15ns_31_2_1_U176                          |                       bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_2_1 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_16s_15ns_31_2_1_U177                          |                    bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_2_1_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_16s_32s_46_5_1_U157                           |                        bd_0_hls_inst_0_adpcm_main_mul_16s_32s_46_5_1 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_32s_46_5_1_U158                           |                     bd_0_hls_inst_0_adpcm_main_mul_16s_32s_46_5_1_12 |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_16s_32s_47_5_1_U159                           |                        bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_5_1 |         47 |         47 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_11s_42_5_1_U167                           |                        bd_0_hls_inst_0_adpcm_main_mul_32s_11s_42_5_1 |         34 |         34 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_11s_43_5_1_U168                           |                        bd_0_hls_inst_0_adpcm_main_mul_32s_11s_43_5_1 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_12ns_44_5_1_U163                          |                       bd_0_hls_inst_0_adpcm_main_mul_32s_12ns_44_5_1 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_12ns_44_5_1_U164                          |                    bd_0_hls_inst_0_adpcm_main_mul_32s_12ns_44_5_1_13 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13ns_45_5_1_U165                          |                       bd_0_hls_inst_0_adpcm_main_mul_32s_13ns_45_5_1 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13s_45_5_1_U169                           |                        bd_0_hls_inst_0_adpcm_main_mul_32s_13s_45_5_1 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_13s_45_5_1_U170                           |                     bd_0_hls_inst_0_adpcm_main_mul_32s_13s_45_5_1_14 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_15ns_46_5_1_U166                          |                       bd_0_hls_inst_0_adpcm_main_mul_32s_15ns_46_5_1 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_32s_32s_64_5_1_U160                           |                        bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_5_1 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          4 |
|             mul_32s_32s_64_5_1_U161                           |                     bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_5_1_15 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          4 |
|             mul_32s_9ns_41_5_1_U162                           |                        bd_0_hls_inst_0_adpcm_main_mul_32s_9ns_41_5_1 |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_33s_7s_39_5_1_U171                            |                         bd_0_hls_inst_0_adpcm_main_mul_33s_7s_39_5_1 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mul_33s_7s_40_5_1_U172                            |                         bd_0_hls_inst_0_adpcm_main_mul_33s_7s_40_5_1 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |          2 |
|             mux_4_2_14_1_1_U173                               |                            bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|             wl_code_table_U                                   |          bd_0_hls_inst_0_adpcm_main_encode_wl_code_table_ROM_AUTO_1R |          7 |          7 |       0 |    0 |    11 |      0 |      0 |          0 |
|         grp_adpcm_main_Pipeline_reset_label4_fu_148           |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label4 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|           (grp_adpcm_main_Pipeline_reset_label4_fu_148)       |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label4 |          2 |          2 |       0 |    0 |     7 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init_8 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_adpcm_main_Pipeline_reset_label5_fu_160           |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label5 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |          0 |
|           (grp_adpcm_main_Pipeline_reset_label5_fu_160)       |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label5 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init_7 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_adpcm_main_Pipeline_reset_label6_fu_172           |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label6 |         11 |         11 |       0 |    0 |    13 |      0 |      0 |          0 |
|           (grp_adpcm_main_Pipeline_reset_label6_fu_172)       |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label6 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |  bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init_6 |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_adpcm_main_Pipeline_reset_label7_fu_178           |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label7 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |          0 |
|           (grp_adpcm_main_Pipeline_reset_label7_fu_178)       |          bd_0_hls_inst_0_adpcm_main_adpcm_main_Pipeline_reset_label7 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U            |    bd_0_hls_inst_0_adpcm_main_flow_control_loop_pipe_sequential_init |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|         tqmf_U                                                |                        bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W |         96 |         96 |       0 |    0 |     0 |      1 |      0 |          0 |
+---------------------------------------------------------------+----------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


