#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  1 22:33:32 2023
# Process ID: 14920
# Current directory: C:/Users/Filip/Desktop/digitalelprojekt/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5732 C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.xpr
# Log file: C:/Users/Filip/Desktop/digitalelprojekt/project_4/vivado.log
# Journal file: C:/Users/Filip/Desktop/digitalelprojekt/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sim_1/new/7seg_k.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_behav -key {Behavioral:sim_1:Functional:tb_timer} -tclbatch {tb_timer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 999.914 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_timer/uut_cnt/sig_cycle_count}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_timer/uut_cnt/sig_cnt1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_timer/uut_cnt/sig_cnt2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 999.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_behav xil_defaultlib.tb_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture testbench of entity xil_defaultlib.tb_timer
Built simulation snapshot tb_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_timer/p_stimulus  File: C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 999.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\tb_timer_7seg.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top tb_timer_7seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 999.914 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/cnt1_sig}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/cnt2_sig}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/uut_cnt/cnt1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/uut_cnt/cnt2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.258 ; gain = 0.000
add_bp {C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd} 87
remove_bps -file {C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd} -line 87
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_timer/cnt1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_timer/cnt2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/sig_cnt1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/sig_cnt2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/sig_cnt1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/sig_cnt2}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/hex}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/seg1}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/seg2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_k/hex}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/hex}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/seg1_p}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/seg2_p}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_timer_7seg/inst_timer_7seg/seg3}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {4000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/inst_timer_7seg/seg1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/inst_timer_7seg/seg2}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/inst_timer_7seg/seg3}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/hex}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1632.258 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/clk_sig}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/rst_sig}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_timer_7seg/en_sig}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/tb_timer_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_timer_7seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_timer_7seg
Built simulation snapshot tb_timer_7seg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.336 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/hex}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/seg1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg/seg2}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_k/hex}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_k/seg}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/hex}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/seg1_p}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_timer_7seg/inst_timer_7seg/inst_hex_7seg_p/seg2_p}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_p.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\7seg_k.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Filip\Desktop\digitalelprojekt\project_4\project_4.srcs\sources_1\new\timer_7seg.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <15> is out of range [7:0] of array <sw> [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/top.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [timer_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_k [hex_7seg_k_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg_p [hex_7seg_p_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_7seg [timer_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  2 00:17:49 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 00:17:49 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1651.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_timer_7seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer_7seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_timer_7seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb7cbba38b5b4341b8602c9ab87bc0f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_timer_7seg_behav xil_defaultlib.tb_timer_7seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt1_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_cnt2_init' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:23]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'g_num_cycles' [C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sources_1/new/timer.vhd:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer_7seg_behav -key {Behavioral:sim_1:Functional:tb_timer_7seg} -tclbatch {tb_timer_7seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_timer_7seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer_7seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 00:24:24 2023...
