// Seed: 93326739
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0 = 1;
  logic id_2;
  logic id_3;
endmodule
`define pp_2 0
`timescale 1ps / 1 ps `default_nettype wire
