var pipelineJSON={"166562816":{"nodes":[{"name":"*", "id":183677808, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"output_size", "id":183716976, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":219423392, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Xor", "id":219423744, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Entry", "id":219711776, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"input_size", "id":219712832, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":219748048, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"*", "id":219748400, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"input_im", "id":219749104, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":221315776, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221947712, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"output_size", "id":221949520, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"*", "id":237664976, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"output_im", "id":237665680, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241011216, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}], "links":[{"from":183677808, "to":221947712, "details":[{"type":"table", "Width":"32"}]}, {"from":183716976, "to":237664976, "details":[{"type":"table", "Width":"32"}]}, {"from":219423392, "to":219423744, "details":[{"type":"table", "Width":"1"}]}, {"from":219423392, "to":221315776, "details":[{"type":"table", "Width":"1"}]}, {"from":219423744, "to":221315776, "details":[{"type":"table", "Width":"1"}]}, {"from":219711776, "to":183677808, "details":[{"type":"table", "Width":"128"}]}, {"from":219711776, "to":219748400, "details":[{"type":"table", "Width":"128"}]}, {"from":219712832, "to":219748048, "details":[{"type":"table", "Width":"32"}]}, {"from":219748048, "to":219748400, "details":[{"type":"table", "Width":"32"}]}, {"from":219748400, "to":241011216, "details":[{"type":"table", "Width":"32"}]}, {"from":219749104, "to":241011216, "details":[{"type":"table", "Width":"64"}]}, {"from":221947712, "to":221315776, "details":[{"type":"table", "Width":"64"}]}, {"from":221949520, "to":219423392, "details":[{"type":"table", "Width":"32"}]}, {"from":237664976, "to":183677808, "details":[{"type":"table", "Width":"32"}]}, {"from":237665680, "to":221947712, "details":[{"type":"table", "Width":"64"}]}, {"from":241011216, "to":221315776, "details":[{"type":"table", "Width":"64"}]}]}, "168116656":{"nodes":[{"name":"Exit", "id":220572816, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"output_size", "id":220630416, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Entry", "id":221802656, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"*", "id":237621872, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}], "links":[{"from":220630416, "to":237621872, "details":[{"type":"table", "Width":"32"}]}, {"from":221802656, "to":237621872, "details":[{"type":"table", "Width":"64"}]}, {"from":237621872, "to":220572816, "details":[{"type":"table", "Width":"32"}]}]}, "168364352":{"nodes":[{"name":"Exit", "id":221101792, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":222778464, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":222780656, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"input_size", "id":236487504, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":236490176, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":236490528, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":236490880, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":236491584, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}], "links":[{"from":222778464, "to":222780656, "details":[{"type":"table", "Width":"256"}]}, {"from":222778464, "to":236490528, "details":[{"type":"table", "Width":"256"}]}, {"from":222778464, "to":236490880, "details":[{"type":"table", "Width":"256"}]}, {"from":222778464, "to":236491584, "details":[{"type":"table", "Width":"256"}]}, {"from":222780656, "to":236490176, "details":[{"type":"table", "Width":"32"}]}, {"from":236487504, "to":236490176, "details":[{"type":"table", "Width":"32"}]}, {"from":236490176, "to":236490528, "details":[{"type":"table", "Width":"32"}]}, {"from":236490528, "to":236490880, "details":[{"type":"table", "Width":"32"}]}, {"from":236490880, "to":236491584, "details":[{"type":"table", "Width":"32"}]}, {"from":236491584, "to":221101792, "details":[{"type":"table", "Width":"64"}]}]}, "168531248":{"nodes":[{"name":"FP Compare", "id":221112464, "subtype":"default", "start":"156.00", "end":"157.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"156", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Select", "id":221112816, "subtype":"select", "start":"157.00", "end":"157.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Entry", "id":221773824, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"156", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":222628944, "subtype":"exit", "start":"157.00", "end":"160.00", "details":[{"type":"table", "Start Cycle":"157", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[{"from":221112464, "to":221112816, "details":[{"type":"table", "Width":"1"}]}, {"from":221112816, "to":222628944, "details":[{"type":"table", "Width":"32"}]}, {"from":221773824, "to":221112464, "details":[{"type":"table", "Width":"96"}]}, {"from":221773824, "to":221112816, "details":[{"type":"table", "Width":"96"}]}]}, "176712752":{"nodes":[{"name":"Entry", "id":179941584, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"input_channels", "id":179943344, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"input_channels", "id":179946096, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Compare", "id":183705440, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":183705792, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"Compare", "id":183706144, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_size", "id":183706496, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":183708720, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":183709072, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"Compare", "id":183709424, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_size", "id":183709776, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":183712000, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":183712352, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"Xor", "id":183712704, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"output_im", "id":202743488, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"<<", "id":220989200, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"+", "id":220990384, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"*", "id":220990736, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"filter_weight", "id":220991440, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221050400, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}, {"name":"start_channel", "id":221052208, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'start_channel\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"+", "id":221054432, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"output_size", "id":221054784, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":221136992, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"output_size", "id":222784896, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":222787040, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"input_channels", "id":222787392, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":222789616, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"stride", "id":222789968, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'stride\'", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":222897760, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"filter_bias", "id":222899920, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"*", "id":236494496, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"*", "id":236494848, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":236497968, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"*", "id":240999376, "subtype":"default", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"4", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"pad", "id":240999728, "subtype":"default", "start":"0.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pad\'", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"-", "id":241001952, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"output_size", "id":241002304, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"*", "id":241005056, "subtype":"default", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"4", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Compare", "id":241005408, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_size", "id":241005760, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}], "links":[{"from":179941584, "to":220990736, "details":[{"type":"table", "Width":"192"}]}, {"from":179941584, "to":221050400, "details":[{"type":"table", "Width":"192"}]}, {"from":179941584, "to":221054432, "details":[{"type":"table", "Width":"192"}]}, {"from":179941584, "to":240999376, "details":[{"type":"table", "Width":"192"}]}, {"from":179941584, "to":241005056, "details":[{"type":"table", "Width":"192"}]}, {"from":179943344, "to":220990384, "details":[{"type":"table", "Width":"32"}]}, {"from":179946096, "to":220989200, "details":[{"type":"table", "Width":"32"}]}, {"from":183705440, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183705792, "to":183706144, "details":[{"type":"table", "Width":"32"}]}, {"from":183705792, "to":183708720, "details":[{"type":"table", "Width":"32"}]}, {"from":183705792, "to":221136992, "details":[{"type":"table", "Width":"32"}]}, {"from":183706144, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183706496, "to":183708720, "details":[{"type":"table", "Width":"32"}]}, {"from":183708720, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183709072, "to":183709424, "details":[{"type":"table", "Width":"32"}]}, {"from":183709072, "to":183712000, "details":[{"type":"table", "Width":"32"}]}, {"from":183709072, "to":221136992, "details":[{"type":"table", "Width":"32"}]}, {"from":183709424, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183709776, "to":183712000, "details":[{"type":"table", "Width":"32"}]}, {"from":183712000, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183712352, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":183712704, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":202743488, "to":236497968, "details":[{"type":"table", "Width":"64"}]}, {"from":220989200, "to":220990384, "details":[{"type":"table", "Width":"32"}]}, {"from":220990384, "to":220990736, "details":[{"type":"table", "Width":"32"}]}, {"from":220990736, "to":222897760, "details":[{"type":"table", "Width":"32"}]}, {"from":220991440, "to":222897760, "details":[{"type":"table", "Width":"64"}]}, {"from":221050400, "to":221136992, "details":[{"type":"table", "Width":"64"}]}, {"from":221052208, "to":221054432, "details":[{"type":"table", "Width":"32"}]}, {"from":221054432, "to":236494848, "details":[{"type":"table", "Width":"32"}]}, {"from":221054784, "to":236494496, "details":[{"type":"table", "Width":"32"}]}, {"from":222784896, "to":222787040, "details":[{"type":"table", "Width":"32"}]}, {"from":222787040, "to":183712352, "details":[{"type":"table", "Width":"1"}]}, {"from":222787040, "to":183712704, "details":[{"type":"table", "Width":"1"}]}, {"from":222787040, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":222787392, "to":222789616, "details":[{"type":"table", "Width":"32"}]}, {"from":222789616, "to":183712352, "details":[{"type":"table", "Width":"1"}]}, {"from":222789968, "to":240999376, "details":[{"type":"table", "Width":"32"}]}, {"from":222897760, "to":221136992, "details":[{"type":"table", "Width":"64"}]}, {"from":222899920, "to":221050400, "details":[{"type":"table", "Width":"64"}]}, {"from":236494496, "to":236494848, "details":[{"type":"table", "Width":"32"}]}, {"from":236494848, "to":236497968, "details":[{"type":"table", "Width":"32"}]}, {"from":236497968, "to":221136992, "details":[{"type":"table", "Width":"64"}]}, {"from":240999376, "to":241001952, "details":[{"type":"table", "Width":"32"}]}, {"from":240999728, "to":241001952, "details":[{"type":"table", "Width":"32"}]}, {"from":241001952, "to":183705440, "details":[{"type":"table", "Width":"32"}]}, {"from":241001952, "to":183705792, "details":[{"type":"table", "Width":"32"}]}, {"from":241001952, "to":183709072, "details":[{"type":"table", "Width":"32"}]}, {"from":241001952, "to":221136992, "details":[{"type":"table", "Width":"32"}]}, {"from":241001952, "to":241005408, "details":[{"type":"table", "Width":"32"}]}, {"from":241002304, "to":241005056, "details":[{"type":"table", "Width":"32"}]}, {"from":241005056, "to":221136992, "details":[{"type":"table", "Width":"32"}]}, {"from":241005408, "to":221136992, "details":[{"type":"table", "Width":"1"}]}, {"from":241005760, "to":183705440, "details":[{"type":"table", "Width":"32"}]}]}, "177283536":{"nodes":[{"name":"Exit", "id":222146736, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":222659760, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"stride", "id":236593952, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'stride\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":236596176, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"pad", "id":236596528, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pad\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"-", "id":236598752, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}], "links":[{"from":222659760, "to":236596176, "details":[{"type":"table", "Width":"64"}]}, {"from":236593952, "to":236596176, "details":[{"type":"table", "Width":"32"}]}, {"from":236596176, "to":236598752, "details":[{"type":"table", "Width":"32"}]}, {"from":236596528, "to":236598752, "details":[{"type":"table", "Width":"32"}]}, {"from":236598752, "to":222146736, "details":[{"type":"table", "Width":"32"}]}]}, "177553744":{"nodes":[{"name":"Exit", "id":219475040, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241026944, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"input_size", "id":241028000, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241030224, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"+", "id":241030576, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241030928, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"*", "id":241033152, "subtype":"default", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"6", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":241026944, "to":241030224, "details":[{"type":"table", "Width":"96"}]}, {"from":241026944, "to":241030576, "details":[{"type":"table", "Width":"96"}]}, {"from":241028000, "to":241030224, "details":[{"type":"table", "Width":"32"}]}, {"from":241030224, "to":219475040, "details":[{"type":"table", "Width":"32"}]}, {"from":241030224, "to":241030576, "details":[{"type":"table", "Width":"32"}]}, {"from":241030576, "to":241033152, "details":[{"type":"table", "Width":"32"}]}, {"from":241030928, "to":241033152, "details":[{"type":"table", "Width":"32"}]}, {"from":241033152, "to":219475040, "details":[{"type":"table", "Width":"32"}]}]}, "177763552":{"nodes":[{"name":"Exit", "id":223885616, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241039088, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":241040496, "subtype":"select", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}, {"name":"FP Compare", "id":241040848, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Select", "id":241041200, "subtype":"select", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}], "links":[{"from":241039088, "to":241040496, "details":[{"type":"table", "Width":"96"}]}, {"from":241040496, "to":241040848, "details":[{"type":"table", "Width":"32"}]}, {"from":241040496, "to":241041200, "details":[{"type":"table", "Width":"32"}]}, {"from":241040848, "to":241041200, "details":[{"type":"table", "Width":"1"}]}, {"from":241041200, "to":223885616, "details":[{"type":"table", "Width":"32"}]}]}, "178314624":{"nodes":[{"name":"Exit", "id":219634352, "subtype":"exit", "start":"248.00", "end":"251.00", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":221026816, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"244", "Latency":"0"}], "type":"inst"}, {"name":"f32 FP *+", "id":241048160, "subtype":"default", "start":"244.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241048512, "subtype":"select", "start":"248.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":221026816, "to":241048160, "details":[{"type":"table", "Width":"160"}]}, {"from":221026816, "to":241048512, "details":[{"type":"table", "Width":"160"}]}, {"from":241048160, "to":241048512, "details":[{"type":"table", "Width":"32"}]}, {"from":241048512, "to":219634352, "details":[{"type":"table", "Width":"32"}]}]}, "178442736":{"nodes":[{"name":"Exit", "id":221013936, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241053904, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":241054960, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241055312, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"*", "id":241057536, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":241053904, "to":241054960, "details":[{"type":"table", "Width":"96"}]}, {"from":241054960, "to":241057536, "details":[{"type":"table", "Width":"32"}]}, {"from":241055312, "to":241057536, "details":[{"type":"table", "Width":"32"}]}, {"from":241057536, "to":221013936, "details":[{"type":"table", "Width":"32"}]}]}, "178948208":{"nodes":[{"name":"Entry", "id":221411584, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"244", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":221786976, "subtype":"exit", "start":"248.00", "end":"251.00", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"f32 FP *+", "id":241064608, "subtype":"default", "start":"244.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241064960, "subtype":"select", "start":"248.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":221411584, "to":241064608, "details":[{"type":"table", "Width":"160"}]}, {"from":221411584, "to":241064960, "details":[{"type":"table", "Width":"160"}]}, {"from":241064608, "to":241064960, "details":[{"type":"table", "Width":"32"}]}, {"from":241064960, "to":221786976, "details":[{"type":"table", "Width":"32"}]}]}, "179075280":{"nodes":[{"name":"Exit", "id":220679840, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241070352, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":241071408, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241071760, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"*", "id":241073984, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":241070352, "to":241071408, "details":[{"type":"table", "Width":"96"}]}, {"from":241071408, "to":241073984, "details":[{"type":"table", "Width":"32"}]}, {"from":241071760, "to":241073984, "details":[{"type":"table", "Width":"32"}]}, {"from":241073984, "to":220679840, "details":[{"type":"table", "Width":"32"}]}]}, "179566288":{"nodes":[{"name":"Exit", "id":182966080, "subtype":"exit", "start":"248.00", "end":"251.00", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241079152, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"244", "Latency":"0"}], "type":"inst"}, {"name":"f32 FP *+", "id":241080912, "subtype":"default", "start":"244.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241081264, "subtype":"select", "start":"248.00", "end":"248.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}], "links":[{"from":241079152, "to":241080912, "details":[{"type":"table", "Width":"160"}]}, {"from":241079152, "to":241081264, "details":[{"type":"table", "Width":"160"}]}, {"from":241080912, "to":241081264, "details":[{"type":"table", "Width":"32"}]}, {"from":241081264, "to":182966080, "details":[{"type":"table", "Width":"32"}]}]}, "199227664":{"nodes":[{"name":"Entry", "id":220678928, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":221937376, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"input_channels", "id":241087520, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"*", "id":241089584, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":106}]], "type":"inst"}, {"name":"filter_weight", "id":241090288, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241093136, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":106}]], "type":"inst"}, {"name":"filter_bias", "id":241095824, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241098672, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":108}]], "type":"inst"}, {"name":"input_size", "id":241100480, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241102704, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"*", "id":241103056, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"output_im", "id":241103760, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241106608, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"input_size", "id":241108416, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":241110640, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"input_channels", "id":241110992, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":241113744, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"Xor", "id":241114096, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":241114448, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Xor", "id":241114800, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":241115152, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}], "links":[{"from":220678928, "to":241089584, "details":[{"type":"table", "Width":"128"}]}, {"from":220678928, "to":241098672, "details":[{"type":"table", "Width":"128"}]}, {"from":220678928, "to":241103056, "details":[{"type":"table", "Width":"128"}]}, {"from":241087520, "to":241089584, "details":[{"type":"table", "Width":"32"}]}, {"from":241089584, "to":241093136, "details":[{"type":"table", "Width":"32"}]}, {"from":241090288, "to":241093136, "details":[{"type":"table", "Width":"64"}]}, {"from":241093136, "to":221937376, "details":[{"type":"table", "Width":"64"}]}, {"from":241095824, "to":241098672, "details":[{"type":"table", "Width":"64"}]}, {"from":241098672, "to":221937376, "details":[{"type":"table", "Width":"64"}]}, {"from":241100480, "to":241102704, "details":[{"type":"table", "Width":"32"}]}, {"from":241102704, "to":221937376, "details":[{"type":"table", "Width":"32"}]}, {"from":241102704, "to":241103056, "details":[{"type":"table", "Width":"32"}]}, {"from":241103056, "to":241106608, "details":[{"type":"table", "Width":"32"}]}, {"from":241103760, "to":241106608, "details":[{"type":"table", "Width":"64"}]}, {"from":241106608, "to":221937376, "details":[{"type":"table", "Width":"64"}]}, {"from":241108416, "to":241110640, "details":[{"type":"table", "Width":"32"}]}, {"from":241110640, "to":221937376, "details":[{"type":"table", "Width":"1"}]}, {"from":241110640, "to":241114448, "details":[{"type":"table", "Width":"1"}]}, {"from":241110640, "to":241114800, "details":[{"type":"table", "Width":"1"}]}, {"from":241110992, "to":241113744, "details":[{"type":"table", "Width":"32"}]}, {"from":241113744, "to":221937376, "details":[{"type":"table", "Width":"1"}]}, {"from":241113744, "to":241114096, "details":[{"type":"table", "Width":"1"}]}, {"from":241113744, "to":241114448, "details":[{"type":"table", "Width":"1"}]}, {"from":241114096, "to":221937376, "details":[{"type":"table", "Width":"1"}]}, {"from":241114448, "to":241115152, "details":[{"type":"table", "Width":"1"}]}, {"from":241114800, "to":221937376, "details":[{"type":"table", "Width":"1"}]}, {"from":241115152, "to":221937376, "details":[{"type":"table", "Width":"1"}]}]}, "199630112":{"nodes":[{"name":"Exit", "id":222119808, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241128448, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"input_size", "id":241129856, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241132080, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":118}]], "type":"inst"}, {"name":"+", "id":241132432, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":118}]], "type":"inst"}], "links":[{"from":241128448, "to":241132080, "details":[{"type":"table", "Width":"192"}]}, {"from":241128448, "to":241132432, "details":[{"type":"table", "Width":"192"}]}, {"from":241129856, "to":241132080, "details":[{"type":"table", "Width":"32"}]}, {"from":241132080, "to":241132432, "details":[{"type":"table", "Width":"32"}]}, {"from":241132432, "to":222119808, "details":[{"type":"table", "Width":"32"}]}]}, "199789872":{"nodes":[{"name":"Exit", "id":222012304, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241137600, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"FP Compare", "id":241138304, "subtype":"default", "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"Select", "id":241138656, "subtype":"select", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}], "links":[{"from":241137600, "to":241138304, "details":[{"type":"table", "Width":"64"}]}, {"from":241137600, "to":241138656, "details":[{"type":"table", "Width":"64"}]}, {"from":241138304, "to":241138656, "details":[{"type":"table", "Width":"1"}]}, {"from":241138656, "to":222012304, "details":[{"type":"table", "Width":"32"}]}]}, "200068880":{"nodes":[{"name":"+", "id":222120544, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"Exit", "id":236469312, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241144208, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<<", "id":241146400, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"*", "id":241147504, "subtype":"default", "start":"1.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"+", "id":241147856, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"input_im", "id":241148560, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241151408, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Or", "id":241153744, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"*", "id":241154096, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"+", "id":241154448, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"input_im", "id":241155152, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241158000, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"Or", "id":241159808, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"*", "id":241160160, "subtype":"default", "start":"1.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"+", "id":241160512, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"input_im", "id":241161216, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241164064, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"Or", "id":241165872, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"*", "id":241166224, "subtype":"default", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"input_im", "id":241166928, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241169568, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"+", "id":241171376, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"input_channels", "id":241171728, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":241174480, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"Or", "id":241174832, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":241175184, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}], "links":[{"from":222120544, "to":241169568, "details":[{"type":"table", "Width":"32"}]}, {"from":241144208, "to":222120544, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241146400, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241147504, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241147856, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241154096, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241154448, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241160160, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241160512, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241166224, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241171376, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241174832, "details":[{"type":"table", "Width":"160"}]}, {"from":241144208, "to":241175184, "details":[{"type":"table", "Width":"160"}]}, {"from":241146400, "to":241147504, "details":[{"type":"table", "Width":"32"}]}, {"from":241146400, "to":241153744, "details":[{"type":"table", "Width":"32"}]}, {"from":241146400, "to":241159808, "details":[{"type":"table", "Width":"32"}]}, {"from":241146400, "to":241165872, "details":[{"type":"table", "Width":"32"}]}, {"from":241147504, "to":241147856, "details":[{"type":"table", "Width":"32"}]}, {"from":241147856, "to":241151408, "details":[{"type":"table", "Width":"32"}]}, {"from":241148560, "to":241151408, "details":[{"type":"table", "Width":"64"}]}, {"from":241151408, "to":236469312, "details":[{"type":"table", "Width":"64"}]}, {"from":241153744, "to":241154096, "details":[{"type":"table", "Width":"32"}]}, {"from":241154096, "to":241154448, "details":[{"type":"table", "Width":"32"}]}, {"from":241154448, "to":241158000, "details":[{"type":"table", "Width":"32"}]}, {"from":241155152, "to":241158000, "details":[{"type":"table", "Width":"64"}]}, {"from":241158000, "to":236469312, "details":[{"type":"table", "Width":"64"}]}, {"from":241159808, "to":241160160, "details":[{"type":"table", "Width":"32"}]}, {"from":241160160, "to":241160512, "details":[{"type":"table", "Width":"32"}]}, {"from":241160512, "to":241164064, "details":[{"type":"table", "Width":"32"}]}, {"from":241161216, "to":241164064, "details":[{"type":"table", "Width":"64"}]}, {"from":241164064, "to":236469312, "details":[{"type":"table", "Width":"64"}]}, {"from":241165872, "to":241166224, "details":[{"type":"table", "Width":"32"}]}, {"from":241166224, "to":222120544, "details":[{"type":"table", "Width":"32"}]}, {"from":241166928, "to":241169568, "details":[{"type":"table", "Width":"64"}]}, {"from":241169568, "to":236469312, "details":[{"type":"table", "Width":"64"}]}, {"from":241171376, "to":236469312, "details":[{"type":"table", "Width":"32"}]}, {"from":241171376, "to":241174480, "details":[{"type":"table", "Width":"32"}]}, {"from":241171728, "to":241174480, "details":[{"type":"table", "Width":"32"}]}, {"from":241174480, "to":241174832, "details":[{"type":"table", "Width":"1"}]}, {"from":241174832, "to":241175184, "details":[{"type":"table", "Width":"1"}]}, {"from":241175184, "to":236469312, "details":[{"type":"table", "Width":"1"}]}]}, "200574528":{"nodes":[{"name":"Entry", "id":221397664, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"138", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":237633344, "subtype":"exit", "start":"152.00", "end":"155.00", "details":[{"type":"table", "Start Cycle":"152", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"f32 Dot-2", "id":241189920, "subtype":"default", "start":"138.00", "end":"143.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"138", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"f32 Dot-2", "id":241192144, "subtype":"default", "start":"142.00", "end":"149.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"142", "Latency":"7"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"f32 +", "id":241193120, "subtype":"default", "start":"149.00", "end":"152.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"149", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Select", "id":241193472, "subtype":"select", "start":"152.00", "end":"152.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"152", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}], "links":[{"from":221397664, "to":241189920, "details":[{"type":"table", "Width":"512"}]}, {"from":221397664, "to":241192144, "details":[{"type":"table", "Width":"512"}]}, {"from":221397664, "to":241193120, "details":[{"type":"table", "Width":"512"}]}, {"from":221397664, "to":241193472, "details":[{"type":"table", "Width":"512"}]}, {"from":241189920, "to":241192144, "details":[{"type":"table", "Width":"32"}]}, {"from":241192144, "to":241193120, "details":[{"type":"table", "Width":"32"}]}, {"from":241193120, "to":241193472, "details":[{"type":"table", "Width":"32"}]}, {"from":241193472, "to":237633344, "details":[{"type":"table", "Width":"32"}]}]}, "209487808":{"nodes":[{"name":"Exit", "id":236464256, "subtype":"exit", "start":"15.00", "end":"18.00", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241211024, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"f32 /", "id":241211728, "subtype":"default", "start":"10.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Constant Operand":"169", "Start Cycle":"10", "Latency":"5", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}], "links":[{"from":241211024, "to":241211728, "details":[{"type":"table", "Width":"64"}]}, {"from":241211728, "to":236464256, "details":[{"type":"table", "Width":"32"}]}]}, "212791488":{"nodes":[{"name":"Exit", "id":237071040, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241199056, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"*", "id":241200112, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"169 (0xA9)", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":143}]], "type":"inst"}, {"name":"input_im", "id":241200816, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241203664, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":143}]], "type":"inst"}], "links":[{"from":241199056, "to":237071040, "details":[{"type":"table", "Width":"128"}]}, {"from":241199056, "to":241200112, "details":[{"type":"table", "Width":"128"}]}, {"from":241200112, "to":241203664, "details":[{"type":"table", "Width":"32"}]}, {"from":241200816, "to":241203664, "details":[{"type":"table", "Width":"64"}]}, {"from":241203664, "to":237071040, "details":[{"type":"table", "Width":"64"}]}]}, "212901744":{"nodes":[{"name":"Exit", "id":222645104, "subtype":"exit", "start":"150.00", "end":"153.00", "details":[{"type":"table", "Start Cycle":"150", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":241217312, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"147", "Latency":"0"}], "type":"inst"}, {"name":"f32 +", "id":241218368, "subtype":"default", "start":"147.00", "end":"150.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"147", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}], "links":[{"from":241217312, "to":241218368, "details":[{"type":"table", "Width":"96"}]}, {"from":241218368, "to":222645104, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"avgpool2d", "id":164431432, "type":"kernel", "children":[{"name":"avgpool2d.B1", "id":164794448, "type":"bb", "children":[{"name":"Cluster 19", "id":209487808, "type":"cluster"}]}, {"name":"avgpool2d.B0", "id":164705792, "type":"bb", "children":[{"name":"Cluster 18", "id":212791488, "type":"cluster"}]}, {"name":"avgpool2d.B2", "id":164794320, "type":"bb", "children":[{"name":"Cluster 20", "id":212901744, "type":"cluster"}]}]}, {"name":"conv2d1x1", "id":164444840, "type":"kernel", "children":[{"name":"conv2d1x1.B4", "id":164705712, "type":"bb", "children":[{"name":"Cluster 16", "id":200068880, "type":"cluster"}, {"name":"Cluster 17", "id":200574528, "type":"cluster"}]}, {"name":"conv2d1x1.B1", "id":164703184, "type":"bb"}, {"name":"conv2d1x1.B2", "id":164449296, "type":"bb", "children":[{"name":"Cluster 14", "id":199630112, "type":"cluster"}]}, {"name":"conv2d1x1.B0", "id":164557616, "type":"bb", "children":[{"name":"Cluster 13", "id":199227664, "type":"cluster"}]}, {"name":"conv2d1x1.B3", "id":164703264, "type":"bb", "children":[{"name":"Cluster 15", "id":199789872, "type":"cluster"}]}]}, {"name":"conv2d3x3", "id":164436952, "type":"kernel", "children":[{"name":"conv2d3x3.B10", "id":164579504, "type":"bb"}, {"name":"conv2d3x3.B9", "id":164579424, "type":"bb", "children":[{"name":"Cluster 12", "id":179566288, "type":"cluster"}]}, {"name":"conv2d3x3.B8", "id":164579344, "type":"bb", "children":[{"name":"Cluster 11", "id":179075280, "type":"cluster"}]}, {"name":"conv2d3x3.B7", "id":164579264, "type":"bb", "children":[{"name":"Cluster 10", "id":178948208, "type":"cluster"}]}, {"name":"conv2d3x3.B6", "id":164579184, "type":"bb", "children":[{"name":"Cluster 9", "id":178442736, "type":"cluster"}]}, {"name":"conv2d3x3.B1", "id":164449392, "type":"bb", "children":[{"name":"Cluster 5", "id":177283536, "type":"cluster"}]}, {"name":"conv2d3x3.B2", "id":164449472, "type":"bb"}, {"name":"conv2d3x3.B0", "id":164520704, "type":"bb", "children":[{"name":"Cluster 4", "id":176712752, "type":"cluster"}]}, {"name":"conv2d3x3.B3", "id":164449552, "type":"bb", "children":[{"name":"Cluster 6", "id":177553744, "type":"cluster"}]}, {"name":"conv2d3x3.B5", "id":164579104, "type":"bb", "children":[{"name":"Cluster 8", "id":178314624, "type":"cluster"}]}, {"name":"conv2d3x3.B4", "id":164579024, "type":"bb", "children":[{"name":"Cluster 7", "id":177763552, "type":"cluster"}]}]}, {"name":"maxpool2d", "id":164428136, "type":"kernel", "children":[{"name":"maxpool2d.B1", "id":164456368, "type":"bb", "children":[{"name":"Cluster 1", "id":168116656, "type":"cluster"}]}, {"name":"maxpool2d.B2", "id":164499408, "type":"bb"}, {"name":"maxpool2d.B3", "id":163949536, "type":"bb", "children":[{"name":"Cluster 3", "id":168531248, "type":"cluster"}, {"name":"Cluster 2", "id":168364352, "type":"cluster"}]}, {"name":"maxpool2d.B4", "id":163949616, "type":"bb"}, {"name":"maxpool2d.B0", "id":164456288, "type":"bb", "children":[{"name":"Cluster 0", "id":166562816, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"163949536":{"nodes":[{"name":"Cluster 3", "id":168531248, "start":"156.00", "end":"160.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond17_preheader_maxpool2ds_c1_enter_maxpool2d11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"156", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":168537280, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"156", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":168546608, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"157", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":168364352, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond17_preheader_maxpool2ds_c0_enter3023_maxpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":168371296, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":168409776, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":178753936, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"maxpool2d.B1, maxpool2d.B3"}], "type":"inst"}, {"name":"And", "id":220574256, "start":"160.00", "end":"160.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"LD", "id":220577120, "start":"10.00", "end":"156.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"10", "Latency":"146"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Compare", "id":220579168, "start":"159.00", "end":"159.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":220580656, "start":"160.00", "end":"160.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"And", "id":220581280, "start":"159.00", "end":"159.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Or", "id":220582528, "start":"160.00", "end":"160.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Select", "id":220584400, "start":"159.00", "end":"160.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"159", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Compare", "id":220588608, "start":"159.00", "end":"160.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"159", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":222169312, "start":"159.00", "end":"159.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":222169872, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}], "links":[{"from":168537280, "to":168546608}, {"from":168371296, "to":168409776}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168537280, "details":[{"type":"table", "Width":"32"}]}, {"from":168546608, "to":178753936, "details":[{"type":"table", "Width":"64"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168371296, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168371296, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"1"}]}, {"from":178753936, "to":220577120, "details":[{"type":"table", "Width":"1"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":222169872, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168371296, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":220584400, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":222169312, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168371296, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"64"}]}, {"from":220574256, "to":220582528, "details":[{"type":"table", "Width":"1"}]}, {"from":220577120, "to":168537280, "details":[{"type":"table", "Width":"32"}]}, {"from":168409776, "to":220577120, "details":[{"type":"table", "Width":"128"}]}, {"from":220579168, "to":220581280, "details":[{"type":"table", "Width":"1"}]}, {"from":220580656, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":220581280, "to":220580656, "details":[{"type":"table", "Width":"1"}]}, {"from":220581280, "to":220582528, "details":[{"type":"table", "Width":"1"}]}, {"from":220581280, "to":220584400, "details":[{"type":"table", "Width":"1"}]}, {"from":220584400, "to":178753936, "details":[{"type":"table", "Width":"32"}]}, {"from":220588608, "to":220574256, "details":[{"type":"table", "Width":"1"}]}, {"from":222169312, "to":220584400, "details":[{"type":"table", "Width":"32"}]}, {"from":222169312, "to":220588608, "details":[{"type":"table", "Width":"32"}]}, {"from":222169872, "to":220579168, "details":[{"type":"table", "Width":"32"}]}, {"from":222169872, "to":220580656, "details":[{"type":"table", "Width":"32"}]}, {"from":178753936, "to":168371296, "details":[{"type":"table", "Width":"64"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"64"}]}, {"from":178753936, "to":220574256, "details":[{"type":"table", "Width":"1"}]}, {"from":178753936, "to":220581280, "details":[{"type":"table", "Width":"1"}]}, {"from":178753936, "to":178753936, "details":[{"type":"table", "Width":"1"}]}]}, "163949616":{"nodes":[{"name":"Input", "id":181838176, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"maxpool2d.B3"}], "type":"inst"}, {"name":"+", "id":220577744, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":220579728, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":220583776, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"ST", "id":220585024, "start":"1.00", "end":"3.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Select", "id":220612016, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":220613376, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":220614880, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":220615504, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Select", "id":220616080, "start":"3.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":220617488, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":220618416, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Or", "id":220619040, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"output_size", "id":221966768, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"output_size", "id":222100192, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}], "links":[{"from":181838176, "to":220577744, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220579728, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220583776, "details":[{"type":"table", "Width":"64"}]}, {"from":181838176, "to":220579728, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220585024, "details":[{"type":"table", "Width":"32"}]}, {"from":220577744, "to":220615504, "details":[{"type":"table", "Width":"32"}]}, {"from":220577744, "to":220616080, "details":[{"type":"table", "Width":"32"}]}, {"from":220579728, "to":220583776, "details":[{"type":"table", "Width":"32"}]}, {"from":220583776, "to":220585024, "details":[{"type":"table", "Width":"64"}]}, {"from":220613376, "to":220612016, "details":[{"type":"table", "Width":"32"}]}, {"from":220613376, "to":220617488, "details":[{"type":"table", "Width":"32"}]}, {"from":220614880, "to":220612016, "details":[{"type":"table", "Width":"1"}]}, {"from":220614880, "to":220616080, "details":[{"type":"table", "Width":"1"}]}, {"from":220614880, "to":220619040, "details":[{"type":"table", "Width":"1"}]}, {"from":220615504, "to":220614880, "details":[{"type":"table", "Width":"1"}]}, {"from":220617488, "to":220618416, "details":[{"type":"table", "Width":"1"}]}, {"from":220618416, "to":220619040, "details":[{"type":"table", "Width":"1"}]}, {"from":221966768, "to":220617488, "details":[{"type":"table", "Width":"32"}]}, {"from":222100192, "to":220615504, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220612016, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220613376, "details":[{"type":"table", "Width":"32"}]}, {"from":181838176, "to":220585024, "details":[{"type":"table", "Width":"1"}]}, {"from":181838176, "to":220614880, "details":[{"type":"table", "Width":"1"}]}, {"from":181838176, "to":220618416, "details":[{"type":"table", "Width":"1"}]}]}, "164449296":{"nodes":[{"name":"Cluster 14", "id":199630112, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_conv2d1x1s_c0_enter4533_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":199637152, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":199657312, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":221737392, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d1x1.B0, conv2d1x1.B3"}], "type":"inst"}], "links":[{"from":199637152, "to":199657312}, {"from":221737392, "to":199637152, "details":[{"type":"table", "Width":"64"}]}, {"from":221737392, "to":199637152, "details":[{"type":"table", "Width":"32"}]}]}, "164449392":{"nodes":[{"name":"Cluster 5", "id":177283536, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_preheader_conv2d3x3s_c0_enter182181_conv2d3x31", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"Logic", "id":177290400, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":177319296, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":184675680, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d3x3.B0, conv2d3x3.B4"}], "type":"inst"}], "links":[{"from":177290400, "to":177319296}, {"from":184675680, "to":177290400, "details":[{"type":"table", "Width":"32"}]}]}, "164449472":{"nodes":[], "links":[]}, "164449552":{"nodes":[{"name":"Cluster 6", "id":177553744, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond14_preheader_conv2d3x3s_c0_enter189182_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":177560720, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":177591680, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":168351472, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d3x3.B1, conv2d3x3.B10"}], "type":"inst"}, {"name":"<<", "id":220533584, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":220536448, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}], "links":[{"from":177560720, "to":177591680}, {"from":168351472, "to":177560720, "details":[{"type":"table", "Width":"32"}]}, {"from":168351472, "to":220533584, "details":[{"type":"table", "Width":"32"}]}, {"from":168351472, "to":220536448, "details":[{"type":"table", "Width":"32"}]}, {"from":168351472, "to":177560720, "details":[{"type":"table", "Width":"32"}]}, {"from":220533584, "to":220536448, "details":[{"type":"table", "Width":"32"}]}]}, "164456288":{"nodes":[{"name":"Cluster 0", "id":166562816, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_maxpool2ds_c0_enter_maxpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":166569296, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":167811360, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":166569296, "to":167811360}]}, "164456368":{"nodes":[{"name":"Cluster 1", "id":168116656, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond12_preheader_lr_ph_maxpool2ds_c0_enter2422_maxpool2d2", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":168123456, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":168141024, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":180036752, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"maxpool2d.B0, maxpool2d.B4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"<<", "id":222167072, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"<<", "id":222168752, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}], "links":[{"from":168123456, "to":168141024}, {"from":180036752, "to":222168752, "details":[{"type":"table", "Width":"32"}]}, {"from":180036752, "to":168123456, "details":[{"type":"table", "Width":"32"}]}, {"from":180036752, "to":222167072, "details":[{"type":"table", "Width":"32"}]}]}, "164499408":{"nodes":[], "links":[]}, "164520704":{"nodes":[{"name":"Cluster 4", "id":176712752, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d3x3s_c0_enter_conv2d3x31", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":176719360, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":177001456, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":221407888, "start":"12.00", "end":"15.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}], "links":[{"from":176719360, "to":177001456}, {"from":177001456, "to":221407888, "details":[{"type":"table", "Width":"512"}]}]}, "164557616":{"nodes":[{"name":"Cluster 13", "id":199227664, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d1x1s_c0_enter_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":199234176, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":199385760, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":219744320, "start":"12.00", "end":"15.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":108}]], "type":"inst"}], "links":[{"from":199234176, "to":199385760}, {"from":199385760, "to":219744320, "details":[{"type":"table", "Width":"384"}]}]}, "164579024":{"nodes":[{"name":"Cluster 7", "id":177763552, "start":"0.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup12_conv2d3x3s_c0_enter199_conv2d3x36", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":177770512, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":177781392, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":168451776, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d3x3.B10"}], "type":"inst"}, {"name":"And", "id":219376144, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"ST", "id":219377408, "start":"4.00", "end":"6.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":219386912, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"output_size", "id":220534944, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":220539984, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"+", "id":220540608, "start":"5.00", "end":"5.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"Compare", "id":222103680, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}], "links":[{"from":177770512, "to":177781392}, {"from":168451776, "to":220539984, "details":[{"type":"table", "Width":"32"}]}, {"from":168451776, "to":220540608, "details":[{"type":"table", "Width":"32"}]}, {"from":168451776, "to":219386912, "details":[{"type":"table", "Width":"64"}]}, {"from":168451776, "to":220539984, "details":[{"type":"table", "Width":"32"}]}, {"from":168451776, "to":177770512, "details":[{"type":"table", "Width":"32"}]}, {"from":177781392, "to":219377408, "details":[{"type":"table", "Width":"64"}]}, {"from":219386912, "to":219377408, "details":[{"type":"table", "Width":"64"}]}, {"from":168451776, "to":177770512, "details":[{"type":"table", "Width":"1"}]}, {"from":220534944, "to":222103680, "details":[{"type":"table", "Width":"32"}]}, {"from":220539984, "to":219386912, "details":[{"type":"table", "Width":"32"}]}, {"from":220540608, "to":222103680, "details":[{"type":"table", "Width":"32"}]}, {"from":222103680, "to":219376144, "details":[{"type":"table", "Width":"1"}]}, {"from":168451776, "to":219376144, "details":[{"type":"table", "Width":"1"}]}, {"from":168451776, "to":177770512, "details":[{"type":"table", "Width":"32"}]}, {"from":168451776, "to":219377408, "details":[{"type":"table", "Width":"1"}]}]}, "164579104":{"nodes":[{"name":"Cluster 8", "id":178314624, "start":"244.00", "end":"251.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_conv2d3x3s_c0_enter208183_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":178320832, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"244", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":178332000, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"input_size", "id":219401648, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":219750912, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":221066656, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Compare", "id":221073072, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_im", "id":221082176, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":221083488, "start":"2.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":221094096, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"+", "id":221109648, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":221999088, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":222000448, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":222001952, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222002576, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222003152, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222004000, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"And", "id":222004560, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Xor", "id":222005488, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":222006112, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"LD", "id":222006736, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"+", "id":222014064, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Loop Input", "id":236994784, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d3x3.B3, conv2d3x3.B5"}], "type":"inst"}], "links":[{"from":178320832, "to":178332000}, {"from":219401648, "to":221073072, "details":[{"type":"table", "Width":"32"}]}, {"from":219750912, "to":222004560, "details":[{"type":"table", "Width":"1"}]}, {"from":221066656, "to":222001952, "details":[{"type":"table", "Width":"1"}]}, {"from":221073072, "to":222002576, "details":[{"type":"table", "Width":"1"}]}, {"from":221082176, "to":222003152, "details":[{"type":"table", "Width":"64"}]}, {"from":221083488, "to":219750912, "details":[{"type":"table", "Width":"32"}]}, {"from":221083488, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":221094096, "to":221066656, "details":[{"type":"table", "Width":"32"}]}, {"from":221094096, "to":221073072, "details":[{"type":"table", "Width":"32"}]}, {"from":221094096, "to":222014064, "details":[{"type":"table", "Width":"32"}]}, {"from":221109648, "to":222004000, "details":[{"type":"table", "Width":"32"}]}, {"from":221999088, "to":178320832, "details":[{"type":"table", "Width":"32"}]}, {"from":222000448, "to":222005488, "details":[{"type":"table", "Width":"1"}]}, {"from":222001952, "to":222006112, "details":[{"type":"table", "Width":"1"}]}, {"from":222002576, "to":222006112, "details":[{"type":"table", "Width":"1"}]}, {"from":222003152, "to":221999088, "details":[{"type":"table", "Width":"64"}]}, {"from":222004000, "to":222006736, "details":[{"type":"table", "Width":"64"}]}, {"from":222005488, "to":221999088, "details":[{"type":"table", "Width":"1"}]}, {"from":222005488, "to":222006736, "details":[{"type":"table", "Width":"1"}]}, {"from":222006112, "to":178320832, "details":[{"type":"table", "Width":"1"}]}, {"from":222006112, "to":222000448, "details":[{"type":"table", "Width":"1"}]}, {"from":222006736, "to":178320832, "details":[{"type":"table", "Width":"32"}]}, {"from":222014064, "to":222003152, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":178320832, "details":[{"type":"table", "Width":"32"}]}, {"from":178332000, "to":236994784, "details":[{"type":"table", "Width":"64"}]}, {"from":236994784, "to":222014064, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":221109648, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":222001952, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":222000448, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":222004560, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":221094096, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"64"}]}, {"from":236994784, "to":222002576, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"1"}]}, {"from":236994784, "to":222004000, "details":[{"type":"table", "Width":"64"}]}, {"from":236994784, "to":236994784, "details":[{"type":"table", "Width":"64"}]}, {"from":236994784, "to":221083488, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":221094096, "details":[{"type":"table", "Width":"32"}]}, {"from":236994784, "to":221109648, "details":[{"type":"table", "Width":"32"}]}]}, "164579184":{"nodes":[{"name":"Cluster 9", "id":178442736, "start":"0.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_1_preheader_conv2d3x3s_c0_enter217_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":178449744, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":178468912, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":219713472, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Input", "id":236649040, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d3x3.B5"}], "type":"inst"}], "links":[{"from":178449744, "to":178468912}, {"from":236649040, "to":178449744, "details":[{"type":"table", "Width":"32"}]}, {"from":236649040, "to":178449744, "details":[{"type":"table", "Width":"32"}]}, {"from":236649040, "to":219713472, "details":[{"type":"table", "Width":"32"}]}]}, "164579264":{"nodes":[{"name":"Cluster 10", "id":178948208, "start":"244.00", "end":"251.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_1_conv2d3x3s_c0_enter227184_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":178954544, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"244", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":178965808, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"And", "id":219436672, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":219446336, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":219459312, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":219467312, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"+", "id":219468624, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Compare", "id":219479600, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Loop Input", "id":220768960, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d3x3.B6, conv2d3x3.B7"}], "type":"inst"}, {"name":"Compare", "id":220985296, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_size", "id":221003248, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"input_im", "id":221009984, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":222041104, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":222042464, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"And", "id":222043968, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Xor", "id":222044592, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222045168, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":222046576, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":222048128, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222055456, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Compare", "id":222646864, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":222660768, "start":"2.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}], "links":[{"from":178954544, "to":178965808}, {"from":219446336, "to":222041104, "details":[{"type":"table", "Width":"32"}]}, {"from":219459312, "to":222048128, "details":[{"type":"table", "Width":"1"}]}, {"from":219467312, "to":219446336, "details":[{"type":"table", "Width":"32"}]}, {"from":219467312, "to":220985296, "details":[{"type":"table", "Width":"32"}]}, {"from":219467312, "to":222646864, "details":[{"type":"table", "Width":"32"}]}, {"from":219468624, "to":222045168, "details":[{"type":"table", "Width":"32"}]}, {"from":219479600, "to":219436672, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":219467312, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220985296, "to":219459312, "details":[{"type":"table", "Width":"1"}]}, {"from":221003248, "to":222646864, "details":[{"type":"table", "Width":"32"}]}, {"from":221009984, "to":222041104, "details":[{"type":"table", "Width":"64"}]}, {"from":222041104, "to":222046576, "details":[{"type":"table", "Width":"64"}]}, {"from":222042464, "to":178954544, "details":[{"type":"table", "Width":"32"}]}, {"from":222043968, "to":222044592, "details":[{"type":"table", "Width":"1"}]}, {"from":222044592, "to":222042464, "details":[{"type":"table", "Width":"1"}]}, {"from":222044592, "to":222046576, "details":[{"type":"table", "Width":"1"}]}, {"from":222045168, "to":222042464, "details":[{"type":"table", "Width":"64"}]}, {"from":222046576, "to":178954544, "details":[{"type":"table", "Width":"32"}]}, {"from":222048128, "to":178954544, "details":[{"type":"table", "Width":"1"}]}, {"from":222048128, "to":222043968, "details":[{"type":"table", "Width":"1"}]}, {"from":222055456, "to":222048128, "details":[{"type":"table", "Width":"1"}]}, {"from":222646864, "to":222055456, "details":[{"type":"table", "Width":"1"}]}, {"from":222660768, "to":219479600, "details":[{"type":"table", "Width":"32"}]}, {"from":222660768, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":219467312, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":219468624, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":222660768, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":219468624, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":219459312, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":178954544, "details":[{"type":"table", "Width":"32"}]}, {"from":178965808, "to":220768960, "details":[{"type":"table", "Width":"64"}]}, {"from":220768960, "to":222055456, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":219446336, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"32"}]}, {"from":220768960, "to":219436672, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":222043968, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":222045168, "details":[{"type":"table", "Width":"64"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"64"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"1"}]}, {"from":220768960, "to":220768960, "details":[{"type":"table", "Width":"64"}]}]}, "164579344":{"nodes":[{"name":"Cluster 11", "id":179075280, "start":"0.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_2_preheader_conv2d3x3s_c0_enter237_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":179082160, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":179101136, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":184086608, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d3x3.B7"}], "type":"inst"}, {"name":"+", "id":219413408, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"6 (0x6)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}], "links":[{"from":179082160, "to":179101136}, {"from":184086608, "to":219413408, "details":[{"type":"table", "Width":"32"}]}, {"from":184086608, "to":179082160, "details":[{"type":"table", "Width":"32"}]}, {"from":184086608, "to":179082160, "details":[{"type":"table", "Width":"32"}]}]}, "164579424":{"nodes":[{"name":"Cluster 12", "id":179566288, "start":"244.00", "end":"251.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_2_conv2d3x3s_c0_enter247185_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":179572384, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"244", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":179583040, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"input_im", "id":219410192, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":219411616, "start":"2.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"input_size", "id":219420032, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":219605728, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"+", "id":219614352, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"And", "id":219649776, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":219651296, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":220571840, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":221268480, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Xor", "id":221685680, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":221688448, "start":"2.00", "end":"244.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Loop Input", "id":221696992, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d3x3.B8, conv2d3x3.B9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221773072, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Compare", "id":221783488, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":221789056, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"+", "id":221791456, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Compare", "id":221797296, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":221911152, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":221938800, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":223898416, "start":"251.00", "end":"251.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}], "links":[{"from":179572384, "to":179583040}, {"from":219410192, "to":221938800, "details":[{"type":"table", "Width":"64"}]}, {"from":219411616, "to":221797296, "details":[{"type":"table", "Width":"32"}]}, {"from":219411616, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":219420032, "to":221783488, "details":[{"type":"table", "Width":"32"}]}, {"from":219605728, "to":179572384, "details":[{"type":"table", "Width":"32"}]}, {"from":219614352, "to":221783488, "details":[{"type":"table", "Width":"32"}]}, {"from":219614352, "to":221789056, "details":[{"type":"table", "Width":"32"}]}, {"from":219614352, "to":221911152, "details":[{"type":"table", "Width":"32"}]}, {"from":219649776, "to":220571840, "details":[{"type":"table", "Width":"1"}]}, {"from":219649776, "to":179572384, "details":[{"type":"table", "Width":"1"}]}, {"from":219651296, "to":219649776, "details":[{"type":"table", "Width":"1"}]}, {"from":220571840, "to":221685680, "details":[{"type":"table", "Width":"1"}]}, {"from":221268480, "to":219649776, "details":[{"type":"table", "Width":"1"}]}, {"from":221685680, "to":219605728, "details":[{"type":"table", "Width":"1"}]}, {"from":221685680, "to":221688448, "details":[{"type":"table", "Width":"1"}]}, {"from":221688448, "to":179572384, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221268480, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221789056, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221791456, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":220571840, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":223898416, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"64"}]}, {"from":221696992, "to":221773072, "details":[{"type":"table", "Width":"64"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221773072, "to":221688448, "details":[{"type":"table", "Width":"64"}]}, {"from":221783488, "to":219651296, "details":[{"type":"table", "Width":"1"}]}, {"from":221789056, "to":221938800, "details":[{"type":"table", "Width":"32"}]}, {"from":221791456, "to":221773072, "details":[{"type":"table", "Width":"32"}]}, {"from":221797296, "to":223898416, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"64"}]}, {"from":221911152, "to":221268480, "details":[{"type":"table", "Width":"1"}]}, {"from":221938800, "to":219605728, "details":[{"type":"table", "Width":"64"}]}, {"from":221696992, "to":219651296, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}, {"from":221696992, "to":219614352, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":179572384, "details":[{"type":"table", "Width":"32"}]}, {"from":179583040, "to":221696992, "details":[{"type":"table", "Width":"64"}]}, {"from":221696992, "to":219411616, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":219614352, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221791456, "details":[{"type":"table", "Width":"32"}]}, {"from":221696992, "to":221696992, "details":[{"type":"table", "Width":"1"}]}]}, "164579504":{"nodes":[{"name":"Compare", "id":219409104, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":219607152, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"And", "id":221080864, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"Input", "id":221333664, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d3x3.B9"}], "type":"inst"}, {"name":"input_channels", "id":221934768, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":219409104, "to":221080864, "details":[{"type":"table", "Width":"1"}]}, {"from":219607152, "to":219409104, "details":[{"type":"table", "Width":"32"}]}, {"from":221333664, "to":219607152, "details":[{"type":"table", "Width":"32"}]}, {"from":221934768, "to":219409104, "details":[{"type":"table", "Width":"32"}]}, {"from":221333664, "to":221080864, "details":[{"type":"table", "Width":"1"}]}]}, "164703184":{"nodes":[], "links":[]}, "164703264":{"nodes":[{"name":"Cluster 15", "id":199789872, "start":"0.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup12_conv2d1x1s_c0_enter51_conv2d1x14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":199796240, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":199805296, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Compare", "id":219431072, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"Input", "id":221736032, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"conv2d1x1.B4"}], "type":"inst"}, {"name":"input_size", "id":222096272, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":222665712, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"And", "id":237739744, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"ST", "id":237743264, "start":"4.00", "end":"6.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":237746976, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}], "links":[{"from":199796240, "to":199805296}, {"from":219431072, "to":237739744, "details":[{"type":"table", "Width":"1"}]}, {"from":221736032, "to":237743264, "details":[{"type":"table", "Width":"1"}]}, {"from":221736032, "to":237746976, "details":[{"type":"table", "Width":"64"}]}, {"from":221736032, "to":237746976, "details":[{"type":"table", "Width":"32"}]}, {"from":221736032, "to":222665712, "details":[{"type":"table", "Width":"32"}]}, {"from":221736032, "to":199796240, "details":[{"type":"table", "Width":"32"}]}, {"from":221736032, "to":237739744, "details":[{"type":"table", "Width":"1"}]}, {"from":222096272, "to":219431072, "details":[{"type":"table", "Width":"32"}]}, {"from":222665712, "to":219431072, "details":[{"type":"table", "Width":"32"}]}, {"from":199805296, "to":237743264, "details":[{"type":"table", "Width":"64"}]}, {"from":237746976, "to":237743264, "details":[{"type":"table", "Width":"64"}]}]}, "164705712":{"nodes":[{"name":"Cluster 16", "id":200068880, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_conv2d1x1s_c0_enter5834_conv2d1x12", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":200075248, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":200230656, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 17", "id":200574528, "start":"138.00", "end":"155.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body13_conv2d1x1s_c1_enter_conv2d1x111", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"138", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"Logic", "id":200580944, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"138", "Cluster Logic Latency":"14"}], "type":"inst"}, {"name":"Exit", "id":200632752, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"152", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":169577616, "start":"8.00", "end":"138.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"LD", "id":170524448, "start":"8.00", "end":"138.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":200267312, "start":"8.00", "end":"138.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":202084464, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":202340480, "start":"8.00", "end":"138.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"LD", "id":208316672, "start":"8.00", "end":"138.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Loop Input", "id":221366368, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"conv2d1x1.B2, conv2d1x1.B4"}], "type":"inst"}], "links":[{"from":200075248, "to":200230656}, {"from":200580944, "to":200632752}, {"from":169577616, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":200230656, "to":169577616, "details":[{"type":"table", "Width":"384"}]}, {"from":170524448, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":200230656, "to":170524448, "details":[{"type":"table", "Width":"384"}]}, {"from":200267312, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":200230656, "to":200267312, "details":[{"type":"table", "Width":"384"}]}, {"from":202084464, "to":208316672, "details":[{"type":"table", "Width":"64"}]}, {"from":202340480, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":200230656, "to":202340480, "details":[{"type":"table", "Width":"384"}]}, {"from":208316672, "to":200580944, "details":[{"type":"table", "Width":"128"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":200580944, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":200632752, "to":221366368, "details":[{"type":"table", "Width":"64"}]}, {"from":221366368, "to":202084464, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":200075248, "details":[{"type":"table", "Width":"32"}]}, {"from":200230656, "to":221366368, "details":[{"type":"table", "Width":"384"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"64"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":200075248, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":169577616, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":170524448, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":200267312, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":202340480, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":208316672, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":200075248, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"64"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":200075248, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":200580944, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"1"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":200075248, "details":[{"type":"table", "Width":"32"}]}, {"from":221366368, "to":202084464, "details":[{"type":"table", "Width":"64"}]}, {"from":221366368, "to":221366368, "details":[{"type":"table", "Width":"64"}]}]}, "164705792":{"nodes":[{"name":"Cluster 18", "id":212791488, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_avgpool2ds_c0_enter_avgpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":204755168, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":211664032, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":204755168, "to":211664032}]}, "164794320":{"nodes":[{"name":"Cluster 20", "id":212901744, "start":"147.00", "end":"153.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_avgpool2ds_c0_enter125_avgpool2d6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"147", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":212035824, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"147", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":208961936, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"150", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":219838352, "start":"1.00", "end":"147.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"146"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}, {"name":"Compare", "id":220624672, "start":"153.00", "end":"153.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":147}]], "type":"inst"}, {"name":"Loop Input", "id":222107200, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"avgpool2d.B0, avgpool2d.B2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":147}]], "type":"inst"}, {"name":"+", "id":236505136, "start":"1.00", "end":"153.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"152"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":147}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":236505488, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}], "links":[{"from":212035824, "to":208961936}, {"from":219838352, "to":212035824, "details":[{"type":"table", "Width":"32"}]}, {"from":222107200, "to":236505136, "details":[{"type":"table", "Width":"32"}]}, {"from":222107200, "to":236505488, "details":[{"type":"table", "Width":"32"}]}, {"from":222107200, "to":222107200, "details":[{"type":"table", "Width":"64"}]}, {"from":222107200, "to":236505488, "details":[{"type":"table", "Width":"64"}]}, {"from":222107200, "to":212035824, "details":[{"type":"table", "Width":"32"}]}, {"from":208961936, "to":222107200, "details":[{"type":"table", "Width":"64"}]}, {"from":222107200, "to":222107200, "details":[{"type":"table", "Width":"32"}]}, {"from":236505136, "to":220624672, "details":[{"type":"table", "Width":"32"}]}, {"from":236505136, "to":222107200, "details":[{"type":"table", "Width":"32"}]}, {"from":236505488, "to":219838352, "details":[{"type":"table", "Width":"64"}]}]}, "164794448":{"nodes":[{"name":"Cluster 19", "id":209487808, "start":"0.00", "end":"18.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_avgpool2ds_c0_enter6_avgpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"cluster", "children":[{"name":"Logic", "id":209399600, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":209110880, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Input", "id":221375264, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"avgpool2d.B2"}], "type":"inst"}, {"name":"ST", "id":236467408, "start":"18.00", "end":"20.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":237210880, "start":"18.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}, {"name":"output_im", "id":237269280, "start":"18.00", "end":"18.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}], "links":[{"from":209399600, "to":209110880}, {"from":221375264, "to":209399600, "details":[{"type":"table", "Width":"32"}]}, {"from":221375264, "to":237210880, "details":[{"type":"table", "Width":"32"}]}, {"from":209110880, "to":236467408, "details":[{"type":"table", "Width":"64"}]}, {"from":237210880, "to":236467408, "details":[{"type":"table", "Width":"64"}]}, {"from":237269280, "to":237210880, "details":[{"type":"table", "Width":"64"}]}]}};
var scheduleJSON={"164428136":{"nodes":[{"name":"maxpool2d.B0", "id":164456288, "start":"0", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":166562816, "start":"1", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_maxpool2ds_c0_enter_maxpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"output_size", "id":183716976, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":237664976, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"*", "id":183677808, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"input_size", "id":219712832, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":219748048, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"*", "id":219748400, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"input_im", "id":219749104, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241011216, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"output_size", "id":221949520, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":219423392, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Xor", "id":219423744, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"output_im", "id":237665680, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221947712, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"Exit", "id":221315776, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"maxpool2d.B1", "id":164456368, "start":"12", "end":"20", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":168116656, "start":"13", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond12_preheader_lr_ph_maxpool2ds_c0_enter2422_maxpool2d2", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"output_size", "id":220630416, "start":"12", "end":"14", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":237621872, "start":"14", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Exit", "id":220572816, "start":"17", "end":"20", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"<<", "id":222167072, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"<<", "id":222168752, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}]}, {"name":"maxpool2d.B3", "id":163949536, "start":"20", "end":"180", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":222169312, "start":"179", "end":"179", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Compare", "id":220588608, "start":"179", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"159", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"And", "id":220574256, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":222169872, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Compare", "id":220579168, "start":"179", "end":"179", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"And", "id":220581280, "start":"179", "end":"179", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"159", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":220584400, "start":"179", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"159", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Or", "id":220582528, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Select", "id":220580656, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"160", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Cluster 2", "id":168364352, "start":"21", "end":"30", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond17_preheader_maxpool2ds_c0_enter3023_maxpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"+", "id":222780656, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"input_size", "id":236487504, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":236490176, "start":"22", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":236490528, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":236490880, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":236491584, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Exit", "id":221101792, "start":"27", "end":"30", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":220577120, "start":"30", "end":"176", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"10", "Latency":"146"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Cluster 3", "id":168531248, "start":"176", "end":"180", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond17_preheader_maxpool2ds_c1_enter_maxpool2d11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"156", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"FP Compare", "id":221112464, "start":"176", "end":"177", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"156", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Select", "id":221112816, "start":"177", "end":"177", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Exit", "id":222628944, "start":"177", "end":"180", "details":[{"type":"table", "Start Cycle":"157", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"maxpool2d.B4", "id":163949616, "start":"180", "end":"183", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":220613376, "start":"182", "end":"182", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"output_size", "id":222100192, "start":"182", "end":"182", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"output_size", "id":221966768, "start":"182", "end":"182", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":220617488, "start":"182", "end":"183", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":220618416, "start":"183", "end":"183", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"+", "id":220579728, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":220583776, "start":"181", "end":"181", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"ST", "id":220585024, "start":"181", "end":"183", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":220577744, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Compare", "id":220615504, "start":"182", "end":"182", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":220614880, "start":"182", "end":"182", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Or", "id":220619040, "start":"183", "end":"183", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Select", "id":220616080, "start":"183", "end":"183", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Select", "id":220612016, "start":"182", "end":"183", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":16}]], "type":"inst"}]}, {"name":"maxpool2d.B2", "id":164499408, "start":"183", "end":"183", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":220583776, "to":220585024}, {"from":220579728, "to":220583776}, {"from":220618416, "to":220619040}, {"from":221966768, "to":220617488}, {"from":222100192, "to":220615504}, {"from":220613376, "to":220612016}, {"from":220613376, "to":220617488}, {"from":221112816, "to":222628944}, {"from":221112464, "to":221112816}, {"from":236491584, "to":221101792}, {"from":220577120, "to":168531248}, {"from":236490880, "to":236491584}, {"from":236490528, "to":236490880}, {"from":236490176, "to":236490528}, {"from":219423744, "to":221315776}, {"from":219423392, "to":219423744}, {"from":219423392, "to":221315776}, {"from":220615504, "to":220614880}, {"from":219748400, "to":241011216}, {"from":241011216, "to":221315776}, {"from":219712832, "to":219748048}, {"from":222780656, "to":236490176}, {"from":237665680, "to":221947712}, {"from":237621872, "to":220572816}, {"from":220577744, "to":220615504}, {"from":220577744, "to":220616080}, {"from":183716976, "to":237664976}, {"from":164456288, "to":164456368}, {"from":183677808, "to":221947712}, {"from":220617488, "to":220618416}, {"from":168364352, "to":220577120}, {"from":220614880, "to":220612016}, {"from":220614880, "to":220616080}, {"from":220614880, "to":220619040}, {"from":237664976, "to":183677808}, {"from":164456368, "to":163949536}, {"from":222169312, "to":220584400}, {"from":222169312, "to":220588608}, {"from":219749104, "to":241011216}, {"from":220630416, "to":237621872}, {"from":163949616, "to":164456368}, {"from":163949616, "to":164499408}, {"from":220581280, "to":220580656}, {"from":220581280, "to":220582528}, {"from":220581280, "to":220584400}, {"from":163949536, "to":163949616}, {"from":220574256, "to":220582528}, {"from":219748048, "to":219748400}, {"from":220588608, "to":220574256}, {"from":222169872, "to":220579168}, {"from":222169872, "to":220580656}, {"from":220579168, "to":220581280}, {"from":221949520, "to":219423392}, {"from":221947712, "to":221315776}, {"from":236487504, "to":236490176}]}, "164431432":{"nodes":[{"name":"avgpool2d.B0", "id":164705792, "start":"0", "end":"5", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 18", "id":212791488, "start":"1", "end":"5", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_avgpool2ds_c0_enter_avgpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"*", "id":241200112, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"169 (0xA9)", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":143}]], "type":"inst"}, {"name":"input_im", "id":241200816, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241203664, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":143}]], "type":"inst"}, {"name":"Exit", "id":237071040, "start":"2", "end":"5", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"avgpool2d.B2", "id":164794320, "start":"5", "end":"158", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Ptr. Comp.", "id":236505488, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}, {"name":"LD", "id":219838352, "start":"6", "end":"152", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"146"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}, {"name":"Cluster 20", "id":212901744, "start":"152", "end":"158", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_avgpool2ds_c0_enter125_avgpool2d6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"147", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"f32 +", "id":241218368, "start":"152", "end":"155", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"147", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}, {"name":"Exit", "id":222645104, "start":"155", "end":"158", "details":[{"type":"table", "Start Cycle":"150", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":236505136, "start":"6", "end":"158", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"152"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":147}]], "type":"inst"}, {"name":"Compare", "id":220624672, "start":"158", "end":"158", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"153", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":147}]], "type":"inst"}]}, {"name":"avgpool2d.B1", "id":164794448, "start":"158", "end":"178", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"output_im", "id":237269280, "start":"176", "end":"176", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"18", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":237210880, "start":"176", "end":"176", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}, {"name":"Cluster 19", "id":209487808, "start":"158", "end":"176", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup_avgpool2ds_c0_enter6_avgpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"18"}], "type":"cluster", "children":[{"name":"f32 /", "id":241211728, "start":"168", "end":"173", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Constant Operand":"169", "Start Cycle":"10", "Latency":"5", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}, {"name":"Exit", "id":236464256, "start":"173", "end":"176", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":236467408, "start":"176", "end":"178", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"18", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}]}], "links":[{"from":241211728, "to":236464256}, {"from":209487808, "to":236467408}, {"from":237210880, "to":236467408}, {"from":236505136, "to":220624672}, {"from":241203664, "to":237071040}, {"from":241200112, "to":241203664}, {"from":241200816, "to":241203664}, {"from":164705792, "to":164794320}, {"from":237269280, "to":237210880}, {"from":236505488, "to":219838352}, {"from":164794320, "to":164794448}, {"from":219838352, "to":212901744}, {"from":241218368, "to":222645104}]}, "164436952":{"nodes":[{"name":"conv2d3x3.B0", "id":164520704, "start":"0", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":176712752, "start":"1", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d3x3s_c0_enter_conv2d3x31", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"input_channels", "id":179943344, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"input_channels", "id":179946096, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"<<", "id":220989200, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"+", "id":220990384, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"*", "id":220990736, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"input_size", "id":183706496, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"input_size", "id":183709776, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"output_im", "id":202743488, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"filter_weight", "id":220991440, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":222897760, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":57}]], "type":"inst"}, {"name":"start_channel", "id":221052208, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'start_channel\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"+", "id":221054432, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"output_size", "id":221054784, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":236494496, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"*", "id":236494848, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":236497968, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":59}]], "type":"inst"}, {"name":"output_size", "id":222784896, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":222787040, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"Xor", "id":183712704, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"input_channels", "id":222787392, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":222789616, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"And", "id":183712352, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"stride", "id":222789968, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'stride\'", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"*", "id":240999376, "start":"4", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"4", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"filter_bias", "id":222899920, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221050400, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}, {"name":"pad", "id":240999728, "start":"0", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pad\'", "Start Cycle":"0", "Latency":"8"}], "type":"inst"}, {"name":"-", "id":241001952, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"Compare", "id":241005408, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":183709072, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"Compare", "id":183712000, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Compare", "id":183709424, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":183705792, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":75}]], "type":"inst"}, {"name":"Compare", "id":183708720, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Compare", "id":183706144, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"output_size", "id":241002304, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"*", "id":241005056, "start":"4", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"4", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"input_size", "id":241005760, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":183705440, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Exit", "id":221136992, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"512", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":221407888, "start":"12", "end":"15", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}]}, {"name":"conv2d3x3.B1", "id":164449392, "start":"15", "end":"24", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":177283536, "start":"16", "end":"24", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_preheader_conv2d3x3s_c0_enter182181_conv2d3x31", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"stride", "id":236593952, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Input Synchronization for \'stride\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":236596176, "start":"17", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"pad", "id":236596528, "start":"15", "end":"21", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pad\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"-", "id":236598752, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Subtract", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"Exit", "id":222146736, "start":"21", "end":"24", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B3", "id":164449552, "start":"24", "end":"36", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"<<", "id":220533584, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"+", "id":220536448, "start":"36", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"Cluster 6", "id":177553744, "start":"25", "end":"36", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond14_preheader_conv2d3x3s_c0_enter189182_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"input_size", "id":241028000, "start":"24", "end":"26", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241030224, "start":"26", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"+", "id":241030576, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241030928, "start":"24", "end":"30", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"*", "id":241033152, "start":"30", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"6", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":219475040, "start":"33", "end":"36", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B5", "id":164579104, "start":"36", "end":"287", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":221083488, "start":"38", "end":"287", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":219750912, "start":"287", "end":"287", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":221094096, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":221066656, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222004560, "start":"287", "end":"287", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"And", "id":222001952, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"+", "id":221109648, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222004000, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"+", "id":222014064, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_im", "id":221082176, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":222003152, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":219401648, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":221073072, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222002576, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222006112, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222000448, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Xor", "id":222005488, "start":"38", "end":"38", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":222006736, "start":"38", "end":"280", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":221999088, "start":"38", "end":"280", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Cluster 8", "id":178314624, "start":"280", "end":"287", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_conv2d3x3s_c0_enter208183_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"f32 FP *+", "id":241048160, "start":"280", "end":"284", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241048512, "start":"284", "end":"284", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":219634352, "start":"284", "end":"287", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B6", "id":164579184, "start":"287", "end":"294", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":219713472, "start":"294", "end":"294", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"3 (0x3)", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Cluster 9", "id":178442736, "start":"287", "end":"294", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_1_preheader_conv2d3x3s_c0_enter217_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"+", "id":241054960, "start":"287", "end":"287", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241055312, "start":"287", "end":"288", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"*", "id":241057536, "start":"288", "end":"291", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":221013936, "start":"291", "end":"294", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B7", "id":164579264, "start":"294", "end":"545", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":222660768, "start":"296", "end":"545", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":219479600, "start":"545", "end":"545", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"And", "id":219436672, "start":"545", "end":"545", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":219468624, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222045168, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"input_im", "id":221009984, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"input_size", "id":221003248, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":219467312, "start":"295", "end":"295", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":222646864, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222055456, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"Compare", "id":220985296, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":219459312, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222048128, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":222043968, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Xor", "id":222044592, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":222042464, "start":"296", "end":"538", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"+", "id":219446336, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":222041104, "start":"296", "end":"296", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":222046576, "start":"296", "end":"538", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Cluster 10", "id":178948208, "start":"538", "end":"545", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_1_conv2d3x3s_c0_enter227184_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"f32 FP *+", "id":241064608, "start":"538", "end":"542", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241064960, "start":"542", "end":"542", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":221786976, "start":"542", "end":"545", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B8", "id":164579344, "start":"545", "end":"552", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 11", "id":179075280, "start":"545", "end":"552", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_2_preheader_conv2d3x3s_c0_enter237_conv2d3x32", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"+", "id":241071408, "start":"545", "end":"545", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"input_size", "id":241071760, "start":"545", "end":"546", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}, {"name":"*", "id":241073984, "start":"546", "end":"549", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":220679840, "start":"549", "end":"552", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":219413408, "start":"545", "end":"545", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"6 (0x6)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}]}, {"name":"conv2d3x3.B9", "id":164579424, "start":"552", "end":"803", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":219411616, "start":"554", "end":"803", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"249"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":221797296, "start":"803", "end":"803", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":219614352, "start":"553", "end":"553", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":78}]], "type":"inst"}, {"name":"Compare", "id":221911152, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":223898416, "start":"803", "end":"803", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"251", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":76}]], "type":"inst"}, {"name":"+", "id":221791456, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":221773072, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"+", "id":221789056, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"And", "id":221268480, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"input_size", "id":219420032, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":221783488, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":219651296, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":219649776, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":79}]], "type":"inst"}, {"name":"And", "id":220571840, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Xor", "id":221685680, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":221688448, "start":"554", "end":"796", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"input_im", "id":219410192, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":221938800, "start":"554", "end":"554", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":219605728, "start":"554", "end":"796", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"2", "Latency":"242"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Cluster 12", "id":179566288, "start":"796", "end":"803", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body25_2_conv2d3x3s_c0_enter247185_conv2d3x324", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"244", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"f32 FP *+", "id":241080912, "start":"796", "end":"800", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Start Cycle":"244", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Select", "id":241081264, "start":"800", "end":"800", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"248", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"Exit", "id":182966080, "start":"800", "end":"803", "details":[{"type":"table", "Start Cycle":"248", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d3x3.B10", "id":164579504, "start":"803", "end":"804", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"input_channels", "id":221934768, "start":"804", "end":"804", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":219607152, "start":"803", "end":"803", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"Compare", "id":219409104, "start":"804", "end":"804", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}, {"name":"And", "id":221080864, "start":"804", "end":"804", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":70}]], "type":"inst"}]}, {"name":"conv2d3x3.B4", "id":164579024, "start":"804", "end":"810", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"output_size", "id":220534944, "start":"810", "end":"810", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Cluster 7", "id":177763552, "start":"804", "end":"808", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup12_conv2d3x3s_c0_enter199_conv2d3x36", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Select", "id":241040496, "start":"804", "end":"804", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}, {"name":"FP Compare", "id":241040848, "start":"804", "end":"805", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Select", "id":241041200, "start":"805", "end":"805", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Exit", "id":223885616, "start":"805", "end":"808", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":220540608, "start":"809", "end":"809", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"Compare", "id":222103680, "start":"810", "end":"810", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"And", "id":219376144, "start":"810", "end":"810", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":64}]], "type":"inst"}, {"name":"+", "id":220539984, "start":"808", "end":"808", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":219386912, "start":"808", "end":"808", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"ST", "id":219377408, "start":"808", "end":"810", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}]}, {"name":"conv2d3x3.B2", "id":164449472, "start":"810", "end":"810", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":219386912, "to":219377408}, {"from":220540608, "to":222103680}, {"from":241041200, "to":223885616}, {"from":241040848, "to":241041200}, {"from":220534944, "to":222103680}, {"from":164579024, "to":164449392}, {"from":164579024, "to":164449472}, {"from":219607152, "to":219409104}, {"from":241080912, "to":241081264}, {"from":219605728, "to":179566288}, {"from":219410192, "to":221938800}, {"from":221685680, "to":219605728}, {"from":221685680, "to":221688448}, {"from":219649776, "to":179566288}, {"from":219649776, "to":220571840}, {"from":221783488, "to":219651296}, {"from":219420032, "to":221783488}, {"from":177763552, "to":219377408}, {"from":221268480, "to":219649776}, {"from":221791456, "to":221773072}, {"from":164579424, "to":164579504}, {"from":164579344, "to":164579424}, {"from":241064608, "to":241064960}, {"from":222041104, "to":222046576}, {"from":222042464, "to":178948208}, {"from":222044592, "to":222042464}, {"from":222044592, "to":222046576}, {"from":222043968, "to":222044592}, {"from":222048128, "to":222043968}, {"from":222048128, "to":178948208}, {"from":219459312, "to":222048128}, {"from":220985296, "to":219459312}, {"from":222055456, "to":222048128}, {"from":221797296, "to":223898416}, {"from":219467312, "to":219446336}, {"from":219467312, "to":220985296}, {"from":219467312, "to":222646864}, {"from":221009984, "to":222041104}, {"from":222045168, "to":222042464}, {"from":219468624, "to":222045168}, {"from":219479600, "to":219436672}, {"from":219411616, "to":221797296}, {"from":222660768, "to":219479600}, {"from":221773072, "to":221688448}, {"from":164579264, "to":164579344}, {"from":241055312, "to":241057536}, {"from":241054960, "to":241057536}, {"from":241071760, "to":241073984}, {"from":222006736, "to":178314624}, {"from":222046576, "to":178948208}, {"from":183708720, "to":221136992}, {"from":221999088, "to":178314624}, {"from":183712000, "to":221136992}, {"from":241081264, "to":182966080}, {"from":220533584, "to":220536448}, {"from":222001952, "to":222006112}, {"from":222103680, "to":219376144}, {"from":241048160, "to":241048512}, {"from":241005408, "to":221136992}, {"from":221054432, "to":236494848}, {"from":220571840, "to":221685680}, {"from":241001952, "to":183705440}, {"from":241001952, "to":183705792}, {"from":241001952, "to":183709072}, {"from":241001952, "to":221136992}, {"from":241001952, "to":241005408}, {"from":240999728, "to":241001952}, {"from":222899920, "to":221050400}, {"from":221911152, "to":221268480}, {"from":222784896, "to":222787040}, {"from":183712352, "to":221136992}, {"from":222787392, "to":222789616}, {"from":183712704, "to":221136992}, {"from":222787040, "to":183712352}, {"from":222787040, "to":183712704}, {"from":222787040, "to":221136992}, {"from":219750912, "to":222004560}, {"from":183705792, "to":183706144}, {"from":183705792, "to":183708720}, {"from":183705792, "to":221136992}, {"from":222789616, "to":183712352}, {"from":236497968, "to":221136992}, {"from":219651296, "to":219649776}, {"from":221083488, "to":219750912}, {"from":236494848, "to":236497968}, {"from":222789968, "to":240999376}, {"from":164520704, "to":164449392}, {"from":183706496, "to":183708720}, {"from":240999376, "to":241001952}, {"from":220991440, "to":222897760}, {"from":164449552, "to":164579104}, {"from":164579504, "to":164449552}, {"from":164579504, "to":164579024}, {"from":179943344, "to":220990384}, {"from":221054784, "to":236494496}, {"from":241040496, "to":241040848}, {"from":241040496, "to":241041200}, {"from":241048512, "to":219634352}, {"from":241005760, "to":183705440}, {"from":236593952, "to":236596176}, {"from":220990736, "to":222897760}, {"from":220539984, "to":219386912}, {"from":221934768, "to":219409104}, {"from":236494496, "to":236494848}, {"from":222004000, "to":222006736}, {"from":220990384, "to":220990736}, {"from":222897760, "to":221136992}, {"from":183709776, "to":183712000}, {"from":221050400, "to":221136992}, {"from":241073984, "to":220679840}, {"from":183706144, "to":221136992}, {"from":241005056, "to":221136992}, {"from":236598752, "to":222146736}, {"from":183705440, "to":221136992}, {"from":221938800, "to":219605728}, {"from":164579184, "to":164579264}, {"from":221073072, "to":222002576}, {"from":221688448, "to":179566288}, {"from":241064960, "to":221786976}, {"from":222646864, "to":222055456}, {"from":241030224, "to":219475040}, {"from":241030224, "to":241030576}, {"from":202743488, "to":236497968}, {"from":241030576, "to":241033152}, {"from":219446336, "to":222041104}, {"from":221052208, "to":221054432}, {"from":164449392, "to":164449552}, {"from":222006112, "to":222000448}, {"from":222006112, "to":178314624}, {"from":241002304, "to":241005056}, {"from":236596176, "to":236598752}, {"from":220989200, "to":220990384}, {"from":221109648, "to":222004000}, {"from":236596528, "to":236598752}, {"from":179946096, "to":220989200}, {"from":222014064, "to":222003152}, {"from":219409104, "to":221080864}, {"from":176712752, "to":221407888}, {"from":241030928, "to":241033152}, {"from":241028000, "to":241030224}, {"from":241057536, "to":221013936}, {"from":164579104, "to":164579184}, {"from":241033152, "to":219475040}, {"from":241071408, "to":241073984}, {"from":221082176, "to":222003152}, {"from":183709424, "to":221136992}, {"from":221066656, "to":222001952}, {"from":222003152, "to":221999088}, {"from":183709072, "to":183709424}, {"from":183709072, "to":183712000}, {"from":183709072, "to":221136992}, {"from":219401648, "to":221073072}, {"from":221789056, "to":221938800}, {"from":222005488, "to":221999088}, {"from":222005488, "to":222006736}, {"from":221003248, "to":222646864}, {"from":221094096, "to":221066656}, {"from":221094096, "to":221073072}, {"from":221094096, "to":222014064}, {"from":222002576, "to":222006112}, {"from":219614352, "to":221783488}, {"from":219614352, "to":221789056}, {"from":219614352, "to":221911152}, {"from":222000448, "to":222005488}]}, "164444840":{"nodes":[{"name":"conv2d1x1.B0", "id":164557616, "start":"0", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 13", "id":199227664, "start":"1", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_conv2d1x1s_c0_enter_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"input_channels", "id":241087520, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"*", "id":241089584, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":106}]], "type":"inst"}, {"name":"filter_weight", "id":241090288, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_weight\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241093136, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":106}]], "type":"inst"}, {"name":"filter_bias", "id":241095824, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'filter_bias\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241098672, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":108}]], "type":"inst"}, {"name":"input_size", "id":241100480, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241102704, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"*", "id":241103056, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"output_im", "id":241103760, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241106608, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":110}]], "type":"inst"}, {"name":"input_size", "id":241108416, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":241110640, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"Xor", "id":241114800, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"input_channels", "id":241110992, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":241113744, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"And", "id":241114448, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Xor", "id":241115152, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Xor", "id":241114096, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":221937376, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":219744320, "start":"12", "end":"15", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"12", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":108}]], "type":"inst"}]}, {"name":"conv2d1x1.B2", "id":164449296, "start":"15", "end":"24", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 14", "id":199630112, "start":"16", "end":"24", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_conv2d1x1s_c0_enter4533_conv2d1x11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"input_size", "id":241129856, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":241132080, "start":"17", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":118}]], "type":"inst"}, {"name":"+", "id":241132432, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":118}]], "type":"inst"}, {"name":"Exit", "id":222119808, "start":"21", "end":"24", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d1x1.B4", "id":164705712, "start":"24", "end":"179", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Ptr. Comp.", "id":202084464, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":208316672, "start":"32", "end":"162", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Cluster 16", "id":200068880, "start":"25", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body13_conv2d1x1s_c0_enter5834_conv2d1x12", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"+", "id":241171376, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"<<", "id":241146400, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Or", "id":241165872, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"3 (0x3)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"*", "id":241166224, "start":"25", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"+", "id":222120544, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"Or", "id":241159808, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"2 (0x2)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"*", "id":241160160, "start":"25", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"+", "id":241160512, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"Or", "id":241153744, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"*", "id":241154096, "start":"25", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"+", "id":241154448, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"*", "id":241147504, "start":"25", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"4"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"+", "id":241147856, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"input_im", "id":241148560, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241151408, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"input_im", "id":241155152, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241158000, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"input_im", "id":241161216, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241164064, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"input_im", "id":241166928, "start":"24", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":241169568, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"input_channels", "id":241171728, "start":"24", "end":"26", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_channels\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Compare", "id":241174480, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"Or", "id":241174832, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":241175184, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":236469312, "start":"29", "end":"32", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":202340480, "start":"32", "end":"162", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"LD", "id":200267312, "start":"32", "end":"162", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"LD", "id":170524448, "start":"32", "end":"162", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":169577616, "start":"32", "end":"162", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced cached", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"130"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"Cluster 17", "id":200574528, "start":"162", "end":"179", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body13_conv2d1x1s_c1_enter_conv2d1x111", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"138", "Cluster Latency":"17"}], "type":"cluster", "children":[{"name":"f32 Dot-2", "id":241189920, "start":"162", "end":"167", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"138", "Latency":"5"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"f32 Dot-2", "id":241192144, "start":"166", "end":"173", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 2", "Start Cycle":"142", "Latency":"7"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"f32 +", "id":241193120, "start":"173", "end":"176", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"149", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"Select", "id":241193472, "start":"176", "end":"176", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"152", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":120}]], "type":"inst"}, {"name":"Exit", "id":237633344, "start":"176", "end":"179", "details":[{"type":"table", "Start Cycle":"152", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"conv2d1x1.B3", "id":164703264, "start":"179", "end":"185", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"input_size", "id":222096272, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Cluster 15", "id":199789872, "start":"179", "end":"183", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup12_conv2d1x1s_c0_enter51_conv2d1x14", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"FP Compare", "id":241138304, "start":"179", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"Select", "id":241138656, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"Exit", "id":222012304, "start":"180", "end":"183", "details":[{"type":"table", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":222665712, "start":"179", "end":"179", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"Compare", "id":219431072, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"And", "id":237739744, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":115}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":237746976, "start":"183", "end":"183", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"ST", "id":237743264, "start":"183", "end":"185", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"4", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}]}, {"name":"conv2d1x1.B1", "id":164703184, "start":"185", "end":"185", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":237746976, "to":237743264}, {"from":164705712, "to":164703264}, {"from":241169568, "to":236469312}, {"from":241108416, "to":241110640}, {"from":200267312, "to":200574528}, {"from":241100480, "to":241102704}, {"from":241095824, "to":241098672}, {"from":241114096, "to":221937376}, {"from":241115152, "to":221937376}, {"from":241159808, "to":241160160}, {"from":241093136, "to":221937376}, {"from":241089584, "to":241093136}, {"from":241087520, "to":241089584}, {"from":208316672, "to":200574528}, {"from":202340480, "to":200574528}, {"from":241098672, "to":221937376}, {"from":241193472, "to":237633344}, {"from":241110640, "to":221937376}, {"from":241110640, "to":241114448}, {"from":241110640, "to":241114800}, {"from":241129856, "to":241132080}, {"from":241148560, "to":241151408}, {"from":164557616, "to":164449296}, {"from":241160160, "to":241160512}, {"from":200068880, "to":169577616}, {"from":200068880, "to":170524448}, {"from":200068880, "to":200267312}, {"from":200068880, "to":202340480}, {"from":241090288, "to":241093136}, {"from":241146400, "to":241147504}, {"from":241146400, "to":241153744}, {"from":241146400, "to":241159808}, {"from":241146400, "to":241165872}, {"from":241114800, "to":221937376}, {"from":199227664, "to":219744320}, {"from":241151408, "to":236469312}, {"from":241193120, "to":241193472}, {"from":241171376, "to":236469312}, {"from":241171376, "to":241174480}, {"from":241102704, "to":221937376}, {"from":241102704, "to":241103056}, {"from":241165872, "to":241166224}, {"from":241189920, "to":241192144}, {"from":241164064, "to":236469312}, {"from":241103056, "to":241106608}, {"from":241113744, "to":221937376}, {"from":241113744, "to":241114096}, {"from":241113744, "to":241114448}, {"from":241160512, "to":241164064}, {"from":241106608, "to":221937376}, {"from":241114448, "to":241115152}, {"from":241103760, "to":241106608}, {"from":241166224, "to":222120544}, {"from":241110992, "to":241113744}, {"from":241153744, "to":241154096}, {"from":241166928, "to":241169568}, {"from":241154096, "to":241154448}, {"from":202084464, "to":208316672}, {"from":241154448, "to":241158000}, {"from":241147504, "to":241147856}, {"from":241138656, "to":222012304}, {"from":241161216, "to":241164064}, {"from":222120544, "to":241169568}, {"from":241147856, "to":241151408}, {"from":219431072, "to":237739744}, {"from":164703264, "to":164703184}, {"from":164703264, "to":164449296}, {"from":241158000, "to":236469312}, {"from":241171728, "to":241174480}, {"from":241174480, "to":241174832}, {"from":241132080, "to":241132432}, {"from":164449296, "to":164705712}, {"from":241174832, "to":241175184}, {"from":241132432, "to":222119808}, {"from":241175184, "to":236469312}, {"from":170524448, "to":200574528}, {"from":222665712, "to":219431072}, {"from":241155152, "to":241158000}, {"from":169577616, "to":200574528}, {"from":241192144, "to":241193120}, {"from":199789872, "to":237743264}, {"from":222096272, "to":219431072}, {"from":241138304, "to":241138656}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Writes":"4", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Reads":"15"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":30, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":9, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":10, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"10", "Latency":"145 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"LD", "id":13, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"12", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":58}]], "type":"inst"}, {"name":"LD", "id":15, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":16, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":17, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":18, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":19, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":81}]], "type":"inst"}, {"name":"LD", "id":20, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"2", "Latency":"241 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":82}]], "type":"inst"}, {"name":"LD", "id":21, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"12", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":108}]], "type":"inst"}, {"name":"LD", "id":23, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"129 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":24, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"129 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":125}]], "type":"inst"}, {"name":"LD", "id":25, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"129 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":126}]], "type":"inst"}, {"name":"LD", "id":26, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"129 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":127}]], "type":"inst"}, {"name":"LD", "id":27, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"8", "Latency":"129 cycles", "Width":"128 bits", "DDR_Width":"512 bits", "Uses Caching":"Yes", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":124}]], "type":"inst"}, {"name":"LD", "id":29, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"145 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":149}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":11, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":12, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"ST", "id":14, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"4", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":89}]], "type":"inst"}, {"name":"ST", "id":22, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"4", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":130}]], "type":"inst"}, {"name":"ST", "id":28, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"18", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/squeezenet/squeezenet_NDRange.cl", "line":152}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":6}, {"from":12, "to":8}, {"from":13, "to":6}, {"from":14, "to":8}, {"from":15, "to":6}, {"from":16, "to":6}, {"from":17, "to":6}, {"from":18, "to":6}, {"from":19, "to":6}, {"from":20, "to":6}, {"from":21, "to":6}, {"from":22, "to":8}, {"from":23, "to":6}, {"from":24, "to":6}, {"from":25, "to":6}, {"from":26, "to":6}, {"from":27, "to":6}, {"from":28, "to":8}, {"from":29, "to":6}, {"from":2, "to":30}, {"from":30, "to":10, "reverse":1}, {"from":30, "to":13, "reverse":1}, {"from":30, "to":15, "reverse":1}, {"from":30, "to":16, "reverse":1}, {"from":30, "to":17, "reverse":1}, {"from":30, "to":18, "reverse":1}, {"from":30, "to":19, "reverse":1}, {"from":30, "to":20, "reverse":1}, {"from":30, "to":21, "reverse":1}, {"from":30, "to":23, "reverse":1}, {"from":30, "to":24, "reverse":1}, {"from":30, "to":25, "reverse":1}, {"from":30, "to":26, "reverse":1}, {"from":30, "to":27, "reverse":1}, {"from":30, "to":29, "reverse":1}]};
