;redcode
;assert 1
	SPL -0, <-52
	SPL <100, #60
	SPL <100, #60
	ADD 240, 60
	MOV -507, <-27
	SPL 188, #72
	MOV -11, <-25
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	SUB -7, <-120
	SUB #18, <-0
	SUB 881, 900
	SUB 881, 900
	SUB 881, 900
	SUB 881, 900
	SUB 881, 900
	ADD -130, 9
	SPL <0, <12
	ADD -130, 9
	SUB @-1, <0
	SLT @801, 7
	JMZ 0, <-742
	SLT @801, 7
	SUB @-1, <0
	SLT @801, 7
	SUB 7, <-920
	SUB 7, <-920
	SUB @-127, 0
	SUB @10, -80
	JMN @127, 150
	JMN @127, 150
	JMN @127, 150
	JMN @127, 150
	SPL 188, #72
	SUB @-1, <206
	SUB 881, 720
	JMZ @-170, 9
	MOV -507, <-27
	SUB #-7, <-18
	MOV -507, <-27
	SPL 198, #78
	SUB #-7, <-18
	SUB #-7, <-18
	SPL 188, #72
	SUB 7, <-920
	SPL <100, #60
	ADD 240, 60
	JMN @17, 140
	ADD 240, 60
