Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur_test_isim_beh.exe" -prj "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur_test_beh.prj" "work.processeur_test" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/../Pipeline/pipeline.vhd" into library work
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/../BancRegistres/BR_module.vhd" into library work
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/../BancMemoireInstructions/BMI_module.vhd" into library work
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur.vhd" into library work
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur_test.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur.vhd" Line 212: <alu_module> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur.vhd" Line 224: <bmd_module> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 97056 KB
Fuse CPU Usage: 750 ms
WARNING:Simulator:648 - "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur.vhd" Line 212. Instance alu_module is unbound
WARNING:Simulator:648 - "/home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur.vhd" Line 224. Instance bmd_module is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity BMI_module [bmi_module_default]
Compiling architecture behavioral of entity pipeline [pipeline_default]
Compiling architecture behavioral of entity BR_module [br_module_default]
Compiling architecture behavioral of entity processeur [processeur_default]
Compiling architecture behavior of entity processeur_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable /home/fleon/Bureau/ProjetSI/FPGA/Processeur/processeur_test_isim_beh.exe
Fuse Memory Usage: 1717980 KB
Fuse CPU Usage: 860 ms
GCC CPU Usage: 140 ms
