Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 30 20:36:33 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_lights_timing_summary_routed.rpt -pb traffic_lights_timing_summary_routed.pb -rpx traffic_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_lights
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    7           
TIMING-18  Warning   Missing input or output delay   15          
TIMING-20  Warning   Non-clocked latch               15          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (0)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: tu3/countdown_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tu4/color_light_1_reg[0]/L7/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tu4/color_light_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tu4/color_light_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tu4/color_light_2_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.561        0.000                      0                   80        0.252        0.000                      0                   80        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.561        0.000                      0                   80        0.252        0.000                      0                   80        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.952ns (24.110%)  route 2.997ns (75.890%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.844     9.267    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    tu3/u1/CLK
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    tu3/u1/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.952ns (24.110%)  route 2.997ns (75.890%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.844     9.267    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    tu3/u1/CLK
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    tu3/u1/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.952ns (24.110%)  route 2.997ns (75.890%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.844     9.267    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    tu3/u1/CLK
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    tu3/u1/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.952ns (24.110%)  route 2.997ns (75.890%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.844     9.267    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    tu3/u1/CLK
    SLICE_X3Y81          FDRE                                         r  tu3/u1/div_cnt_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    tu3/u1/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (25.002%)  route 2.856ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.703     9.126    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.597    15.020    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[4]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.854    tu3/u1/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (25.002%)  route 2.856ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.703     9.126    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.597    15.020    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[5]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.854    tu3/u1/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (25.002%)  route 2.856ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.703     9.126    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.597    15.020    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.854    tu3/u1/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (25.002%)  route 2.856ns (74.998%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.703     9.126    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.597    15.020    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[7]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.854    tu3/u1/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.952ns (25.267%)  route 2.816ns (74.733%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.664     9.086    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  tu3/u1/div_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    tu3/u1/CLK
    SLICE_X3Y86          FDRE                                         r  tu3/u1/div_cnt_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tu3/u1/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 tu3/u1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/u1/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.952ns (25.267%)  route 2.816ns (74.733%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    tu3/u1/CLK
    SLICE_X3Y82          FDRE                                         r  tu3/u1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  tu3/u1/div_cnt_reg[6]/Q
                         net (fo=2, routed)           0.854     6.629    tu3/u1/div_cnt_reg[6]
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  tu3/u1/pulse_i_7/O
                         net (fo=1, routed)           0.452     7.205    tu3/u1/pulse_i_7_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I5_O)        0.124     7.329 r  tu3/u1/pulse_i_5/O
                         net (fo=1, routed)           0.418     7.746    tu3/u1/pulse_i_5_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.870 r  tu3/u1/pulse_i_3/O
                         net (fo=1, routed)           0.429     8.299    tu3/u1/pulse_i_3_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  tu3/u1/pulse_i_1/O
                         net (fo=25, routed)          0.664     9.086    tu3/u1/pulse_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  tu3/u1/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.600    15.023    tu3/u1/CLK
    SLICE_X3Y86          FDRE                                         r  tu3/u1/div_cnt_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_R)       -0.429    14.833    tu3/u1/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.514    u3/CLK
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u3/cntbig_reg[3]/Q
                         net (fo=1, routed)           0.108     1.764    u3/cntbig_reg_n_0_[3]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  u3/cntbig_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    u3/cntbig_reg[0]_i_1_n_4
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.031    u3/CLK
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    u3/cntbig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.515    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u3/cntbig_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    u3/cntbig_reg_n_0_[7]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  u3/cntbig_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    u3/cntbig_reg[4]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    u3/cntbig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u3/cntbig_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    u3/cntbig_reg_n_0_[11]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  u3/cntbig_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    u3/cntbig_reg[8]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.868     2.033    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    u3/cntbig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u3/cntbig_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    u3/cntbig_reg_n_0_[12]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  u3/cntbig_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    u3/cntbig_reg[12]_i_1_n_7
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.869     2.034    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    u3/cntbig_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.515    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u3/cntbig_reg[4]/Q
                         net (fo=1, routed)           0.105     1.762    u3/cntbig_reg_n_0_[4]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  u3/cntbig_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    u3/cntbig_reg[4]_i_1_n_7
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    u3/cntbig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u3/cntbig_reg[8]/Q
                         net (fo=1, routed)           0.105     1.763    u3/cntbig_reg_n_0_[8]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  u3/cntbig_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    u3/cntbig_reg[8]_i_1_n_7
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.868     2.033    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    u3/cntbig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.514    u3/CLK
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u3/cntbig_reg[2]/Q
                         net (fo=1, routed)           0.109     1.765    u3/cntbig_reg_n_0_[2]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  u3/cntbig_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    u3/cntbig_reg[0]_i_1_n_5
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.031    u3/CLK
    SLICE_X1Y79          FDRE                                         r  u3/cntbig_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    u3/cntbig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.515    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u3/cntbig_reg[6]/Q
                         net (fo=1, routed)           0.109     1.766    u3/cntbig_reg_n_0_[6]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  u3/cntbig_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    u3/cntbig_reg[4]_i_1_n_5
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    u3/CLK
    SLICE_X1Y80          FDRE                                         r  u3/cntbig_reg[6]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    u3/cntbig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u3/cntbig_reg[10]/Q
                         net (fo=1, routed)           0.109     1.767    u3/cntbig_reg_n_0_[10]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  u3/cntbig_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    u3/cntbig_reg[8]_i_1_n_5
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.868     2.033    u3/CLK
    SLICE_X1Y81          FDRE                                         r  u3/cntbig_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    u3/cntbig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tu3/countdown_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu3/countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    tu3/CLK
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tu3/countdown_reg[1]/Q
                         net (fo=13, routed)          0.181     1.839    tu3/Q[1]
    SLICE_X5Y82          LUT5 (Prop_lut5_I2_O)        0.043     1.882 r  tu3/countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     1.882    tu3/countdown_0[4]
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.031    tu3/CLK
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.107     1.623    tu3/countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     tu3/countdown_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     tu3/countdown_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     tu3/countdown_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     tu3/countdown_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     tu3/countdown_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     tu3/countdown_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     tu3/countdown_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     tu3/u1/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     tu3/u1/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     tu3/countdown_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     tu3/countdown_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     tu3/countdown_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     tu3/countdown_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     tu3/countdown_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tu4/display_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 5.038ns (42.271%)  route 6.881ns (57.729%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[3]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[3]/Q
                         net (fo=8, routed)           1.298     2.060    tu4/display_time[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.152     2.212 f  tu4/inv_leds_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.034     3.246    tu4/u2/u4/o__20[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     3.572 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     4.238    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.362 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.046     5.408    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.532 r  tu4/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.837     8.369    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.919 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.919    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.582ns  (logic 5.043ns (43.547%)  route 6.538ns (56.453%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[3]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[3]/Q
                         net (fo=8, routed)           1.298     2.060    tu4/display_time[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.152     2.212 f  tu4/inv_leds_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.034     3.246    tu4/u2/u4/o__20[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     3.572 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     4.238    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.362 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.776     5.138    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.262 r  tu4/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764     8.026    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.582 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.582    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 5.065ns (43.863%)  route 6.482ns (56.137%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[3]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[3]/Q
                         net (fo=8, routed)           1.298     2.060    tu4/display_time[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.152     2.212 r  tu4/inv_leds_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.036     3.248    tu4/u2/u4/o__20[0]
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.326     3.574 r  tu4/inv_leds_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.583     4.157    tu4/inv_leds_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     4.281 r  tu4/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     5.121    tu4/inv_leds_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.245 r  tu4/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.726     7.970    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.547 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.547    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 5.051ns (43.834%)  route 6.472ns (56.166%))
  Logic Levels:           6  (LDCE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[2]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[2]/Q
                         net (fo=6, routed)           1.289     2.051    tu4/display_time[2]
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.153     2.204 r  tu4/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=5, routed)           0.656     2.860    tu4/u2/u4/o__20[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.327     3.187 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     4.003    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     4.127 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.204     5.330    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.454 r  tu4/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.507     7.962    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.522 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.522    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.235ns  (logic 4.983ns (44.353%)  route 6.252ns (55.647%))
  Logic Levels:           6  (LDCE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[2]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[2]/Q
                         net (fo=6, routed)           1.289     2.051    tu4/display_time[2]
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.153     2.204 r  tu4/inv_leds_OBUF[6]_inst_i_9/O
                         net (fo=5, routed)           0.656     2.860    tu4/u2/u4/o__20[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.327     3.187 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     4.003    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     4.127 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.209     5.336    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124     5.460 r  tu4/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.282     7.742    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.235 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.235    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.999ns  (logic 5.022ns (45.653%)  route 5.978ns (54.347%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[3]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[3]/Q
                         net (fo=8, routed)           1.298     2.060    tu4/display_time[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.152     2.212 f  tu4/inv_leds_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.034     3.246    tu4/u2/u4/o__20[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     3.572 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     4.238    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.362 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.038     5.400    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124     5.524 r  tu4/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942     7.466    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.999 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.999    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/display_time_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 5.025ns (46.622%)  route 5.754ns (53.378%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          LDCE                         0.000     0.000 r  tu4/display_time_reg[3]/G
    SLICE_X4Y83          LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  tu4/display_time_reg[3]/Q
                         net (fo=8, routed)           1.298     2.060    tu4/display_time[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I1_O)        0.152     2.212 f  tu4/inv_leds_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           1.034     3.246    tu4/u2/u4/o__20[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     3.572 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     4.238    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.362 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.839     5.201    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     5.325 r  tu4/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917     7.242    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.779 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.779    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu2/led_g_reg/G
                            (positive level-sensitive latch)
  Destination:            led2_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 4.166ns (66.577%)  route 2.092ns (33.423%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  tu2/led_g_reg/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  tu2/led_g_reg/Q
                         net (fo=1, routed)           2.092     2.717    led2_g_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     6.258 r  led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     6.258    led2_g
    R11                                                               r  led2_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu1/led_r_reg/G
                            (positive level-sensitive latch)
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 4.148ns (68.917%)  route 1.871ns (31.083%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          LDCE                         0.000     0.000 r  tu1/led_r_reg/G
    SLICE_X2Y82          LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  tu1/led_r_reg/Q
                         net (fo=1, routed)           1.871     2.502    led1_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     6.019 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     6.019    led1_r
    N15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu2/led_r_reg/G
                            (positive level-sensitive latch)
  Destination:            led2_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.086ns (68.048%)  route 1.918ns (31.952%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  tu2/led_r_reg/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  tu2/led_r_reg/Q
                         net (fo=1, routed)           1.918     2.480    led2_r_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     6.004 r  led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     6.004    led2_r
    N16                                                               r  led2_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tu4/color_light_1_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            tu1/led_g_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.206ns (67.717%)  route 0.098ns (32.283%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE                         0.000     0.000 r  tu4/color_light_1_reg[0]/L7/G
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tu4/color_light_1_reg[0]/L7/Q
                         net (fo=3, routed)           0.098     0.256    tu4/Q[0]
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.048     0.304 r  tu4/led_g_reg_i_1/O
                         net (fo=1, routed)           0.000     0.304    tu1/led1_g
    SLICE_X6Y82          LDCE                                         r  tu1/led_g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/color_light_2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tu2/led_r_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.158ns (44.374%)  route 0.198ns (55.626%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  tu4/color_light_2_reg[1]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  tu4/color_light_2_reg[1]/Q
                         net (fo=5, routed)           0.198     0.356    tu2/Q[1]
    SLICE_X5Y84          LDCE                                         f  tu2/led_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/color_light_2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tu2/led_g_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.203ns (56.650%)  route 0.155ns (43.350%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  tu4/color_light_2_reg[1]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tu4/color_light_2_reg[1]/Q
                         net (fo=5, routed)           0.155     0.313    tu4/countdown_reg[5][1]
    SLICE_X6Y85          LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  tu4/led_g_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    tu2/led2_g
    SLICE_X6Y85          LDCE                                         r  tu2/led_g_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/color_light_1_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            tu1/led_g_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.203ns (42.743%)  route 0.272ns (57.257%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE                         0.000     0.000 r  tu4/color_light_1_reg[0]/L7/G
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  tu4/color_light_1_reg[0]/L7/Q
                         net (fo=3, routed)           0.098     0.256    tu4/Q[0]
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.045     0.301 f  tu4/led_g_reg_i_2/O
                         net (fo=1, routed)           0.174     0.475    tu1/led1_g_0
    SLICE_X6Y82          LDCE                                         f  tu1/led_g_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/color_light_1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tu1/led_r_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.220ns (45.286%)  route 0.266ns (54.714%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          LDCE                         0.000     0.000 r  tu4/color_light_1_reg[1]/G
    SLICE_X7Y83          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  tu4/color_light_1_reg[1]/Q
                         net (fo=5, routed)           0.266     0.486    tu1/Q[1]
    SLICE_X2Y82          LDCE                                         f  tu1/led_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu4/color_light_2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tu2/led_g_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.206ns (37.867%)  route 0.338ns (62.133%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  tu4/color_light_2_reg[1]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  tu4/color_light_2_reg[1]/Q
                         net (fo=5, routed)           0.155     0.313    tu4/countdown_reg[5][1]
    SLICE_X6Y85          LUT2 (Prop_lut2_I1_O)        0.048     0.361 f  tu4/led_g_reg_i_2__0/O
                         net (fo=1, routed)           0.183     0.544    tu2/led2_g_0
    SLICE_X6Y85          LDCE                                         f  tu2/led_g_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu1/led_g_reg/G
                            (positive level-sensitive latch)
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.400ns (78.617%)  route 0.381ns (21.383%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          LDCE                         0.000     0.000 r  tu1/led_g_reg/G
    SLICE_X6Y82          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tu1/led_g_reg/Q
                         net (fo=1, routed)           0.381     0.559    led1_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     1.781 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.781    led1_g
    M16                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu2/led_r_reg/G
                            (positive level-sensitive latch)
  Destination:            led2_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.388ns (76.240%)  route 0.432ns (23.760%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          LDCE                         0.000     0.000 r  tu2/led_r_reg/G
    SLICE_X5Y84          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  tu2/led_r_reg/Q
                         net (fo=1, routed)           0.432     0.595    led2_r_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.225     1.820 r  led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.820    led2_r
    N16                                                               r  led2_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu1/led_r_reg/G
                            (positive level-sensitive latch)
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.399ns (76.831%)  route 0.422ns (23.169%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          LDCE                         0.000     0.000 r  tu1/led_r_reg/G
    SLICE_X2Y82          LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  tu1/led_r_reg/Q
                         net (fo=1, routed)           0.422     0.603    led1_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     1.821 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.821    led1_r
    N15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu2/led_g_reg/G
                            (positive level-sensitive latch)
  Destination:            led2_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.420ns (73.669%)  route 0.508ns (26.331%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  tu2/led_g_reg/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  tu2/led_g_reg/Q
                         net (fo=1, routed)           0.508     0.686    led2_g_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     1.927 r  led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.927    led2_g
    R11                                                               r  led2_g (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 4.326ns (41.370%)  route 6.130ns (58.630%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.416     7.190    u3/sel0[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.148     7.338 r  u3/enb_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.715    12.053    enb_leds_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    15.774 r  enb_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.774    enb_leds[6]
    K2                                                                r  enb_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.217ns  (logic 4.383ns (42.903%)  route 5.834ns (57.097%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.251     7.025    tu4/sel0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.149 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     7.965    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.089 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.003     9.092    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.216 r  tu4/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.764    11.980    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.536 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.536    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 4.389ns (43.172%)  route 5.777ns (56.828%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.251     7.025    tu4/sel0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.149 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     7.965    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.089 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.204     9.292    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.416 r  tu4/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.507    11.924    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.484 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.484    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.378ns (43.600%)  route 5.664ns (56.400%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[14]/Q
                         net (fo=16, routed)          1.115     6.890    tu4/sel0[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124     7.014 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.679    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.803 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.046     8.850    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.974 r  tu4/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.837    11.810    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.361 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.361    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 4.405ns (44.114%)  route 5.580ns (55.886%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.251     7.025    tu4/sel0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.149 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     7.965    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.089 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.789     8.877    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.001 r  tu4/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.726    11.727    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.304 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.304    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.321ns (43.743%)  route 5.557ns (56.257%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.251     7.025    tu4/sel0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.149 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     7.965    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.089 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.209     9.298    tu4/inv_leds[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.422 r  tu4/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.282    11.704    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.197 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.197    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.212ns  (logic 4.365ns (47.389%)  route 4.846ns (52.611%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[15]/Q
                         net (fo=21, routed)          1.251     7.025    tu4/sel0[1]
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.149 r  tu4/inv_leds_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.815     7.965    u3/inv_leds_OBUF[0]_inst_i_1_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.089 r  u3/inv_leds_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.864     8.952    tu4/inv_leds[6]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     9.076 r  tu4/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917    10.993    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.530 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.530    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.362ns (47.812%)  route 4.761ns (52.188%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[14]/Q
                         net (fo=16, routed)          1.115     6.890    tu4/sel0[0]
    SLICE_X5Y84          LUT5 (Prop_lut5_I3_O)        0.124     7.014 r  tu4/inv_leds_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.665     7.679    tu4/inv_leds_OBUF[6]_inst_i_16_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124     7.803 r  tu4/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.038     8.842    tu4/inv_leds_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.966 r  tu4/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942    10.907    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.441 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.441    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.132ns (49.786%)  route 4.168ns (50.214%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[14]/Q
                         net (fo=16, routed)          2.120     7.895    u3/sel0[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     8.019 r  u3/enb_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.048    10.066    enb_leds_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.618 r  enb_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.618    enb_leds[3]
    J14                                                               r  enb_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.277ns  (logic 4.344ns (52.479%)  route 3.933ns (47.521%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.716     5.319    u3/CLK
    SLICE_X1Y82          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  u3/cntbig_reg[14]/Q
                         net (fo=16, routed)          2.120     7.895    u3/sel0[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.150     8.045 r  u3/enb_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     9.858    enb_leds_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.596 r  enb_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.596    enb_leds[1]
    J18                                                               r  enb_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tu3/countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    tu3/CLK
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tu3/countdown_reg[0]/Q
                         net (fo=9, routed)           0.128     1.786    tu4/inv_leds_OBUF[6]_inst_i_7_0[0]
    SLICE_X5Y83          LDCE                                         r  tu4/display_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.141ns (38.545%)  route 0.225ns (61.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    tu3/CLK
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tu3/countdown_reg[1]/Q
                         net (fo=13, routed)          0.225     1.882    tu4/inv_leds_OBUF[6]_inst_i_7_0[1]
    SLICE_X5Y83          LDCE                                         r  tu4/display_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/color_light_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.210ns (45.976%)  route 0.247ns (54.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[2]/Q
                         net (fo=20, routed)          0.247     1.929    tu3/countdown[2]
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.046     1.975 r  tu3/color_light_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.975    tu4/D[1]
    SLICE_X4Y84          LDCE                                         r  tu4/color_light_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.209ns (39.472%)  route 0.320ns (60.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[2]/Q
                         net (fo=20, routed)          0.220     1.902    tu3/countdown[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  tu3/display_time_reg[4]_i_1/O
                         net (fo=1, routed)           0.101     2.048    tu4/inv_leds_OBUF[6]_inst_i_7_0[4]
    SLICE_X5Y83          LDCE                                         r  tu4/display_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.212ns (39.504%)  route 0.325ns (60.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[2]/Q
                         net (fo=20, routed)          0.220     1.902    tu3/countdown[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.048     1.950 r  tu3/display_time_reg[6]_i_1/O
                         net (fo=1, routed)           0.105     2.055    tu4/inv_leds_OBUF[6]_inst_i_7_0[6]
    SLICE_X5Y83          LDCE                                         r  tu4/display_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.209ns (34.711%)  route 0.393ns (65.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  tu3/countdown_reg[5]/Q
                         net (fo=19, routed)          0.244     1.927    tu3/countdown[5]
    SLICE_X4Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.972 r  tu3/display_time_reg[2]_i_1/O
                         net (fo=1, routed)           0.149     2.120    tu4/inv_leds_OBUF[6]_inst_i_7_0[2]
    SLICE_X4Y83          LDCE                                         r  tu4/display_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/color_light_2_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.239%)  route 0.420ns (66.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[2]/Q
                         net (fo=20, routed)          0.244     1.927    tu3/countdown[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.972 f  tu3/color_light_2_reg[0]_i_3/O
                         net (fo=1, routed)           0.175     2.147    tu4/led_g_0[0]
    SLICE_X6Y83          LDCE                                         f  tu4/color_light_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/color_light_2_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.207ns (32.374%)  route 0.432ns (67.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[5]/Q
                         net (fo=19, routed)          0.244     1.927    tu3/countdown[5]
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.043     1.970 f  tu3/color_light_2_reg[1]_i_3/O
                         net (fo=1, routed)           0.188     2.158    tu4/led_g_0[1]
    SLICE_X4Y84          LDCE                                         f  tu4/color_light_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/color_light_1_reg[0]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.231ns (35.645%)  route 0.417ns (64.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    tu3/CLK
    SLICE_X5Y82          FDRE                                         r  tu3/countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tu3/countdown_reg[3]/Q
                         net (fo=22, routed)          0.249     1.906    tu3/countdown[3]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.951 f  tu3/color_light_1_reg[0]_i_1/O
                         net (fo=2, routed)           0.168     2.119    tu4/color_light_1_reg[0]/CLR
    SLICE_X7Y82          LUT3 (Prop_lut3_I1_O)        0.045     2.164 r  tu4/color_light_1_reg[0]/L3_1/O
                         net (fo=1, routed)           0.000     2.164    tu4/color_light_1_reg[0]/D0
    SLICE_X7Y82          LDCE                                         r  tu4/color_light_1_reg[0]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tu3/countdown_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tu4/display_time_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.210ns (29.126%)  route 0.511ns (70.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.599     1.518    tu3/CLK
    SLICE_X6Y84          FDRE                                         r  tu3/countdown_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  tu3/countdown_reg[5]/Q
                         net (fo=19, routed)          0.306     1.989    tu3/countdown[5]
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.046     2.035 r  tu3/display_time_reg[5]_i_1/O
                         net (fo=1, routed)           0.205     2.239    tu4/inv_leds_OBUF[6]_inst_i_7_0[5]
    SLICE_X4Y83          LDCE                                         r  tu4/display_time_reg[5]/D
  -------------------------------------------------------------------    -------------------





