Release 12.2 - xst M.63c (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: LEDs.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LEDs.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LEDs"
Output Format                      : NGC
Target Device                      : xc5vlx110t-3-ff1136

---- Source Options
Top Module Name                    : LEDs
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../transmitter.v" in library work
Compiling verilog file "../receiver.v" in library work
Module <transmitter> compiled
Compiling verilog file "../down_count_16.v" in library work
Module <receiver> compiled
Compiling verilog file "../divisor.v" in library work
Module <downcounter_16> compiled
Compiling verilog file "../spart.v" in library work
Module <divisor_buf> compiled
Compiling verilog file "../driver.v" in library work
Module <spart> compiled
Compiling verilog file "LEDs.v" in library work
Module <driver> compiled
Module <LEDs> compiled
No errors in compilation
Analysis of file <"LEDs.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <LEDs> in library <work>.

Analyzing hierarchy for module <spart> in library <work>.

Analyzing hierarchy for module <driver> in library <work>.

Analyzing hierarchy for module <divisor_buf> in library <work>.

Analyzing hierarchy for module <downcounter_16> in library <work>.

Analyzing hierarchy for module <transmitter> in library <work>.

Analyzing hierarchy for module <receiver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LEDs>.
Module <LEDs> is correct for synthesis.
 
Analyzing module <spart> in library <work>.
Module <spart> is correct for synthesis.
 
Analyzing module <divisor_buf> in library <work>.
Module <divisor_buf> is correct for synthesis.
 
Analyzing module <downcounter_16> in library <work>.
Module <downcounter_16> is correct for synthesis.
 
Analyzing module <transmitter> in library <work>.
Module <transmitter> is correct for synthesis.
 
Analyzing module <receiver> in library <work>.
Module <receiver> is correct for synthesis.
 
Analyzing module <driver> in library <work>.
Module <driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <transmitter> has a constant value of 1001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <driver> has a constant value of 00000111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <flag> in unit <driver> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <driver>.
    Related source file is "../driver.v".
WARNING:Xst:646 - Signal <i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <iorw>.
    Found 1-bit register for signal <iocs>.
    Found 2-bit register for signal <ioaddr>.
    Found 8-bit tristate buffer for signal <databus>.
    Found 1-bit register for signal <baud_done>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <have_data>.
    Found 8-bit register for signal <internal_data>.
    Found 1-bit register for signal <ready_for_data>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <driver> synthesized.


Synthesizing Unit <divisor_buf>.
    Related source file is "../divisor.v".
    Found 16-bit register for signal <div_buf>.
    Found 1-bit register for signal <buf_rdy>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <divisor_buf> synthesized.


Synthesizing Unit <downcounter_16>.
    Related source file is "../down_count_16.v".
    Found 1-bit register for signal <t_enable>.
    Found 1-bit register for signal <r_enable>.
    Found 5-bit up counter for signal <count>.
    Found 1-bit register for signal <rdy>.
    Found 16-bit register for signal <shift_reg>.
    Found 16-bit subtractor for signal <shift_reg$addsub0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <downcounter_16> synthesized.


Synthesizing Unit <transmitter>.
    Related source file is "../transmitter.v".
    Found 1-bit register for signal <t_busy>.
    Found 4-bit down counter for signal <t_count>.
    Found 10-bit register for signal <t_shift_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <transmitter> synthesized.


Synthesizing Unit <receiver>.
    Related source file is "../receiver.v".
    Found 1-bit register for signal <rda>.
    Found 8-bit register for signal <data>.
    Found 4-bit up counter for signal <bitcnt>.
    Found 4-bit comparator greatequal for signal <data_7$cmp_ge0000> created at line 81.
    Found 5-bit comparator greater for signal <data_7$cmp_gt0000> created at line 82.
    Found 5-bit comparator lessequal for signal <data_7$cmp_le0000> created at line 82.
    Found 1-bit register for signal <misery>.
    Found 1-bit register for signal <receive_sig>.
    Found 1-bit register for signal <resynch>.
    Found 5-bit register for signal <samplescnt>.
    Found 5-bit adder for signal <samplescnt$addsub0000>.
    Found 5-bit comparator greatequal for signal <samplescnt$cmp_ge0000> created at line 44.
    Found 5-bit comparator less for signal <samplescnt$cmp_lt0000> created at line 44.
    Found 1-bit register for signal <start>.
    Found 5-bit register for signal <zcnt>.
    Found 5-bit adder for signal <zcnt$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <receiver> synthesized.


Synthesizing Unit <spart>.
    Related source file is "../spart.v".
WARNING:Xst:646 - Signal <rec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <databus>.
    Summary:
	inferred   8 Tristate(s).
Unit <spart> synthesized.


Synthesizing Unit <LEDs>.
    Related source file is "LEDs.v".
WARNING:Xst:1780 - Signal <top_spart_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <top_driver_led> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_spart> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <LEDs_8Bit>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LEDs> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit subtractor                                     : 1
 5-bit adder                                           : 2
# Counters                                             : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 56
 1-bit register                                        : 49
 16-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 5
 4-bit comparator greatequal                           : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <LEDs_8Bit_1> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_3> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_5> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_7> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit subtractor                                     : 1
 5-bit adder                                           : 2
# Counters                                             : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 101
 Flip-Flops                                            : 101
# Comparators                                          : 5
 4-bit comparator greatequal                           : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <LEDs_8Bit_1> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_3> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_5> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <LEDs_8Bit_7> (without init value) has a constant value of 1 in block <LEDs>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <LEDs_8Bit_0> in Unit <LEDs> is equivalent to the following 3 FFs/Latches, which will be removed : <LEDs_8Bit_2> <LEDs_8Bit_4> <LEDs_8Bit_6> 
WARNING:Xst:2042 - Unit spart: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit driver: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.

Optimizing unit <LEDs> ...

Optimizing unit <divisor_buf> ...

Optimizing unit <downcounter_16> ...

Optimizing unit <transmitter> ...

Optimizing unit <receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LEDs, actual ratio is 0.
FlipFlop LEDs_8Bit_0 has been replicated 3 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <LEDs> :
	Found 2-bit shift register for signal <spart0/receiver/receive_sig>.
Unit <LEDs> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LEDs.ngr
Top Level Output File Name         : LEDs
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 198
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 1
#      LUT2                        : 11
#      LUT3                        : 15
#      LUT4                        : 55
#      LUT5                        : 12
#      LUT6                        : 52
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 109
#      FD                          : 22
#      FDE                         : 1
#      FDP                         : 4
#      FDR                         : 28
#      FDRE                        : 42
#      FDRSE                       : 2
#      FDSE                        : 10
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-3 


Slice Logic Utilization: 
 Number of Slice Registers:             105  out of  69120     0%  
 Number of Slice LUTs:                  166  out of  69120     0%  
    Number used as Logic:               165  out of  69120     0%  
    Number used as Memory:                1  out of  17920     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    175
   Number with an unused Flip Flop:      70  out of    175    40%  
   Number with an unused LUT:             9  out of    175     5%  
   Number of fully used LUT-FF pairs:    96  out of    175    54%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    640     2%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 110   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.811ns (Maximum Frequency: 355.783MHz)
   Minimum input arrival time before clock: 2.447ns
   Maximum output required time after clock: 2.775ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.811ns (frequency: 355.783MHz)
  Total number of paths / destination ports: 1751 / 182
-------------------------------------------------------------------------
Delay:               2.811ns (Levels of Logic = 3)
  Source:            spart0/baud_count/shift_reg_4 (FF)
  Destination:       spart0/baud_count/t_enable (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: spart0/baud_count/shift_reg_4 to spart0/baud_count/t_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.396   0.854  spart0/baud_count/shift_reg_4 (spart0/baud_count/shift_reg_4)
     LUT6:I0->O            2   0.086   0.440  spart0/baud_count/shift_reg_cmp_eq0000108_SW0 (N26)
     LUT6:I4->O           23   0.086   0.443  spart0/baud_count/shift_reg_cmp_eq0000108 (spart0/baud_count/shift_reg_cmp_eq0000)
     LUT6:I5->O            1   0.086   0.235  spart0/baud_count/t_enable_not0001 (spart0/baud_count/t_enable_not0001)
     FDRE:CE                   0.185          spart0/baud_count/t_enable
    ----------------------------------------
    Total                      2.811ns (0.839ns logic, 1.972ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 121 / 115
-------------------------------------------------------------------------
Offset:              2.447ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       spart0/receiver/bitcnt_3 (FF)
  Destination Clock: clk rising

  Data Path: RST to spart0/receiver/bitcnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   0.694   0.945  RST_IBUF (RST_IBUF)
     LUT6:I0->O            6   0.086   0.254  spart0/receiver/rda_or00001 (spart0/receiver/rda_or0000)
     FDRE:R                    0.468          spart0/receiver/rda
    ----------------------------------------
    Total                      2.447ns (1.248ns logic, 1.199ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.775ns (Levels of Logic = 1)
  Source:            spart0/trans/t_shift_reg_0 (FF)
  Destination:       txd (PAD)
  Source Clock:      clk rising

  Data Path: spart0/trans/t_shift_reg_0 to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.396   0.235  spart0/trans/t_shift_reg_0 (spart0/trans/t_shift_reg_0)
     OBUF:I->O                 2.144          txd_OBUF (txd)
    ----------------------------------------
    Total                      2.775ns (2.540ns logic, 0.235ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.21 secs
 
--> 

Total memory usage is 282316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    5 (   0 filtered)

