

module FIFO_Control #(
							 parameter depth = 4
							 )(
								input logic clk, reset,
								input logic read, write,
							  output logic wr_en,
							  output logic empty, full,
							  output logic [depth-1:0] readAddr, writeAddr
							  );
	
	/* 	Define_Variables_Here		*/
	
	
	
	/*		Combinational_Logic_Here	*/

	
	
	/*		Sequential_Logic_Here		*/	
	always_ff @(posedge clk) begin
		if(reset) begin
			 readAddr <= '0;
			writeAddr <= '0;
				 empty <= 1'b1;
				  full <= 1'b0;
		end else begin
		
		end
	end

endmodule 