/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [29:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [9:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_38z;
  wire [20:0] celloutsig_0_3z;
  reg [33:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [14:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z[1] ? celloutsig_0_3z[9] : in_data[5]);
  assign celloutsig_0_63z = !(celloutsig_0_22z ? celloutsig_0_11z[1] : celloutsig_0_60z);
  assign celloutsig_1_3z = !(celloutsig_1_1z[2] ? in_data[128] : in_data[186]);
  assign celloutsig_0_20z = !(celloutsig_0_13z ? celloutsig_0_9z[1] : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_0z[0] ? celloutsig_0_11z[2] : celloutsig_0_21z);
  assign celloutsig_0_23z = !(celloutsig_0_4z ? celloutsig_0_13z : celloutsig_0_20z);
  assign celloutsig_0_27z = !(celloutsig_0_25z[27] ? celloutsig_0_6z : celloutsig_0_15z);
  assign celloutsig_1_8z = in_data[164] | celloutsig_1_7z[3];
  assign celloutsig_0_14z = celloutsig_0_3z[18] | celloutsig_0_2z[3];
  assign celloutsig_0_0z = in_data[26:16] + in_data[95:85];
  assign celloutsig_0_42z = { celloutsig_0_35z[9:2], celloutsig_0_17z } + celloutsig_0_41z[14:6];
  assign celloutsig_1_0z = in_data[148:137] + in_data[131:120];
  assign celloutsig_1_1z = celloutsig_1_0z[8:1] + in_data[143:136];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z } + { in_data[60:57], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[57:54] + celloutsig_0_0z[6:3];
  assign celloutsig_0_19z = { celloutsig_0_0z[10], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_17z } + { celloutsig_0_12z[2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_9z = celloutsig_1_0z[10:7] / { 1'h1, celloutsig_1_7z[4:3], celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[33], celloutsig_0_1z } / { 1'h1, in_data[28:25] };
  assign celloutsig_0_25z = { celloutsig_0_3z[11:2], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_8z } / { 1'h1, celloutsig_0_24z[8:2], celloutsig_0_6z, celloutsig_0_24z[0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_24z[5:3], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_23z } <= { celloutsig_0_19z[12:9], celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_52z = { celloutsig_0_44z[3:1], celloutsig_0_6z, celloutsig_0_20z } <= { celloutsig_0_42z[8:6], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_8z = in_data[85:73] <= { celloutsig_0_2z[3:2], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z } <= celloutsig_0_19z[7:1];
  assign celloutsig_0_26z = celloutsig_0_3z[15:10] <= { celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_9z[1], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_60z = celloutsig_0_52z & ~(celloutsig_0_30z);
  assign celloutsig_0_6z = celloutsig_0_3z[19] & ~(celloutsig_0_3z[13]);
  assign celloutsig_1_5z = celloutsig_1_4z[7] & ~(celloutsig_1_2z[6]);
  assign celloutsig_1_15z = celloutsig_1_7z[8] & ~(in_data[115]);
  assign celloutsig_0_10z = celloutsig_0_0z[6] & ~(celloutsig_0_4z);
  assign celloutsig_0_13z = celloutsig_0_9z[0] & ~(celloutsig_0_10z);
  assign celloutsig_0_15z = celloutsig_0_1z[3] & ~(celloutsig_0_12z[4]);
  assign celloutsig_0_17z = celloutsig_0_14z & ~(celloutsig_0_4z);
  assign celloutsig_0_18z = celloutsig_0_4z & ~(celloutsig_0_12z[4]);
  assign celloutsig_1_10z = celloutsig_1_4z[3] ? celloutsig_1_6z[16:11] : celloutsig_1_1z[6:1];
  assign celloutsig_1_18z = celloutsig_1_15z ? { celloutsig_1_10z[5:2], celloutsig_1_9z } : { celloutsig_1_7z[9:3], celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_10z[4] ? celloutsig_1_4z[8:1] : celloutsig_1_1z;
  assign { celloutsig_0_24z[9:2], celloutsig_0_24z[0] } = celloutsig_0_8z ? { celloutsig_0_1z[2:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_17z } : { celloutsig_0_16z[13:6], celloutsig_0_20z };
  assign celloutsig_0_3z = { celloutsig_0_0z[10:1], celloutsig_0_0z } >>> { celloutsig_0_0z[9:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_3z[2:1], celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_30z } >>> { celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_1_4z = celloutsig_1_2z[8:0] >>> { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_38z = { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_31z } - celloutsig_0_25z[28:18];
  assign celloutsig_0_5z = { celloutsig_0_3z[19:15], celloutsig_0_4z } - { celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_62z = { celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_26z } - celloutsig_0_16z[10:8];
  assign celloutsig_1_2z = { celloutsig_1_1z[6:4], celloutsig_1_1z } - celloutsig_1_0z[10:0];
  assign celloutsig_1_6z = { celloutsig_1_2z[10:1], celloutsig_1_4z } - { in_data[132:125], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[127:125], celloutsig_1_1z } - { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[5:4], celloutsig_0_4z } - { celloutsig_0_2z[1:0], celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[79:75], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_9z } - { celloutsig_0_3z[18:2], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_35z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_0z[9:1], celloutsig_0_30z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_41z = 34'h000000000;
    else if (clkin_data[0]) celloutsig_0_41z = { celloutsig_0_0z[8:0], celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_11z = { celloutsig_0_1z[2:1], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_24z[1] = celloutsig_0_6z;
  assign { out_data[135:128], out_data[103:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
