Loading plugins phase: Elapsed time ==> 0s.283ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -d CY8C4125AXI-483 -s E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.637ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UART_Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 UART_Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  UART_Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 UART_Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  UART_Bootloader.v
Program  :   vlogfe
Options  :    -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 -verilog UART_Bootloader.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 14 19:09:57 2015


======================================================================
Compiling:  UART_Bootloader.v
Program  :   vpp
Options  :    -yv2 -q10 UART_Bootloader.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 14 19:09:57 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UART_Bootloader.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  UART_Bootloader.v
Program  :   tovif
Options  :    -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 -verilog UART_Bootloader.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 14 19:09:57 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\codegentemp\UART_Bootloader.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\codegentemp\UART_Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  UART_Bootloader.v
Program  :   topld
Options  :    -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 -verilog UART_Bootloader.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 14 19:09:57 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\codegentemp\UART_Bootloader.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\codegentemp\UART_Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_0:Net_452\
	\UART_0:Net_682\
	\UART_0:uncfg_rx_irq\
	\UART_0:Net_754\
	\UART_0:Net_767\
	\UART_0:Net_547\
	\UART_0:Net_891\
	\UART_0:Net_474\
	\UART_0:Net_899\


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_0:Net_676\ to \UART_0:Net_459\
Aliasing \UART_0:Net_245\ to \UART_0:Net_459\
Aliasing \UART_0:Net_416\ to \UART_0:Net_459\
Aliasing zero to \UART_0:Net_459\
Aliasing one to \UART_0:tmpOE__tx_net_0\
Aliasing \UART_0:tmpOE__rx_net_0\ to \UART_0:tmpOE__tx_net_0\
Aliasing \UART_0:Net_747\ to \UART_0:Net_459\
Aliasing tmpOE__FMQ_net_0 to \UART_0:tmpOE__tx_net_0\
Aliasing \PWM:Net_75\ to \UART_0:Net_459\
Aliasing \PWM:Net_69\ to \UART_0:tmpOE__tx_net_0\
Aliasing \PWM:Net_66\ to \UART_0:Net_459\
Aliasing \PWM:Net_82\ to \UART_0:Net_459\
Aliasing \PWM:Net_72\ to \UART_0:Net_459\
Removing Lhs of wire \UART_0:Net_652\[3] = \UART_0:Net_459\[2]
Removing Lhs of wire \UART_0:Net_676\[5] = \UART_0:Net_459\[2]
Removing Lhs of wire \UART_0:Net_245\[6] = \UART_0:Net_459\[2]
Removing Lhs of wire \UART_0:Net_416\[7] = \UART_0:Net_459\[2]
Removing Rhs of wire \UART_0:Net_654\[8] = \UART_0:Net_379\[9]
Removing Lhs of wire \UART_0:SCBclock\[12] = \UART_0:Net_847\[1]
Removing Lhs of wire \UART_0:Net_653\[13] = \UART_0:Net_459\[2]
Removing Lhs of wire \UART_0:Net_909\[14] = \UART_0:Net_459\[2]
Removing Lhs of wire \UART_0:Net_663\[15] = \UART_0:Net_459\[2]
Removing Rhs of wire zero[22] = \UART_0:Net_459\[2]
Removing Rhs of wire one[23] = \UART_0:tmpOE__tx_net_0\[17]
Removing Lhs of wire \UART_0:tmpOE__rx_net_0\[30] = one[23]
Removing Lhs of wire \UART_0:Net_739\[34] = zero[22]
Removing Lhs of wire \UART_0:Net_747\[35] = zero[22]
Removing Lhs of wire tmpOE__FMQ_net_0[59] = one[23]
Removing Lhs of wire \PWM:Net_81\[68] = Net_30[66]
Removing Lhs of wire \PWM:Net_75\[69] = zero[22]
Removing Lhs of wire \PWM:Net_69\[70] = one[23]
Removing Lhs of wire \PWM:Net_66\[71] = zero[22]
Removing Lhs of wire \PWM:Net_82\[72] = zero[22]
Removing Lhs of wire \PWM:Net_72\[73] = zero[22]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 7.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -dcpsoc3 UART_Bootloader.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.110ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Thursday, 14 May 2015 19:09:58
Options: -yv2 -q10 -yga -o2 -v7 -.fftcfgtype=LE -ya -.fftprj=E:\code\newboardwifi\newboard_0514_boot\UART_Bootloader.cydsn\UART_Bootloader.cyprj -d CY8C4125AXI-483 UART_Bootloader.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'PWM_CLK'. Signal=Net_30_ff8
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_0_SCBCLK'. Signal=\UART_0:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = FMQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, TCPWM_P
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FMQ(0)__PA ,
            input => Net_28 ,
            pad => FMQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_0:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_0:rx(0)\__PA ,
            fb => \UART_0:Net_654\ ,
            pad => \UART_0:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_0:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_0:tx(0)\__PA ,
            input => \UART_0:Net_656\ ,
            pad => \UART_0:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_0:SCB_IRQ\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :    5 :   31 :   36 :  13.89%
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    1 :    3 :    4 :  25.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.527ms
Tech mapping phase: Elapsed time ==> 0s.567ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0152517s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0018243 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 10, final cost is 10 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\UART_0:SCB_IRQ\
        PORT MAP (
            interrupt => Net_15 );
        Properties:
        {
            int_type = "10"
        }
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = FMQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, TCPWM_P
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FMQ(0)__PA ,
        input => Net_28 ,
        pad => FMQ(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_0:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_0:rx(0)\__PA ,
        fb => \UART_0:Net_654\ ,
        pad => \UART_0:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_0:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_0:tx(0)\__PA ,
        input => \UART_0:Net_656\ ,
        pad => \UART_0:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_8 => Net_30_ff8 ,
            ff_div_2 => \UART_0:Net_847_ff2\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART_0:SCB\
        PORT MAP (
            clock => \UART_0:Net_847_ff2\ ,
            interrupt => Net_15 ,
            rx => \UART_0:Net_654\ ,
            tx => \UART_0:Net_656\ ,
            rts => \UART_0:Net_751\ ,
            mosi_m => \UART_0:Net_660\ ,
            select_m_3 => \UART_0:ss_3\ ,
            select_m_2 => \UART_0:ss_2\ ,
            select_m_1 => \UART_0:ss_1\ ,
            select_m_0 => \UART_0:ss_0\ ,
            sclk_m => \UART_0:Net_687\ ,
            miso_s => \UART_0:Net_703\ ,
            tx_req => \UART_0:Net_823\ ,
            rx_req => \UART_0:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_30_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_26 ,
            tr_overflow => Net_25 ,
            tr_compare_match => Net_27 ,
            line_out => Net_28 ,
            line_out_compl => Net_29 ,
            interrupt => Net_24 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+---------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |         FMQ(0) | In(Net_28)
-----+-----+-------+-----------+------------------+----------------+---------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART_0:rx(0)\ | FB(\UART_0:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART_0:tx(0)\ | In(\UART_0:Net_656\)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 0s.790ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.732ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in UART_Bootloader_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.013ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.070ms
API generation phase: Elapsed time ==> 0s.949ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.007ms
