
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001123                       # Number of seconds simulated
sim_ticks                                  1122554500                       # Number of ticks simulated
final_tick                                 1122554500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46413                       # Simulator instruction rate (inst/s)
host_op_rate                                    77633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108906946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652720                       # Number of bytes of host memory used
host_seconds                                    10.31                       # Real time elapsed on the host
sim_insts                                      478399                       # Number of instructions simulated
sim_ops                                        800197                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2018624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2053760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32090                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           134                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 134                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           31300039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1798241422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1829541461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      31300039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          31300039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7639718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7639718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7639718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          31300039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1798241422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1837181179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       549.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31536.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000105426500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64454                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 105                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32090                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         134                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2053440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2053760                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2086                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1987                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1972                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1946                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1972                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1959                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1969                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1942                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2068                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2089                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2062                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1978                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2017                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1994                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1122412000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32090                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   134                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23651                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8033                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      227                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      170                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2286                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     900.871391                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    754.356705                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    301.683974                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           182      7.96%      7.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           60      2.62%     10.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           30      1.31%     11.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           25      1.09%     12.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      0.48%     13.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      0.22%     13.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      0.52%     14.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          118      5.16%     19.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1843     80.62%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2286                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            2946                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     135.307769                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7582.086300                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        35136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2018304                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 31300039.329938992858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1797956357.575511932373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6385436.074595932849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          549                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31541                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          134                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19419000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    959461750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    861400000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35371.58                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30419.51                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   6428358.21                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     377287000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                978880750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   160425000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11758.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30508.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1829.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1829.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         14.34                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     14.29                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.40                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.73                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     29807                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       98                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.90                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.13                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       34831.55                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.82                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8289540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4394610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                113247540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  584640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             176011440                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               4382400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        133477470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46487520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          83566440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               633749520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             564.560135                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             725081500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4596500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       26780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     311372250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    121055750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      365997250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    292752750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8075340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4280760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                115839360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          63922560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             179495850                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4872480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        131172390                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         47159520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          81667200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               636485460                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             566.997380                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             716271500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5584000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       27040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     305759000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    122805500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      373659000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    287707000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35190                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35190                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               859                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                34808                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     304                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                136                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           34808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31779                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3029                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          679                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      535538                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1971                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           572                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            22                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       65297                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           192                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2245110                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              52043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         486994                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35190                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2132361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1430                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     65149                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   485                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2187017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.373806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.770124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1762084     80.57%     80.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32346      1.48%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   392587     17.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2187017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015674                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.216913                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   144487                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1633639                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    282343                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                125559                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    989                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 813553                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1294                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    989                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   257625                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  153362                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1680                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    294707                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1478654                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 811888                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   691                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    60                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    460                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1375211                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13986                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               21                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              908253                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1606394                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1041639                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4240                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                895598                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12655                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             19                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    307568                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               315781                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2418                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                53                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               66                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     685144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125067                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1027772                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               341                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        12128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2187017                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.469942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.750117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1502146     68.68%     68.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              341970     15.64%     84.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              342901     15.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2187017                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    33      0.12%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.87%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.19%      1.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     25      0.09%      1.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   123      0.43%      1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.43%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27649     97.42%     99.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   128      0.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            125363     12.20%     12.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                363262     35.34%     47.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     47.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 179      0.02%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.04%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  118      0.01%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.01%     47.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 230      0.02%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.02%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              19      0.00%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67235      6.54%     54.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1626      0.16%     54.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          468519     45.59%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            451      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1027772                       # Type of FU issued
system.cpu.iq.rate                           0.457782                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027614                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3329104                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            567556                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       552887                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              942179                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             252678                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       252431                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 459407                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  471383                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1206                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          729                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        220298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    989                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1570                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                126364                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              810211                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               652                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                315781                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2418                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125029                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                126304                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            168                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          915                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1083                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1026138                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                535533                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1634                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537504                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    33559                       # Number of branches executed
system.cpu.iew.exec_stores                       1971                       # Number of stores executed
system.cpu.iew.exec_rate                     0.457055                       # Inst execution rate
system.cpu.iew.wb_sent                         805567                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        805318                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    211843                       # num instructions producing a value
system.cpu.iew.wb_consumers                    251602                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.358699                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.841977                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            9122                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          125008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               979                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2185802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.366089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.728788                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1712453     78.34%     78.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       146501      6.70%     85.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       326848     14.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2185802                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               478399                       # Number of instructions committed
system.cpu.commit.committedOps                 800197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         316264                       # Number of memory references committed
system.cpu.commit.loads                        314575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      33213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     252404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    673365                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  174                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       125100     15.63%     15.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           357536     44.68%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            167      0.02%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.05%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             116      0.01%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.02%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.03%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.02%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           19      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           57      0.01%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           64391      8.05%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1260      0.16%     68.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       250184     31.27%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            800197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                326848                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2668273                       # The number of ROB reads
system.cpu.rob.rob_writes                     1619854                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      478399                       # Number of Instructions Simulated
system.cpu.committedOps                        800197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.692965                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.692965                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.213085                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.213085                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1472387                       # number of integer regfile reads
system.cpu.int_regfile_writes                  392777                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4156                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   251892                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    167510                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256544                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  605647                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.930710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.820575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            267500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.930710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997835                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2565207                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2565207                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       119498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          119498                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1533                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data       121031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           121031                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       121032                       # number of overall hits
system.cpu.dcache.overall_hits::total          121032                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133006                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        62497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62497                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       133162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         133162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       195659                       # number of overall misses
system.cpu.dcache.overall_misses::total        195659                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5482276500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5482276500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18521500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18521500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5500798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5500798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5500798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5500798000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       252504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       252504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316691                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.526748                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.526748                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.092362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.092362                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.523862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.523862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.617823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.617823                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41218.264590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41218.264590                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118727.564103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118727.564103                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41309.067151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41309.067151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28114.208904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28114.208904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1425512                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.198859                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.dcache.writebacks::total               255                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132733                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       132733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132733                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132733                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132733                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16961500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16961500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3784096000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3784096000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3823195000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3823195000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001081                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.100031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.100031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81089.743590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81089.743590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108727.564103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108727.564103                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121091.072000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121091.072000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91139.860140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91139.860140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120685.469870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120685.469870                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31647                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.939205                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.462772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.939205                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            522065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           522065                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        64133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64133                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        64133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64133                       # number of overall hits
system.cpu.icache.overall_hits::total           64133                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1016                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1016                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1016                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1016                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1016                       # number of overall misses
system.cpu.icache.overall_misses::total          1016                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96307000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96307000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     96307000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96307000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96307000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96307000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        65149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65149                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015595                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015595                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94790.354331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94790.354331                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94790.354331                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94790.354331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94790.354331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94790.354331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          389                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          874                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73002000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73002000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73002000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013415                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013415                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013415                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013415                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013415                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013415                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83526.315789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83526.315789                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83526.315789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83526.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83526.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83526.315789                       # average overall mshr miss latency
system.cpu.icache.replacements                    841                       # number of replacements
system.l2bus.snoop_filter.tot_requests          65041                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               64                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               32396                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           389                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             60125                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                156                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               156                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32397                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2588                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        95005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   97593                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2043776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2099648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28026                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              60579                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001056                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.032487                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    60515     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                       64      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                60579                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             33030500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2184995                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79197999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               7.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3712.976445                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  32807                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32090                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.022343                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    49.918092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3663.058353                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.012187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.894301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906488                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1880                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               294554                       # Number of tag accesses
system.l2cache.tags.data_accesses              294554                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          255                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          255                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               22                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          324                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          440                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             324                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             138                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 462                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            324                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            138                       # number of overall hits
system.l2cache.overall_hits::total                462                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          134                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            134                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          550                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        31407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31957                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           550                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         31541                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32091                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          550                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        31541                       # number of overall misses
system.l2cache.overall_misses::total            32091                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16506000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16506000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     68396000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3757758500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3826154500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     68396000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3774264500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3842660500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     68396000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3774264500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3842660500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          255                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          255                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          156                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          874                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31523                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          874                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31679                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32553                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          874                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31679                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32553                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.858974                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.858974                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.629291                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.996320                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.986418                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.629291                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.995644                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.985808                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.629291                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.995644                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.985808                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 123179.104478                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 123179.104478                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 124356.363636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119647.164645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119728.212911                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 124356.363636                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119662.169874                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119742.622542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 124356.363636                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119662.169874                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119742.622542                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            134                       # number of writebacks
system.l2cache.writebacks::total                  134                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          134                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          134                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          550                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        31407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31957                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          550                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        31541                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32091                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        31541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32091                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     13826000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     13826000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     57416000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3129618500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3187034500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     57416000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3143444500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3200860500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     57416000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3143444500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3200860500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.858974                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.858974                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.629291                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.996320                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.986418                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.629291                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.995644                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.985808                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.629291                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.995644                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.985808                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103179.104478                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103179.104478                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 104392.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99647.164645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99728.838752                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 104392.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99662.169874                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99743.245770                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 104392.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99662.169874                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99743.245770                       # average overall mshr miss latency
system.l2cache.replacements                     27994                       # number of replacements
system.l3bus.snoop_filter.tot_requests          60052                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        27971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               32                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               31956                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty           268                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             43400                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                134                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               134                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          31956                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        92142                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2062336                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             15706                       # Total snoops (count)
system.l3bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              47796                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000670                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.025867                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    47764     99.93%     99.93% # Request fanout histogram
system.l3bus.snoop_fanout::1                       32      0.07%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                47796                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             30294000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            80225000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               7.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            11877.589032                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  32224                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                32090                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.004176                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   178.967056                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 11698.621976                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.010923                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.714027                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.724951                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2108                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        14169                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               547674                       # Number of tag accesses
system.l3cache.tags.data_accesses              547674                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks          134                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total          134                       # number of WritebackDirty hits
system.l3cache.ReadExReq_misses::.cpu.data          134                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            134                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          549                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data        31407                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        31956                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           549                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         31541                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             32090                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          549                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        31541                       # number of overall misses
system.l3cache.overall_misses::total            32090                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12620000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12620000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     52475000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data   2846947000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2899422000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     52475000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   2859567000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2912042000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     52475000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   2859567000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2912042000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total          134                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          134                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          549                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data        31407                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        31956                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          549                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        31541                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           32090                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          549                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        31541                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          32090                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94179.104478                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94179.104478                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 95582.877960                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90646.894005                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90731.693579                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 95582.877960                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90661.900384                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90746.089124                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 95582.877960                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90661.900384                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90746.089124                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks            134                       # number of writebacks
system.l3cache.writebacks::total                  134                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          134                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          134                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          549                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data        31407                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        31956                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          549                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        31541                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        32090                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          549                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        31541                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        32090                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      9270000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      9270000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38750000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2061772000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2100522000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     38750000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   2071042000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2109792000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     38750000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   2071042000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2109792000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69179.104478                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69179.104478                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70582.877960                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65646.894005                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 65731.693579                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70582.877960                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65661.900384                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 65746.089124                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70582.877960                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65661.900384                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 65746.089124                       # average overall mshr miss latency
system.l3cache.replacements                     15706                       # number of replacements
system.membus.snoop_filter.tot_requests         47764                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        15683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1122554500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31956                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          134                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15540                       # Transaction distribution
system.membus.trans_dist::ReadExReq               134                       # Transaction distribution
system.membus.trans_dist::ReadExResp              134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31956                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        79854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        79854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      2062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      2062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2062336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32090                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24150000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           88016750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
