{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653118197563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653118197563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 09:29:57 2022 " "Processing started: Sat May 21 09:29:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653118197563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653118197563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF Exercise_7 -c Exercise_7 " "Command: quartus_sim --simulation_results_format=VWF Exercise_7 -c Exercise_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653118197563 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/output_files/func_sim_code_lock.vwf " "Using vector source file \"C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/output_files/func_sim_code_lock.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653118197809 ""}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|code_lock_simple\|code_lock_simple_fsm:code_lock_fsm\|present_state Enum 1 9-Level 1 " "Wrong node type and/or width for node \"\|code_lock_simple\|code_lock_simple_fsm:code_lock_fsm\|present_state\" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1." {  } { { "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/output_files/func_sim_code_lock.vwf" "" { Waveform "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/output_files/func_sim_code_lock.vwf" "\|code_lock_simple\|code_lock_simple_fsm:code_lock_fsm\|present_state" "0 ps" "0 ps" "" } } { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 21 -1 0 } }  } 0 328016 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "Quartus II" 0 -1 1653118197834 ""}
{ "Warning" "WSIM_CHANNEL_CHANGED_TO_ENUM" "\|code_lock_simple\|code_lock_simple_fsm:code_lock_fsm\|present_state " "Signal name \"\|code_lock_simple\|code_lock_simple_fsm:code_lock_fsm\|present_state\" changed to enum type" {  } { { "code_lock_simple_fsm.vhd" "" { Text "C:/Users/tobia/OneDrive/Dokumenter/GitHub/DSD/Exercise_7/code_lock_simple_fsm.vhd" 21 -1 0 } }  } 0 328018 "Signal name \"%1!s!\" changed to enum type" 0 0 "Quartus II" 0 -1 1653118197834 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1653118197836 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1653118197836 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1653118197839 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     67.39 % " "Simulation coverage is      67.39 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1653118197840 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "902 " "Number of transitions in simulation is 902" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1653118197840 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Exercise_7.sim.vwf " "Vector file Exercise_7.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1653118197841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Simulator was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4443 " "Peak virtual memory: 4443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653118197865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 09:29:57 2022 " "Processing ended: Sat May 21 09:29:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653118197865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653118197865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653118197865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653118197865 ""}
