<div id="pf1cd" class="pf w0 h0" data-page-no="1cd"><div class="pc pc1cd w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1cd.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">In some packages, V<span class="fs8 ws198 vc">REFH</span> is connected in the package to V<span class="fs8 ws198 vc">DDA</span> and V<span class="fs8 ws198 vc">REFL</span> to V<span class="fs8 ws198 vc">SSA</span>. If</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">externally available, the positive reference(s) may be connected to the same potential as</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">DDA</span><span class="ws0"> or may be driven by an external source to a level between the minimum Ref</span></div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">Voltage High and the V<span class="fs8 ws198 vc">DDA</span> potential. V<span class="fs8 ws198 vc">REFH</span> must never exceed V<span class="fs8 ws198 vc">DDA</span>. Connect the</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">ground references to the same voltage potential as V<span class="fs8 ws198 vc">SSA</span>.</div><div class="t m0 x9 he y28f3 ff1 fs1 fc0 sc0 ls0 ws0">28.2.4<span class="_ _b"> </span>Analog Channel Inputs (ADx)</div><div class="t m0 x9 hf y28f4 ff3 fs5 fc0 sc0 ls0 ws0">The ADC module supports up to 24 single-ended analog inputs. A single-ended input is</div><div class="t m0 x9 hf y28f5 ff3 fs5 fc0 sc0 ls0 ws0">selected for conversion through the SC1[ADCH] channel select bits when SC1n[DIFF] is</div><div class="t m0 x9 hf y28f6 ff3 fs5 fc0 sc0 ls0">low.</div><div class="t m0 x9 he y28f7 ff1 fs1 fc0 sc0 ls0 ws0">28.2.5<span class="_ _b"> </span>Differential Analog Channel Inputs (DADx)</div><div class="t m0 x9 hf y67a ff3 fs5 fc0 sc0 ls0 ws0">The ADC module supports up to four differential analog channel inputs. Each differential</div><div class="t m0 x9 hf y67b ff3 fs5 fc0 sc0 ls0 ws0">analog input is a pair of external pins, DADPx and DADMx, referenced to each other to</div><div class="t m0 x9 hf y1547 ff3 fs5 fc0 sc0 ls0 ws0">provide the most accurate analog to digital readings. A differential input is selected for</div><div class="t m0 x9 hf y28f8 ff3 fs5 fc0 sc0 ls0 ws0">conversion through SC1[ADCH] when SC1n[DIFF] is high. All DADPx inputs may be</div><div class="t m0 x9 hf y28f9 ff3 fs5 fc0 sc0 ls0 ws0">used as single-ended inputs if SC1n[DIFF] is low. In certain MCU configurations, some</div><div class="t m0 x9 hf y28fa ff3 fs5 fc0 sc0 ls0 ws0">DADMx inputs may also be used as single-ended inputs if SC1n[DIFF] is low. See the</div><div class="t m0 x9 hf y28fb ff3 fs5 fc0 sc0 ls0 ws0">chip configuration chapter for ADC connections specific to this MCU.</div><div class="t m0 x9 hd y28fc ff1 fs7 fc0 sc0 ls0 ws0">28.3<span class="_ _b"> </span>Register definition</div><div class="t m0 x9 hf y28fd ff3 fs5 fc0 sc0 ls0 ws0">This section describes the ADC registers.</div><div class="t m0 x23 h9 y28fe ff1 fs2 fc0 sc0 ls0 ws0">ADC memory map</div><div class="t m0 x88 h10 y28ff ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y2900 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y2901 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y2900 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y2902 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y2902 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y2903 ff2 fs4 fc0 sc0 ls0 ws0">4003_B000<span class="_ _8f"> </span>ADC Status and Control Registers 1 (ADC0_SC1A)<span class="_ _122"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _4"> </span>0000_001Fh<span class="_ _7"> </span><span class="fc1">28.3.1/462</span></div><div class="t m0 x9a h7 y2904 ff2 fs4 fc0 sc0 ls0 ws0">4003_B004<span class="_ _8f"> </span>ADC Status and Control Registers 1 (ADC0_SC1B)<span class="_ _122"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _4"> </span>0000_001Fh<span class="_ _7"> </span><span class="fc1">28.3.1/462</span></div><div class="t m0 x9a h7 y2905 ff2 fs4 fc0 sc0 ls0 ws0">4003_B008<span class="_ _8f"> </span>ADC Configuration Register 1 (ADC0_CFG1)<span class="_ _12e"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">28.3.2/465</span></div><div class="t m0 x9a h7 y2906 ff2 fs4 fc0 sc0 ls0 ws0">4003_B00C<span class="_ _186"> </span>ADC Configuration Register 2 (ADC0_CFG2)<span class="_ _12e"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">28.3.3/467</span></div><div class="t m0 x9a h7 y2907 ff2 fs4 fc0 sc0 ls0 ws0">4003_B010<span class="_ _8f"> </span>ADC Data Result Register (ADC0_RA)<span class="_ _20c"> </span>32<span class="_ _41"> </span>R<span class="_ _3"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">28.3.4/468</span></div><div class="t m0 x9a h7 y2908 ff2 fs4 fc0 sc0 ls0 ws0">4003_B014<span class="_ _8f"> </span>ADC Data Result Register (ADC0_RB)<span class="_ _20c"> </span>32<span class="_ _41"> </span>R<span class="_ _3"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">28.3.4/468</span></div><div class="t m0 x9a h7 y2909 ff2 fs4 fc0 sc0 ls0 ws0">4003_B018<span class="_ _8f"> </span>Compare Value Registers (ADC0_CV1)<span class="_ _11b"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">28.3.5/469</span></div><div class="t m0 x9a h7 y290a ff2 fs4 fc0 sc0 ls0 ws0">4003_B01C<span class="_ _186"> </span>Compare Value Registers (ADC0_CV2)<span class="_ _11b"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">28.3.5/469</span></div><div class="t m0 x1b h7 y290b ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>461</div><a class="l" href="#pf1ce" data-dest-detail='[462,"XYZ",null,193.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:194.650000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ce" data-dest-detail='[462,"XYZ",null,193.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:179.150000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d1" data-dest-detail='[465,"XYZ",null,350.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:163.650000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d3" data-dest-detail='[467,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:148.150000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d4" data-dest-detail='[468,"XYZ",null,468.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:132.650000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d4" data-dest-detail='[468,"XYZ",null,468.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:117.150000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d5" data-dest-detail='[469,"XYZ",null,296.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:101.650000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1d5" data-dest-detail='[469,"XYZ",null,296.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:86.150100px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
