# MIPS
流水线MIPS主机的verilog实现
![image](https://user-images.githubusercontent.com/48757788/156138054-7cdf6da7-3524-4793-a7e6-43167606c785.png)
