From 8be79b9183db4a79fe1c638ce5325a3906ea8be2 Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <Chandrakala.Chavva@cavium.com>
Date: Tue, 11 Jun 2019 20:12:42 +0200
Subject: [PATCH 336/345] MIPS: OCTEON: Sync-up SE to r173908

Signed-off-by: Chandrakala Chavva <Chandrakala.Chavva@cavium.com>
---
 arch/mips/cavium-octeon/executive/cvmx-pcie.c | 18 ++++++++++++------
 1 file changed, 12 insertions(+), 6 deletions(-)

diff --git a/arch/mips/cavium-octeon/executive/cvmx-pcie.c b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
index 0360c50de3fb..f42f8a404f8b 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-pcie.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
@@ -42,7 +42,7 @@
  *
  * Interface to PCIe as a host(RC) or target(EP)
  *
- * <hr>$Revision: 172055 $<hr>
+ * <hr>$Revision: 173908 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
@@ -1091,8 +1091,8 @@ static int __cvmx_pcie_rc_initialize_gen1(int pcie_port)
 
 	/* Setup BAR2 attributes */
 	/* Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM]) */
-	/* \AD PTLP_RO,CTLP_RO should normally be set (except for debug). */
-	/* \AD WAIT_COM=0 will likely work for all applications. */
+	/* ­ PTLP_RO,CTLP_RO should normally be set (except for debug). */
+	/* ­ WAIT_COM=0 will likely work for all applications. */
 	/* Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM]) */
 	if (pcie_port) {
 		cvmx_npei_ctl_port1_t npei_ctl_port;
@@ -1653,8 +1653,8 @@ static void __cvmx_pcie_sli_config(int node, int pcie_port)
 
 	/* Setup BAR2 attributes */
 	/* Relaxed Ordering (NPEI_CTL_PORTn[PTLP_RO,CTLP_RO, WAIT_COM]) */
-	/* \AD PTLP_RO,CTLP_RO should normally be set (except for debug). */
-	/* \AD WAIT_COM=0 will likely work for all applications. */
+	/* ­ PTLP_RO,CTLP_RO should normally be set (except for debug). */
+	/* ­ WAIT_COM=0 will likely work for all applications. */
 	/* Load completion relaxed ordering (NPEI_CTL_PORTn[WAITL_COM]) */
 	pemx_bar_ctl.u64 = CVMX_READ_CSR(CVMX_PEMX_BAR_CTL(pcie_port));
 	pemx_bar_ctl.s.bar1_siz = 3;	/* 256MB BAR1 */
@@ -2519,7 +2519,13 @@ int cvmx_pcie_rc_shutdown(int pcie_port)
 {
 	uint64_t ciu_soft_prst_reg;
 	cvmx_ciu_soft_prst_t ciu_soft_prst;
-	int node = (pcie_port >> 4) & 0x3;
+	int node;
+
+	/* Shutdown only if PEM is in RC mode */
+	if (!cvmx_pcie_is_host_mode(pcie_port))
+		return -1;
+
+	node = (pcie_port >> 4) & 0x3;
 	pcie_port &= 0x3;
 #if !defined(CVMX_BUILD_FOR_LINUX_KERNEL) || defined(CONFIG_CAVIUM_DECODE_RSL)
 	cvmx_error_disable_group(CVMX_ERROR_GROUP_PCI, pcie_port);
-- 
2.25.1

