// Seed: 1811435587
module module_0 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6
);
  assign id_3 = id_6 ? id_0 : id_0 !== id_0;
  supply1 id_8 = id_6;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1
    , id_4,
    input  wor   id_2
);
  uwire id_5 = 1;
  wire  id_6;
  assign id_1 = id_2;
  wire id_7, id_8;
  module_0(
      id_2, id_0, id_0, id_0, id_0, id_1, id_2
  );
endmodule
