
// Simulator options (dont touch if unsure)
+libext+.v+.sv+.vh+.vams -default_ext systemverilog -ieee1364 -gateloopwarn $(XPROP_SW) $(COVOPTS) $(SIMOPTS)
-timescale 1ns/1ps -compcnfg -assert -access +c -uvm -nowarn FUNTSK

// TB files
$(TBFILES)/$(TBTOP)/$(TEST).sv

// RTL files
-y $(TARGET_GEN)
-incdir $(RTLFILES)
-incdir $(TBFILES)/$(TBTOP)
-incdir $(TBCOMMON)
-v $(TECHLIB)/verilog/sc12mc_l40lp_base_ulvt_c50.v
-v $(IOPADLIB)/FrontEnd/verilog/foh0l_prs25_tmvh33l18_generic_io_30.lib.src


