-- generated by newgenasym Fri Feb 16 12:56:18 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ds_261 is
    port (    
	CENTR:     INOUT  STD_LOGIC;    
	KP1:       INOUT  STD_LOGIC;    
	KP2:       INOUT  STD_LOGIC);
end ds_261;
