<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>x86-64 - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],
"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"e13ee2e8-915a-497c-83b4-fd195c8e3bf4","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"X86-64","wgTitle":"X86-64","wgCurRevisionId":1182327953,"wgRevisionId":1182327953,"wgArticleId":244374,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles with short description","Short description is different from Wikidata","Use mdy dates from October 2018","All articles with unsourced statements","Articles with unsourced statements from November 2020","Articles containing potentially dated statements from 2020","All articles containing potentially dated statements","All articles with failed verification","Articles with failed verification from May 2016","All articles that may contain original research",
"Articles that may contain original research from August 2017","Articles with unsourced statements from March 2021","Articles with unsourced statements from February 2023","Wikipedia articles needing clarification from July 2021","Wikipedia articles in need of updating from January 2023","All Wikipedia articles in need of updating","Articles needing additional references from December 2022","All articles needing additional references","Computer-related introductions in 2003","X86 architecture","64-bit computers","AMD technologies"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"X86-64","wgRelevantArticleId":244374,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgVisualEditor":{
"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":100000,"wgULSCurrentAutonym":"English","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q272629","wgCheckUserClientHintsHeadersJsApi":["architecture","bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready",
"user.options":"loading","ext.cite.styles":"ready","codex-search-styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022",
"ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=codex-search-styles%7Cext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.42.0-wmf.2">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/6/67/AMD_Opteron_146_Venus%2C_2005.jpg">
<meta property="og:image:width" content="1200">
<meta property="og:image:height" content="1206">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/800px-AMD_Opteron_146_Venus%2C_2005.jpg">
<meta property="og:image:width" content="800">
<meta property="og:image:height" content="804">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/640px-AMD_Opteron_146_Venus%2C_2005.jpg">
<meta property="og:image:width" content="640">
<meta property="og:image:height" content="643">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="x86-64 - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/X86-64">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86-64&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/X86-64">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-X86-64 rootpage-X86-64 skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

	
<div class="vector-main-menu-action vector-main-menu-action-lang-alert">
	<div class="vector-main-menu-action-item">
		<div class="vector-main-menu-action-heading vector-menu-heading">Languages</div>
		<div class="vector-main-menu-action-content vector-menu-content">
			<div class="mw-message-box cdx-message cdx-message--block mw-message-box-notice cdx-message--notice vector-language-sidebar-alert"><span class="cdx-message__icon"></span><div class="cdx-message__content">Language links are at the top of the page across from the title.</div></div>
		</div>
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" id="" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links" aria-label="Personal tools" role="navigation" >
	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet mw-portlet-vector-user-menu-overflow"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=X86-64" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86-64" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=X86-64" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86-64" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark vector-sticky-pinned-container">
				<div id="vector-toc-pinned-container" class="vector-pinned-container">
				<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-AMD64"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#AMD64">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>AMD64</div>
		</a>
		
			<button aria-controls="toc-AMD64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle AMD64 subsection</span>
			</button>
		
		<ul id="toc-AMD64-sublist" class="vector-toc-list">
			<li id="toc-History"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#History">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1</span>History</div>
			</a>
			
			<ul id="toc-History-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Implementations"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Implementations">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.2</span>Implementations</div>
			</a>
			
			<ul id="toc-Implementations-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Architectural_features"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Architectural_features">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.3</span>Architectural features</div>
			</a>
			
			<ul id="toc-Architectural_features-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Virtual_address_space_details"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Virtual_address_space_details">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4</span>Virtual address space details</div>
			</a>
			
			<ul id="toc-Virtual_address_space_details-sublist" class="vector-toc-list">
				<li id="toc-Canonical_form_addresses"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Canonical_form_addresses">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4.1</span>Canonical form addresses</div>
			</a>
			
			<ul id="toc-Canonical_form_addresses-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Page_table_structure"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Page_table_structure">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4.2</span>Page table structure</div>
			</a>
			
			<ul id="toc-Page_table_structure-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Operating_system_limits"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Operating_system_limits">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4.3</span>Operating system limits</div>
			</a>
			
			<ul id="toc-Operating_system_limits-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Physical_address_space_details"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Physical_address_space_details">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.5</span>Physical address space details</div>
			</a>
			
			<ul id="toc-Physical_address_space_details-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Operating_modes"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Operating_modes">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6</span>Operating modes</div>
			</a>
			
			<ul id="toc-Operating_modes-sublist" class="vector-toc-list">
				<li id="toc-Long_mode"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Long_mode">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6.1</span>Long mode</div>
			</a>
			
			<ul id="toc-Long_mode-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Legacy_mode"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Legacy_mode">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6.2</span>Legacy mode</div>
			</a>
			
			<ul id="toc-Legacy_mode-sublist" class="vector-toc-list">
				<li id="toc-Protected_mode"
			class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#Protected_mode">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6.2.1</span>Protected mode</div>
			</a>
			
			<ul id="toc-Protected_mode-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Real_mode"
			class="vector-toc-list-item vector-toc-level-4">
			<a class="vector-toc-link" href="#Real_mode">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6.2.2</span>Real mode</div>
			</a>
			
			<ul id="toc-Real_mode-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Intel_64"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Intel_64">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Intel 64</div>
		</a>
		
			<button aria-controls="toc-Intel_64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Intel 64 subsection</span>
			</button>
		
		<ul id="toc-Intel_64-sublist" class="vector-toc-list">
			<li id="toc-History_2"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#History_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1</span>History</div>
			</a>
			
			<ul id="toc-History_2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Implementations_2"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Implementations_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2</span>Implementations</div>
			</a>
			
			<ul id="toc-Implementations_2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-x86-S"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#x86-S">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3</span>x86-S</div>
			</a>
			
			<ul id="toc-x86-S-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-VIA&#039;s_x86-64_implementation"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#VIA&#039;s_x86-64_implementation">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>VIA's x86-64 implementation</div>
		</a>
		
		<ul id="toc-VIA&#039;s_x86-64_implementation-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Microarchitecture_levels"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Microarchitecture_levels">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>Microarchitecture levels</div>
		</a>
		
		<ul id="toc-Microarchitecture_levels-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Differences_between_AMD64_and_Intel_64"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Differences_between_AMD64_and_Intel_64">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>Differences between AMD64 and Intel 64</div>
		</a>
		
			<button aria-controls="toc-Differences_between_AMD64_and_Intel_64-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Differences between AMD64 and Intel 64 subsection</span>
			</button>
		
		<ul id="toc-Differences_between_AMD64_and_Intel_64-sublist" class="vector-toc-list">
			<li id="toc-Recent_implementations"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Recent_implementations">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.1</span>Recent implementations</div>
			</a>
			
			<ul id="toc-Recent_implementations-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Older_implementations"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Older_implementations">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.2</span>Older implementations</div>
			</a>
			
			<ul id="toc-Older_implementations-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Adoption"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Adoption">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">6</span>Adoption</div>
		</a>
		
		<ul id="toc-Adoption-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Operating_system_compatibility_and_characteristics"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Operating_system_compatibility_and_characteristics">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">7</span>Operating system compatibility and characteristics</div>
		</a>
		
			<button aria-controls="toc-Operating_system_compatibility_and_characteristics-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Operating system compatibility and characteristics subsection</span>
			</button>
		
		<ul id="toc-Operating_system_compatibility_and_characteristics-sublist" class="vector-toc-list">
			<li id="toc-BSD"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#BSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1</span>BSD</div>
			</a>
			
			<ul id="toc-BSD-sublist" class="vector-toc-list">
				<li id="toc-DragonFly_BSD"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#DragonFly_BSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1.1</span>DragonFly BSD</div>
			</a>
			
			<ul id="toc-DragonFly_BSD-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-FreeBSD"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#FreeBSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1.2</span>FreeBSD</div>
			</a>
			
			<ul id="toc-FreeBSD-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-NetBSD"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#NetBSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1.3</span>NetBSD</div>
			</a>
			
			<ul id="toc-NetBSD-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-OpenBSD"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#OpenBSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1.4</span>OpenBSD</div>
			</a>
			
			<ul id="toc-OpenBSD-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-DOS"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#DOS">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.2</span>DOS</div>
			</a>
			
			<ul id="toc-DOS-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Linux"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Linux">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.3</span>Linux</div>
			</a>
			
			<ul id="toc-Linux-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-macOS"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#macOS">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.4</span>macOS</div>
			</a>
			
			<ul id="toc-macOS-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Solaris"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Solaris">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.5</span>Solaris</div>
			</a>
			
			<ul id="toc-Solaris-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Windows"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Windows">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.6</span>Windows</div>
			</a>
			
			<ul id="toc-Windows-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Video_game_consoles"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Video_game_consoles">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">8</span>Video game consoles</div>
		</a>
		
		<ul id="toc-Video_game_consoles-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Industry_naming_conventions"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Industry_naming_conventions">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">9</span>Industry naming conventions</div>
		</a>
		
		<ul id="toc-Industry_naming_conventions-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Licensing"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Licensing">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">10</span>Licensing</div>
		</a>
		
		<ul id="toc-Licensing-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">11</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">12</span>Notes</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">13</span>References</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">14</span>External links</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

				</div>
	</nav>
		
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading">x86-64</h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 35 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-35" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">35 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D8%A5%D9%83%D8%B386-64" title="إكس86-64 – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Arquitectura_x86-64" title="Arquitectura x86-64 – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/X86-64" title="X86-64 – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target"><span>Čeština</span></a></li><li class="interlanguage-link interwiki-da mw-list-item"><a href="https://da.wikipedia.org/wiki/X86-64" title="X86-64 – Danish" lang="da" hreflang="da" class="interlanguage-link-target"><span>Dansk</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/X64" title="X64 – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/X86-64" title="X86-64 – Estonian" lang="et" hreflang="et" class="interlanguage-link-target"><span>Eesti</span></a></li><li class="interlanguage-link interwiki-el mw-list-item"><a href="https://el.wikipedia.org/wiki/X86-64" title="X86-64 – Greek" lang="el" hreflang="el" class="interlanguage-link-target"><span>Ελληνικά</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/X86-64" title="X86-64 – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/X86-64" title="X86-64 – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/X64" title="X64 – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/X86-64" title="X86-64 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-hi mw-list-item"><a href="https://hi.wikipedia.org/wiki/X%E0%A5%AE%E0%A5%AC-%E0%A5%AC%E0%A5%AA" title="X८६-६४ – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target"><span>हिन्दी</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/X86-64" title="X86-64 – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/X86-64" title="X86-64 – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"><span>עברית</span></a></li><li class="interlanguage-link interwiki-hu mw-list-item"><a href="https://hu.wikipedia.org/wiki/X86-64" title="X86-64 – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target"><span>Magyar</span></a></li><li class="interlanguage-link interwiki-ml mw-list-item"><a href="https://ml.wikipedia.org/wiki/%E0%B4%8E%E0%B4%8E%E0%B4%82%E0%B4%A1%E0%B4%BF64(X86-64)" title="എഎംഡി64(X86-64) – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target"><span>മലയാളം</span></a></li><li class="interlanguage-link interwiki-ms mw-list-item"><a href="https://ms.wikipedia.org/wiki/X86-64" title="X86-64 – Malay" lang="ms" hreflang="ms" class="interlanguage-link-target"><span>Bahasa Melayu</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/X86-64" title="X86-64 – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/X64" title="X64 – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/X86-64" title="X86-64 – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/X86-64" title="X86-64 – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/X86-64" title="X86-64 – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target"><span>Română</span></a></li><li class="interlanguage-link interwiki-qu mw-list-item"><a href="https://qu.wikipedia.org/wiki/X86-64" title="X86-64 – Quechua" lang="qu" hreflang="qu" class="interlanguage-link-target"><span>Runa Simi</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/X86-64" title="X86-64 – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/X64" title="X64 – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target"><span>Simple English</span></a></li><li class="interlanguage-link interwiki-sk mw-list-item"><a href="https://sk.wikipedia.org/wiki/X86-64" title="X86-64 – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target"><span>Slovenčina</span></a></li><li class="interlanguage-link interwiki-sl mw-list-item"><a href="https://sl.wikipedia.org/wiki/X86-64" title="X86-64 – Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target"><span>Slovenščina</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/X86-64" title="X86-64 – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/AMD64" title="AMD64 – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-th mw-list-item"><a href="https://th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%81%E0%B8%8B%E0%B9%8C86-64" title="เอกซ์86-64 – Thai" lang="th" hreflang="th" class="interlanguage-link-target"><span>ไทย</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/X86-64" title="X86-64 – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/X86-64" title="X86-64 – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/X86-64" title="X86-64 – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-zh-yue mw-list-item"><a href="https://zh-yue.wikipedia.org/wiki/X86-64" title="X86-64 – Cantonese" lang="yue" hreflang="yue" class="interlanguage-link-target"><span>粵語</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/X86-64" title="X86-64 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86-64" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:X86-64" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="p-variants" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="p-variants-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-variants" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="p-variants-label" for="p-variants-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/X86-64"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86-64&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=X86-64&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/X86-64"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86-64&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=X86-64&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/X86-64" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/X86-64" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=X86-64&amp;oldid=1182327953" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=X86-64&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=X86-64&amp;id=1182327953&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FX86-64"><span>Get shortened URL</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=X86-64&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=X86-64&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<nav class="vector-page-tools-landmark vector-sticky-pinned-container" aria-label="Page tools">
						<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
			
						</div>
	</nav>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Type of instruction set developed by AMD</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">"Intel 64" redirects here. For the Intel 64-bit architecture in Itanium chips, see <a href="/wiki/IA-64" title="IA-64">IA-64</a>.</div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">"x64" redirects here. For the New York City bus route, see <a href="/wiki/X64_(New_York_City_bus)" class="mw-redirect" title="X64 (New York City bus)">X64 (New York City bus)</a>.</div>
<p class="mw-empty-elt">
</p>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/220px-AMD_Opteron_146_Venus%2C_2005.jpg" decoding="async" width="220" height="221" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/330px-AMD_Opteron_146_Venus%2C_2005.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/440px-AMD_Opteron_146_Venus%2C_2005.jpg 2x" data-file-width="1003" data-file-height="1008" /></a><figcaption><a href="/wiki/AMD" title="AMD">AMD</a> <a href="/wiki/Opteron" title="Opteron">Opteron</a>, the first CPU to introduce the x86-64 extensions in April 2003</figcaption></figure>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:AMD_x86-64_Architecture_Programmers_Manuals.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/220px-AMD_x86-64_Architecture_Programmers_Manuals.jpg" decoding="async" width="220" height="155" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/330px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/440px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 2x" data-file-width="768" data-file-height="540" /></a><figcaption>The five-volume set of the <i>x86-64 Architecture Programmer's Manual</i>, as published and distributed by AMD in 2002</figcaption></figure>
<p><b>x86-64</b> (also known as <b>x64</b>, <b>x86_64</b>, <b>AMD64</b>, and <b>Intel 64</b>)<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;note 1&#93;</a></sup> is a <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> version of the <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>, first announced in 1999. It introduced two new modes of operation, 64-bit mode and compatibility mode, along with a new 4-level <a href="/wiki/Paging" class="mw-redirect" title="Paging">paging</a> mode.
</p><p>With 64-bit mode and the new paging mode, it supports vastly larger amounts of <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> and <a href="/wiki/Physical_memory" class="mw-redirect" title="Physical memory">physical memory</a> than was possible on its 32-bit predecessors, allowing programs to store larger amounts of data in memory. x86-64 also expands <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> to 64-bit, and expands the number of them from 8 (some of which had limited or fixed functionality, e.g. for stack management) to 16 (fully general), and provides numerous other enhancements. <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">Floating-point arithmetic</a> is supported via mandatory <a href="/wiki/SSE2" title="SSE2">SSE2</a>-like instructions, and <a href="/wiki/X87" title="X87">x87</a>/<a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> style registers are generally not used (but still available even in 64-bit mode); instead, a set of 16 <a href="/wiki/Vector_registers" class="mw-redirect" title="Vector registers">vector registers</a>, 128 bits each, is used. (Each register can store one or two <a href="/wiki/Double-precision_floating-point_format" title="Double-precision floating-point format">double-precision</a> numbers or one to four <a href="/wiki/Single-precision_floating-point_format" title="Single-precision floating-point format">single-precision</a> numbers, or various integer formats.) In 64-bit mode, instructions are modified to support 64-bit <a href="/wiki/Operands" class="mw-redirect" title="Operands">operands</a> and 64-bit <a href="/wiki/Addressing_mode" title="Addressing mode">addressing mode</a>.
</p><p>The compatibility mode defined in the architecture allows 16-bit and 32-bit <a href="/wiki/User_space" class="mw-redirect" title="User space">user applications</a> to run unmodified, coexisting with 64-bit applications if the 64-bit operating system supports them.<sup id="cite_ref-amd-24593_12-0" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;note 2&#93;</a></sup> As the full x86 16-bit and 32-bit instruction sets remain implemented in hardware without any intervening emulation, these older <a href="/wiki/Executable" title="Executable">executables</a> can run with little or no performance penalty,<sup id="cite_ref-x86-compat-perf_15-0" class="reference"><a href="#cite_note-x86-compat-perf-15">&#91;13&#93;</a></sup> while newer or modified applications can take advantage of new features of the processor design to achieve performance improvements. Also, a processor supporting x86-64 still powers on in <a href="/wiki/Real_mode" title="Real mode">real mode</a> for full <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a> with the <a href="/wiki/Intel_8086" title="Intel 8086">8086</a>, as x86 processors supporting <a href="/wiki/Protected_mode" title="Protected mode">protected mode</a> have done since the <a href="/wiki/Intel_80286" title="Intel 80286">80286</a>.
</p><p>The original specification, created by <a href="/wiki/AMD" title="AMD">AMD</a> and released in 2000, has been implemented by AMD, <a href="/wiki/Intel_Corporation" class="mw-redirect" title="Intel Corporation">Intel</a>, and <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. The <a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>, in the <a href="/wiki/Opteron" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> processors, was the first to implement it. This was the first significant addition to the <a href="/wiki/X86" title="X86">x86</a> architecture designed by a company other than Intel. Intel was forced to follow suit and introduced a modified <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a> family which was software-compatible with AMD's specification. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced x86-64 in their VIA Isaiah architecture, with the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>.
</p><p>The x86-64 architecture was quickly adopted for desktop and laptop personal computers and servers which were commonly configured for 16GB of memory or more. It has effectively replaced the discontinued Intel <a href="/wiki/Itanium" title="Itanium">Itanium</a> architecture (formerly <a href="/wiki/IA-64" title="IA-64">IA-64</a>), which was originally intended to replace the x86 architecture. x86-64 and Itanium are not compatible on the native instruction set level, and operating systems and applications compiled for one architecture cannot be run on the other natively.
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="AMD64">AMD64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=1" title="Edit section: AMD64"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:AMD64_Logo.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/110px-AMD64_Logo.svg.png" decoding="async" width="110" height="110" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/165px-AMD64_Logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1a/AMD64_Logo.svg/220px-AMD64_Logo.svg.png 2x" data-file-width="288" data-file-height="288" /></a><figcaption>AMD64 logo</figcaption></figure>
<h3><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=2" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AMD64 (also variously referred to by <a href="/wiki/AMD" title="AMD">AMD</a> in their literature and documentation as “AMD 64-bit Technology” and “AMD x86-64 Architecture”) was created as an alternative to the radically different <a href="/wiki/IA-64" title="IA-64">IA-64</a> architecture designed by <a href="/wiki/Intel" title="Intel">Intel</a> and <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>, which was <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward-incompatible</a> with <a href="/wiki/IA-32" title="IA-32">IA-32</a>, the 32-bit version of the <a href="/wiki/X86" title="X86">x86</a> architecture. AMD originally announced AMD64 in 1999<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;14&#93;</a></sup> with a full specification available in August 2000.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;15&#93;</a></sup> As AMD was never invited to be a contributing party for the IA-64 architecture and any kind of licensing seemed unlikely, the AMD64 architecture was positioned by AMD from the beginning as an evolutionary way to add <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit computing</a> capabilities to the existing x86 architecture while supporting legacy 32-bit x86 <a href="/wiki/Computer_code" class="mw-redirect" title="Computer code">code</a>, as opposed to Intel's approach of creating an entirely new, completely x86-incompatible 64-bit architecture with IA-64.
</p><p>The first AMD64-based processor, the <a href="/wiki/Opteron" title="Opteron">Opteron</a>, was released in April 2003.
</p>
<h3><span class="mw-headline" id="Implementations">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=3" title="Edit section: Implementations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AMD's processors implementing the AMD64 architecture include <a href="/wiki/Opteron" title="Opteron">Opteron</a>, <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, <a href="/wiki/Athlon_64_FX" class="mw-redirect" title="Athlon 64 FX">Athlon 64 FX</a>, <a href="/wiki/Athlon_II" title="Athlon II">Athlon II</a> (followed by "X2", "X3", or "X4" to indicate the number of cores, and XLT models), <a href="/wiki/Turion_64" class="mw-redirect" title="Turion 64">Turion 64</a>, <a href="/wiki/Turion_64_X2" class="mw-redirect" title="Turion 64 X2">Turion 64 X2</a>, <a href="/wiki/Sempron" title="Sempron">Sempron</a> ("Palermo" E6 stepping and all "Manila" models), <a href="/wiki/Phenom_(processor)" class="mw-redirect" title="Phenom (processor)">Phenom</a> (followed by "X3" or "X4" to indicate the number of cores), <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> (followed by "X2", "X3", "X4" or "X6" to indicate the number of cores), <a href="/wiki/AMD_FX" title="AMD FX">FX</a>, <a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">Fusion/APU</a> and <a href="/wiki/Ryzen" title="Ryzen">Ryzen</a>/<a href="/wiki/Epyc" title="Epyc">Epyc</a>.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2020)">citation needed</span></a></i>&#93;</sup>
</p>
<h3><span class="mw-headline" id="Architectural_features">Architectural features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=4" title="Edit section: Architectural features"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The primary defining characteristic of AMD64 is the availability of 64-bit general-purpose <a href="/wiki/Processor_register" title="Processor register">processor registers</a> (for example, <style data-mw-deduplicate="TemplateStyles:r886049734">.mw-parser-output .monospaced{font-family:monospace,monospace}</style><span class="monospaced">rax</span>), 64-bit <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">integer</a> arithmetic and logical operations, and 64-bit <a href="/wiki/Protected_Virtual_Address_Mode" class="mw-redirect" title="Protected Virtual Address Mode">virtual addresses</a>.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2020)">citation needed</span></a></i>&#93;</sup>
The designers took the opportunity to make other improvements as well.
</p><p>Notable changes in the 64-bit extensions include:
</p>
<dl><dt>64-bit integer capability</dt>
<dd>All <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> (GPRs) are expanded from 32&#160;<a href="/wiki/Bit" title="Bit">bits</a> to 64&#160;bits, and all arithmetic and logical operations, memory-to-register and register-to-memory operations, etc., can operate directly on 64-bit integers. <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">Pushes and pops</a> on the <a href="/wiki/Stack_register" title="Stack register">stack</a> default to 8-byte strides, and <a href="/wiki/Pointer_(computer_programming)" title="Pointer (computer programming)">pointers</a> are 8 bytes wide.</dd>
<dt>Additional registers</dt>
<dd>In addition to increasing the size of the general-purpose registers, the number of named general-purpose registers is increased from eight (i.e. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">eax</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ecx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">edx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ebx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">esp</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">ebp</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">esi</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">edi</span>) in x86 to 16 (i.e. <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rax</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rcx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rdx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rbx</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rsp</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rbp</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rsi</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">rdi</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r8</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r9</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r10</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r11</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r12</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r13</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r14</span>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">r15</span>). It is therefore possible to keep more local variables in registers rather than on the stack, and to let registers hold frequently accessed constants; arguments for small and fast subroutines may also be passed in registers to a greater extent.</dd>
<dd>AMD64 still has fewer registers than many <a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction sets</a> (e.g. <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> have 32 GPRs; <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, <a href="/wiki/ARM_architecture#64/32-bit_architecture" class="mw-redirect" title="ARM architecture">64-bit ARM</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a> have 31) or <a href="/wiki/VLIW" class="mw-redirect" title="VLIW">VLIW</a>-like machines such as the <a href="/wiki/IA-64" title="IA-64">IA-64</a> (which has 128&#160;registers). However, an AMD64 implementation may have far more internal registers than the number of architectural registers exposed by the instruction set (see <a href="/wiki/Register_renaming" title="Register renaming">register renaming</a>). (For example, AMD Zen cores have 168 64-bit integer and 160 128-bit vector floating-point physical internal registers.)</dd>
<dt>Additional XMM (SSE) registers</dt>
<dd>Similarly, the number of 128-bit XMM registers (used for <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD</a> instructions) is also increased from 8 to 16.</dd>
<dd>The traditional x87 FPU register stack is not included in the register file size extension in 64-bit mode, compared with the XMM registers used by SSE2, which did get extended. The <a href="/wiki/X87" title="X87">x87</a> register stack is not a simple register file although it does allow direct access to individual registers by low cost exchange operations.</dd>
<dt>Larger virtual address space</dt>
<dd>The AMD64 architecture defines a 64-bit virtual address format, of which the low-order 48 bits are used in current implementations.<sup id="cite_ref-amd-24593_12-1" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 120">&#58;&#8202;120&#8202;</span></sup> This allows up to 256&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a> (2<sup>48</sup> <a href="/wiki/Byte" title="Byte">bytes</a>) of virtual address space. The architecture definition allows this limit to be raised in future implementations to the full 64 bits,<sup id="cite_ref-amd-24593_12-2" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 2">&#58;&#8202;2&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 3">&#58;&#8202;3&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 13">&#58;&#8202;13&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 117">&#58;&#8202;117&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 120">&#58;&#8202;120&#8202;</span></sup> extending the virtual address space to 16&#160;<a href="/wiki/Exabyte" class="mw-redirect" title="Exabyte">EB</a> (2<sup>64</sup> bytes).<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;16&#93;</a></sup> This is compared to just 4&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>32</sup> bytes) for the x86.<sup id="cite_ref-intel-253668_19-0" class="reference"><a href="#cite_note-intel-253668-19">&#91;17&#93;</a></sup></dd>
<dd>This means that very large files can be operated on by <a href="/wiki/Memory-mapped_file" title="Memory-mapped file">mapping</a> the entire file into the process's address space (which is often much faster than working with file read/write calls), rather than having to map regions of the file into and out of the address space.</dd>
<dt>Larger physical address space</dt>
<dd>The original implementation of the AMD64 architecture implemented 40-bit <a href="/wiki/Physical_address" title="Physical address">physical addresses</a> and so could address up to 1&#160;TB (2<sup>40</sup> bytes) of RAM.<sup id="cite_ref-amd-24593_12-3" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 24">&#58;&#8202;24&#8202;</span></sup> Current implementations of the AMD64 architecture (starting from <a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD 10h microarchitecture</a>)  extend this to 48-bit physical addresses<sup id="cite_ref-amd10h_20-0" class="reference"><a href="#cite_note-amd10h-20">&#91;18&#93;</a></sup> and therefore can address up to 256&#160;TB (2<sup>48</sup> bytes) of RAM. The architecture permits extending this to 52 bits in the future<sup id="cite_ref-amd-24593_12-4" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 24">&#58;&#8202;24&#8202;</span></sup><sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;19&#93;</a></sup> (limited by the page table entry format);<sup id="cite_ref-amd-24593_12-5" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 131">&#58;&#8202;131&#8202;</span></sup> this would allow addressing of up to 4&#160;PB of RAM. For comparison, 32-bit x86 processors are limited to 64&#160;GB of RAM in <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode,<sup id="cite_ref-shanley-ppro_22-0" class="reference"><a href="#cite_note-shanley-ppro-22">&#91;20&#93;</a></sup> or 4&#160;GB of RAM without PAE mode.<sup id="cite_ref-amd-24593_12-6" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 4">&#58;&#8202;4&#8202;</span></sup></dd>
<dt>Larger physical address space in legacy mode</dt>
<dd>When operating in <a href="/wiki/Legacy_mode" title="Legacy mode">legacy mode</a> the AMD64 architecture supports <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode, as do most current x86 processors, but AMD64 extends PAE from 36 bits to an architectural limit of 52&#160;bits of physical address. Any implementation, therefore, allows the same physical address limit as under <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<sup id="cite_ref-amd-24593_12-7" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 24">&#58;&#8202;24&#8202;</span></sup></dd>
<dt>Instruction pointer relative data access</dt>
<dd>Instructions can now reference data relative to the instruction pointer (RIP register). This makes <a href="/wiki/Position-independent_code" title="Position-independent code">position-independent code</a>, as is often used in <a href="/wiki/Library_(computing)#Shared_libraries" title="Library (computing)">shared libraries</a> and code loaded at run time, more efficient.</dd>
<dt>SSE instructions</dt>
<dd>The original AMD64 architecture adopted Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> and <a href="/wiki/SSE2" title="SSE2">SSE2</a> as core instructions. These instruction sets provide a vector supplement to the scalar <a href="/wiki/X87" title="X87">x87</a> FPU, for the single-precision and double-precision data types. SSE2 also offers integer vector operations, for data types ranging from 8bit to 64bit precision. This makes the vector capabilities of the architecture on par with those of the most advanced x86 processors of its time. These instructions can also be used in 32-bit mode. The proliferation of 64-bit processors has made these vector capabilities ubiquitous in home computers, allowing the improvement of the standards of 32-bit applications. The 32-bit edition of Windows 8, for example, requires the presence of SSE2 instructions.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;21&#93;</a></sup> <a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions and later <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> instruction sets are not standard features of the architecture.</dd>
<dt>No-Execute bit</dt>
<dd>The No-Execute bit or <a href="/wiki/NX_bit" title="NX bit">NX bit</a> (bit 63 of the page table entry) allows the operating system to specify which pages of virtual address space can contain executable code and which cannot. An attempt to execute code from a page tagged "no execute" will result in a memory access violation, similar to an attempt to write to a read-only page. This should make it more difficult for malicious code to take control of the system via "<a href="/wiki/Buffer_overflow" title="Buffer overflow">buffer overrun</a>" or "unchecked buffer" attacks. A similar feature has been available on x86 processors since the <a href="/wiki/80286" class="mw-redirect" title="80286">80286</a> as an attribute of <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptors</a>; however, this works only on an entire segment at a time.</dd>
<dd><a href="/wiki/X86_memory_segmentation" title="X86 memory segmentation">Segmented addressing</a> has long been considered an obsolete mode of operation, and all current PC operating systems in effect bypass it, setting all segments to a base address of zero and (in their 32-bit implementation) a size of 4 GB. AMD was the first x86-family vendor to implement no-execute in linear addressing mode. The feature is also available in legacy mode on AMD64 processors, and recent Intel x86 processors, when PAE is used.</dd>
<dt>Removal of older features</dt>
<dd>A few "system programming" features of the x86 architecture were either unused or underused in modern operating systems and are either not available on AMD64 in long (64-bit and compatibility) mode, or exist only in limited form. These include segmented addressing (although the FS and GS segments are retained in vestigial form for use as extra-base pointers to operating system structures),<sup id="cite_ref-amd-24593_12-8" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 70">&#58;&#8202;70&#8202;</span></sup> the <a href="/wiki/Task_State_Segment" class="mw-redirect" title="Task State Segment">task state switch</a> mechanism, and <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. These features remain fully implemented in "legacy mode", allowing these processors to run 32-bit and 16-bit operating systems without modifications. Some instructions that proved to be rarely useful are not supported in 64-bit mode, including saving/restoring of segment registers on the stack, saving/restoring of all registers (PUSHA/POPA), decimal arithmetic, BOUND and INTO instructions, and "far" jumps and calls with immediate operands.</dd></dl>
<h3><span class="mw-headline" id="Virtual_address_space_details">Virtual address space details<span class="anchor" id="VIRTUAL-ADDRESS-SPACE"></span></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=5" title="Edit section: Virtual address space details"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Canonical_form_addresses">Canonical form addresses</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=6" title="Edit section: Canonical form addresses"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<style data-mw-deduplicate="TemplateStyles:r1096954695/mw-parser-output/.tmulti">.mw-parser-output .tmulti .multiimageinner{display:flex;flex-direction:column}.mw-parser-output .tmulti .trow{display:flex;flex-direction:row;clear:left;flex-wrap:wrap;width:100%;box-sizing:border-box}.mw-parser-output .tmulti .tsingle{margin:1px;float:left}.mw-parser-output .tmulti .theader{clear:both;font-weight:bold;text-align:center;align-self:center;background-color:transparent;width:100%}.mw-parser-output .tmulti .thumbcaption{background-color:transparent}.mw-parser-output .tmulti .text-align-left{text-align:left}.mw-parser-output .tmulti .text-align-right{text-align:right}.mw-parser-output .tmulti .text-align-center{text-align:center}@media all and (max-width:720px){.mw-parser-output .tmulti .thumbinner{width:100%!important;box-sizing:border-box;max-width:none!important;align-items:center}.mw-parser-output .tmulti .trow{justify-content:center}.mw-parser-output .tmulti .tsingle{float:none!important;max-width:100%!important;box-sizing:border-box;text-align:center}.mw-parser-output .tmulti .tsingle .thumbcaption{text-align:left}.mw-parser-output .tmulti .trow>.thumbcaption{text-align:center}}</style><div class="thumb tmulti tright"><div class="thumbinner multiimageinner" style="width:462px;max-width:462px"><div class="trow"><div class="theader">Canonical address space implementations (diagrams not to scale)</div></div><div class="trow"><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><span typeof="mw:File"><a href="/wiki/File:AMD64-canonical--48-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/150px-AMD64-canonical--48-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/225px-AMD64-canonical--48-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/300px-AMD64-canonical--48-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></span></div><div class="thumbcaption">Current 48-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><span typeof="mw:File"><a href="/wiki/File:AMD64-canonical--57-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/150px-AMD64-canonical--57-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/225px-AMD64-canonical--57-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/be/AMD64-canonical--57-bit.svg/300px-AMD64-canonical--57-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></span></div><div class="thumbcaption">57-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><span typeof="mw:File"><a href="/wiki/File:AMD64-canonical--64-bit.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/150px-AMD64-canonical--64-bit.svg.png" decoding="async" width="150" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/225px-AMD64-canonical--64-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/300px-AMD64-canonical--64-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></span></div><div class="thumbcaption">64-bit implementation</div></div></div></div></div>
<p>Although virtual addresses are 64&#160;bits wide in 64-bit mode, current implementations (and all chips that are known to be in the planning stages) do not allow the entire virtual address space of 2<sup>64</sup> bytes (16&#160;<a href="/wiki/Exabyte" class="mw-redirect" title="Exabyte">EB</a>) to be used. This would be approximately four billion times the size of the virtual address space on 32-bit machines. Most operating systems and applications will not need such a large address space for the foreseeable future, so implementing such wide virtual addresses would simply increase the complexity and cost of address translation with no real benefit. AMD, therefore, decided that, in the first implementations of the architecture, only the least significant 48&#160;bits of a virtual address would actually be used in address translation (<a href="/wiki/Page_table" title="Page table">page table</a> lookup).<sup id="cite_ref-amd-24593_12-9" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 120">&#58;&#8202;120&#8202;</span></sup>
</p><p>In addition, the AMD specification requires that the most significant 16 bits of any virtual address, bits 48 through 63, must be copies of bit 47 (in a manner akin to <a href="/wiki/Sign_extension" title="Sign extension">sign extension</a>). If this requirement is not met, the processor will raise an exception.<sup id="cite_ref-amd-24593_12-10" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 131">&#58;&#8202;131&#8202;</span></sup> Addresses complying with this rule are referred to as "canonical form."<sup id="cite_ref-amd-24593_12-11" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 130">&#58;&#8202;130&#8202;</span></sup> Canonical form addresses run from 0 through 00007FFF'FFFFFFFF, and from FFFF8000'00000000 through FFFFFFFF'FFFFFFFF, for a total of 256&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a> of usable virtual address space. This is still 65,536 times larger than the virtual 4 GB address space of 32-bit machines.
</p><p>This feature eases later scalability to true 64-bit addressing. Many operating systems (including, but not limited to, the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family) take the higher-addressed half of the address space (named <a href="/wiki/Kernel_space" class="mw-redirect" title="Kernel space">kernel space</a>) for themselves and leave the lower-addressed half (<a href="/wiki/User_space" class="mw-redirect" title="User space">user space</a>) for application code, user mode stacks, heaps, and other data regions.<sup id="cite_ref-win-lim-msdn_24-0" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> The "canonical address" design ensures that every AMD64 compliant implementation has, in effect, two memory halves: the lower half starts at 00000000'00000000 and "grows upwards" as more virtual address bits become available, while the higher half is "docked" to the top of the address space and grows downwards. Also, enforcing the "canonical form" of addresses by checking the unused address bits prevents their use by the operating system in <a href="/wiki/Tagged_pointer" title="Tagged pointer">tagged pointers</a> as flags, privilege markers, etc., as such use could become problematic when the architecture is extended to implement more virtual address bits.
</p><p>The first versions of Windows for x64 did not even use the full 256&#160;TB; they were restricted to just 8&#160;TB of user space and 8&#160;TB of kernel space.<sup id="cite_ref-win-lim-msdn_24-1" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> Windows did not support the entire 48-bit address space until <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows&#160;8.1</a>, which was released in October 2013.<sup id="cite_ref-win-lim-msdn_24-2" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> 
</p>
<h4><span class="mw-headline" id="Page_table_structure">Page table structure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=7" title="Edit section: Page table structure"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<figure class="mw-halign-right" typeof="mw:File"><a href="/wiki/File:X86_Paging_64bit.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/555px-X86_Paging_64bit.svg.png" decoding="async" width="555" height="263" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/833px-X86_Paging_64bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/9b/X86_Paging_64bit.svg/1110px-X86_Paging_64bit.svg.png 2x" data-file-width="873" data-file-height="414" /></a><figcaption></figcaption></figure>
<p>The 64-bit addressing mode ("<a href="/wiki/Long_mode" title="Long mode">long mode</a>") is a superset of <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extensions</a> (PAE); because of this, <a href="/wiki/Paging" class="mw-redirect" title="Paging">page</a> sizes may be 4&#160;<a href="/wiki/Kilobyte" title="Kilobyte">KB</a> (2<sup>12</sup> bytes) or 2&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a> (2<sup>21</sup> bytes).<sup id="cite_ref-amd-24593_12-12" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 120">&#58;&#8202;120&#8202;</span></sup> Long mode also supports page sizes of 1&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>30</sup> bytes).<sup id="cite_ref-amd-24593_12-13" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 120">&#58;&#8202;120&#8202;</span></sup> Rather than the three-level <a href="/wiki/Page_table" title="Page table">page table</a> system used by systems in PAE mode, systems running in <a href="/wiki/Long_mode" title="Long mode">long mode</a> use four levels of page table: PAE's <i>Page-Directory Pointer Table</i> is extended from four entries to 512, and an additional <i>Page-Map Level&#160;4 (PML4) Table</i> is added, containing 512 entries in 48-bit implementations.<sup id="cite_ref-amd-24593_12-14" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 131">&#58;&#8202;131&#8202;</span></sup> A full mapping hierarchy of 4&#160;KB pages for the whole 48-bit space would take a bit more than 512&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> of memory (about 0.195% of the 256&#160;TB virtual space).
</p>
<dl><dd><table class="wikitable" style="text-align:center">
<caption>64 bit page table entry
</caption>
<tbody><tr style="border-top:2px solid #777777;">
<th>Bits:
</th>
<th>63
</th>
<th colspan="11">62&#160;…&#160;52
</th>
<th colspan="20">51&#160;…&#160;32
</th></tr>
<tr style="border-bottom:2px solid #777777;">
<th>Content:
</th>
<td><a href="/wiki/NX_bit" title="NX bit">NX</a>
</td>
<td colspan="11" style="background-color:#ccc;"><i>reserved</i>
</td>
<td colspan="20">Bit&#160;51…32&#160;of base address
</td></tr>
<tr>
<th>Bits:
</th>
<th colspan="20">31&#160;…&#160;12
</th>
<th colspan="3">11&#160;…&#160;9
</th>
<th>8
</th>
<th>7
</th>
<th>6
</th>
<th>5
</th>
<th>4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr style="border-bottom:2px solid #777777;">
<th>Content:
</th>
<td colspan="20">Bit&#160;31…12&#160;of&#160;base address
</td>
<td colspan="3"><i>ign.</i>
</td>
<td>G
</td>
<td>PAT
</td>
<td>D
</td>
<td>A
</td>
<td>PCD
</td>
<td>PWT
</td>
<td>U/S
</td>
<td>R/W
</td>
<td>P
</td></tr></tbody></table></dd></dl>
<p>Intel has implemented a scheme with a <a href="/wiki/Intel_5-level_paging" title="Intel 5-level paging">5-level page table</a>, which allows Intel 64 processors to support a 57-bit virtual address space.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;23&#93;</a></sup> Further extensions may allow full 64-bit virtual address space and physical memory by expanding the page table entry size to 128-bit, and reduce page walks in the 5-level hierarchy by using a larger 64&#160;KB page allocation size that still supports 4&#160;KB page operations for backward compatibility.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;24&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Operating_system_limits">Operating system limits</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=8" title="Edit section: Operating system limits"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The operating system can also limit the virtual address space. Details, where applicable, are given in the "<a href="#Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</a>" section.
</p>
<h3><span class="mw-headline" id="Physical_address_space_details">Physical address space details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=9" title="Edit section: Physical address space details"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Current AMD64 processors support a physical address space of up to 2<sup>48</sup> bytes of RAM, or 256&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a>.<sup id="cite_ref-amd10h_20-1" class="reference"><a href="#cite_note-amd10h-20">&#91;18&#93;</a></sup> However, as of 2020<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;action=edit">&#91;update&#93;</a></sup>, there were no known x86-64 <a href="/wiki/Motherboard" title="Motherboard">motherboards</a> that support 256&#160;TB of RAM.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;25&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;26&#93;</a></sup><sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;27&#93;</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;28&#93;</a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="The material near this tag failed verification of its source citation(s). (May 2016)">failed verification</span></a></i>&#93;</sup> The operating system may place additional limits on the amount of RAM that is usable or supported. Details on this point are given in the "<a href="#Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</a>" section of this article.
</p>
<h3><span class="mw-headline" id="Operating_modes"><span class="anchor" id="OPMODES"></span>Operating modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=10" title="Edit section: Operating modes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The architecture has two primary modes of operation: long mode and legacy mode.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="2">Operating
</th>
<th rowspan="2"><a href="/wiki/Operating_system" title="Operating system">Operating system</a> required
</th>
<th rowspan="2">Type of code being run
</th>
<th colspan="2">Size (in bits)
</th>
<th rowspan="2">No. of <a href="/wiki/Register_file" title="Register file">general-purpose registers</a>
</th></tr>
<tr>
<th>mode
</th>
<th>sub-mode
</th>
<th>addresses
</th>
<th>operands (<i><b>default in italics</b></i>)
</th></tr>
<tr>
<td rowspan="3"><a href="/wiki/Long_mode" title="Long mode">Long mode</a>
</td>
<td>64-bit mode
</td>
<td>64-bit OS, 64-bit <a href="/wiki/UEFI" title="UEFI">UEFI</a> firmware, or the previous two interacting via a 64-bit firmware's UEFI interface
</td>
<td><a href="/wiki/Long_mode" title="Long mode">64-bit</a>
</td>
<td>64
</td>
<td>8, 16, <i><b>32</b></i>, 64
</td>
<td>16
</td></tr>
<tr>
<td rowspan="2">Compatibility mode
</td>
<td rowspan="2"><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a> or 64-bit OS
</td>
<td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit</a>
</td>
<td>32
</td>
<td>8, 16, <i><b>32</b></i>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit protected mode</a>
</td>
<td>16
</td>
<td>8, <i><b>16</b></i>, 32
</td>
<td>8
</td></tr>
<tr>
<td rowspan="5">Legacy mode
</td>
<td rowspan="2"><a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a>
</td>
<td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a>, 32-bit OS, 32-bit UEFI firmware, or the latter two interacting via the firmware's UEFI interface
</td>
<td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit</a>
</td>
<td>32
</td>
<td>8, 16, <i><b>32</b></i>
</td>
<td>8
</td></tr>
<tr>
<td>16-bit protected mode OS
</td>
<td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit protected mode</a>
</td>
<td>16
</td>
<td>8, <i><b>16</b></i>, 32<sup id="cite_ref-opsize-prefix_31-0" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a>
</td>
<td>16-bit protected mode or 32-bit OS
</td>
<td>subset of <a href="/wiki/Real_mode" title="Real mode">real mode</a>
</td>
<td>16
</td>
<td>8, <i><b>16</b></i>, 32<sup id="cite_ref-opsize-prefix_31-1" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Unreal_mode" title="Unreal mode">Unreal mode</a>
</td>
<td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a> or real mode OS
</td>
<td><a href="/wiki/Real_mode" title="Real mode">real mode</a>
</td>
<td>16, 20, 32
</td>
<td>8, <i><b>16</b></i>, 32<sup id="cite_ref-opsize-prefix_31-2" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Real_mode" title="Real mode">Real mode</a>
</td>
<td><a href="/wiki/Bootloader" title="Bootloader">Bootloader</a>, real mode OS, or any OS interfacing with a firmware's <a href="/wiki/BIOS" title="BIOS">BIOS</a> interface<sup id="cite_ref-AMIBlog_32-0" class="reference"><a href="#cite_note-AMIBlog-32">&#91;29&#93;</a></sup>
</td>
<td><a href="/wiki/Real_mode" title="Real mode">real mode</a>
</td>
<td>16, 20, <a href="/wiki/A20_line" title="A20 line">21</a>
</td>
<td>8, <i><b>16</b></i>, 32<sup id="cite_ref-opsize-prefix_31-3" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8
</td></tr></tbody></table>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-opsize-prefix-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-opsize-prefix_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Note that 16-bit code written for the 80286 and below does not use 32-bit operand instructions. Code written for the 80386 and above can use the operand-size override prefix (0x66). Normally this prefix is used by protected and long mode code for the purpose of using 16-bit operands, as that code would be running in a code segment with a default operand size of 32 bits. In real mode, the default operand size is 16 bits, so the 0x66 prefix is interpreted differently, changing operand size to 32 bits.</span>
</li>
</ol></div></div>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:AMD64StateDiagram.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/400px-AMD64StateDiagram.svg.png" decoding="async" width="400" height="309" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/600px-AMD64StateDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/800px-AMD64StateDiagram.svg.png 2x" data-file-width="990" data-file-height="765" /></a><figcaption>State diagram of the x86-64 operating modes</figcaption></figure>
<h4><span class="mw-headline" id="Long_mode">Long mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=11" title="Edit section: Long mode"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Long_mode" title="Long mode">Long mode</a></div>
<p>Long mode is the architecture's intended primary mode of operation; it is a combination of the processor's native 64-bit mode and a combined 32-bit and 16-bit compatibility mode. It is used by 64-bit operating systems. Under a 64-bit operating system, 64-bit programs run under 64-bit mode, and 32-bit and 16-bit protected mode applications (that do not need to use either real mode or virtual 8086 mode in order to execute at any time) run under compatibility mode. Real-mode programs and programs that use virtual 8086 mode at any time cannot be run in long mode unless those modes are emulated in software.<sup id="cite_ref-amd-24593_12-15" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page / location: 11">&#58;&#8202;11&#8202;</span></sup> However, such programs may be started from an operating system running in long mode on processors supporting <a href="/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a> or <a href="/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> by creating a virtual processor running in the desired mode.
</p><p>Since the basic <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is the same, there is almost no performance penalty for executing protected mode x86 code. This is unlike Intel's <a href="/wiki/IA-64" title="IA-64">IA-64</a>, where differences in the underlying instruction set mean that running 32-bit code must be done either in emulation of x86 (making the process slower) or with a dedicated x86 coprocessor. However, on the x86-64 platform, many x86 applications could benefit from a 64-bit <a href="/wiki/Recompile" class="mw-redirect" title="Recompile">recompile</a>, due to the additional registers in 64-bit code and guaranteed SSE2-based FPU support, which a <a href="/wiki/Compiler" title="Compiler">compiler</a> can use for optimization. However, applications that regularly handle integers wider than 32 bits, such as cryptographic algorithms, will need a rewrite of the code handling the huge integers in order to take advantage of the 64-bit registers.
</p>
<h4><span class="mw-headline" id="Legacy_mode">Legacy mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=12" title="Edit section: Legacy mode"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Legacy mode is the mode that the processor is in when it is not in long mode.<sup id="cite_ref-amd-24593_12-16" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 14">&#58;&#8202;14&#8202;</span></sup> In this mode, the processor acts like an older x86 processor, and only 16-bit and 32-bit code can be executed. Legacy mode allows for a maximum of 32&#160;bit virtual addressing which limits the virtual address space to 4&#160;GB.<sup id="cite_ref-amd-24593_12-17" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 14">&#58;&#8202;14&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 24">&#58;&#8202;24&#8202;</span></sup><sup class="reference nowrap"><span title="Page: 118">&#58;&#8202;118&#8202;</span></sup> 64-bit programs cannot be run from legacy mode.
</p>
<h5><span class="mw-headline" id="Protected_mode">Protected mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=13" title="Edit section: Protected mode"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p><a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a> is made into a submode of legacy mode.<sup id="cite_ref-amd-24593_12-18" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 14">&#58;&#8202;14&#8202;</span></sup> It is the submode that 32-bit operating systems and 16-bit protected mode operating systems operate in when running on an x86-64 CPU.<sup id="cite_ref-amd-24593_12-19" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page: 14">&#58;&#8202;14&#8202;</span></sup>
</p>
<h5><span class="mw-headline" id="Real_mode">Real mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=14" title="Edit section: Real mode"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h5>
<p><a href="/wiki/Real_mode" title="Real mode">Real mode</a> is the initial mode of operation when the processor is initialized, and is a submode of legacy mode. It is backwards compatible with the original <a href="/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> and <a href="/wiki/Intel_8088" title="Intel 8088">Intel 8088</a> processors. Real mode is primarily used today by operating system bootloaders, which are required by the architecture to configure <a href="#Physical_address_space_details">virtual memory details</a> before transitioning to higher modes. This mode is also used by any operating system that needs to communicate with the system firmware with a traditional <a href="/wiki/BIOS" title="BIOS">BIOS</a>-style interface.<sup id="cite_ref-AMIBlog_32-1" class="reference"><a href="#cite_note-AMIBlog-32">&#91;29&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Intel_64">Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=15" title="Edit section: Intel 64"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>Intel&#160;64</b> is Intel's implementation of x86-64, used and implemented in various processors made by Intel.
</p>
<h3><span class="mw-headline" id="History_2">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=16" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Historically, AMD has developed and produced processors with instruction sets patterned after Intel's original designs, but with x86-64, roles were reversed: Intel found itself in the position of adopting the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">ISA</a> that AMD created as an extension to Intel's own x86 processor line.
</p><p>Intel's project was originally <a href="/wiki/Codename" class="mw-redirect" title="Codename">codenamed</a> <i>Yamhill</i><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;30&#93;</a></sup> (after the <a href="/wiki/Yamhill_River" title="Yamhill River">Yamhill River</a> in Oregon's Willamette Valley). After several years of denying its existence, Intel announced at the February 2004 <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">IDF</a> that the project was indeed underway. Intel's chairman at the time, <a href="/wiki/Craig_Barrett_(chief_executive)" title="Craig Barrett (chief executive)">Craig Barrett</a>, admitted that this was one of their worst-kept secrets.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;31&#93;</a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;32&#93;</a></sup>
</p><p>Intel's name for this instruction set has changed several times. The name used at the IDF was <i>CT</i><sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;33&#93;</a></sup> (presumably<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:No_original_research" title="Wikipedia:No original research"><span title="The material near this tag possibly contains original research. (August 2017)">original research?</span></a></i>&#93;</sup> for <i>Clackamas Technology</i>, another codename from an <a href="/wiki/Clackamas_River" title="Clackamas River">Oregon river</a>); within weeks they began referring to it as <i>IA-32e</i> (for <a href="/wiki/IA-32" title="IA-32">IA-32</a> extensions) and in March 2004 unveiled the "official" name <i>EM64T</i> (Extended Memory 64 Technology). In late 2006 Intel began instead using the name <i>Intel&#160;64</i> for its implementation, paralleling AMD's use of the name AMD64.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;34&#93;</a></sup>
</p><p>The first processor to implement Intel&#160;64 was the multi-socket processor <a href="/wiki/Xeon" title="Xeon">Xeon</a> code-named <i><a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a></i> in June 2004. In contrast, the initial Prescott chips (February 2004) did not enable this feature. Intel subsequently began selling Intel&#160;64-enabled Pentium 4s using the E0 revision of the Prescott core, being sold on the OEM market as the Pentium 4, model F. The E0 revision also adds eXecute Disable (XD) (Intel's name for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>) to Intel&#160;64, and has been included in then current Xeon code-named <i>Irwindale</i>. Intel's official launch of Intel&#160;64 (under the name EM64T at that time) in mainstream desktop processors was the N0 stepping Prescott-2M.
</p><p>The first Intel <a href="/wiki/Mobile_processor" title="Mobile processor">mobile processor</a> implementing Intel&#160;64 is the <a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a> version of the <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a> processor, which was released on July 27, 2006. None of Intel's earlier notebook CPUs (<a href="/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Core Duo</a>, <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, <a href="/wiki/Celeron_M" class="mw-redirect" title="Celeron M">Celeron M</a>, <a href="/wiki/Pentium_4" title="Pentium 4">Mobile Pentium 4</a>) implement Intel&#160;64.
</p>
<h3><span class="mw-headline" id="Implementations_2">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=17" title="Edit section: Implementations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel's processors implementing the Intel64 architecture include the <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> F-series/5x1 series, 506, and 516, <a href="/wiki/Celeron_D" class="mw-redirect" title="Celeron D">Celeron D</a> models 3x1, 3x6, 355, 347, 352, 360, and 365 and all later <a href="/wiki/Celeron" title="Celeron">Celerons</a>, all models of <a href="/wiki/Xeon" title="Xeon">Xeon</a> since "<a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a>", all models of <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> processors since "<a href="/wiki/Merom_(microprocessor)#Merom-2M" title="Merom (microprocessor)">Merom-2M</a>", the <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> 230, 330, D410, D425, D510, D525, N450, N455, N470, N475, N550, N570, N2600 and N2800, all versions of the <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a>, <a href="/wiki/Pentium_Extreme_Edition" class="mw-redirect" title="Pentium Extreme Edition">Pentium Extreme Edition</a>, <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core&#160;2</a>, <a href="/wiki/Core_i9" class="mw-redirect" title="Core i9">Core&#160;i9</a>, <a href="/wiki/Core_i7" class="mw-redirect" title="Core i7">Core&#160;i7</a>, <a href="/wiki/Core_i5" class="mw-redirect" title="Core i5">Core&#160;i5</a>, and <a href="/wiki/Core_i3" class="mw-redirect" title="Core i3">Core&#160;i3</a> processors, and the <a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> 7200 series processors.
</p>
<h3><span class="mw-headline" id="x86-S">x86-S</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=18" title="Edit section: x86-S"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>x86-S is a planned simplification of Intel 64 announced in May 2023.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;35&#93;</a></sup> The new architecture would remove support for 16-bit and 32-bit operating systems, while 32-bit programs will still run under a 64-bit OS. A CPU would no longer have <a href="#Legacy_mode">legacy mode</a>, and start directly in 64-bit <a href="/wiki/Long_mode" title="Long mode">long mode</a>. There will be a way to switch to <a href="/wiki/5-level_paging" class="mw-redirect" title="5-level paging">5-level paging</a> without going through the unpaged mode. Specific removed features include:<sup id="cite_ref-x86-S_40-0" class="reference"><a href="#cite_note-x86-S-40">&#91;36&#93;</a></sup>
</p>
<style data-mw-deduplicate="TemplateStyles:r1147244281">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="div-col">
<ul><li>Segmentation gates</li>
<li>32-bit ring 0
<ul><li>VT-x will no longer emulate this feature</li></ul></li>
<li><a href="/wiki/Protection_ring" title="Protection ring">Rings 1 and 2</a></li>
<li>Ring 3 I/O port (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">IN</span>/<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">OUT</span>) access; see <a href="/wiki/Port-mapped_I/O" class="mw-redirect" title="Port-mapped I/O">port-mapped I/O</a></li>
<li>String port I/O (<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">INS</span>/<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r886049734"><span class="monospaced">OUTS</span>)</li>
<li><a href="/wiki/Real_mode" title="Real mode">Real mode</a> (including <a href="/wiki/Huge_real_mode" class="mw-redirect" title="Huge real mode">huge real mode</a>), 16-bit protected mode, VM86</li>
<li>16-bit addressing mode
<ul><li>VT-x will no longer provide unrestricted mode</li></ul></li>
<li><a href="/wiki/Intel_8259" title="Intel 8259">8259</a> support; the only <a href="/wiki/Advanced_Programmable_Interrupt_Controller" title="Advanced Programmable Interrupt Controller">APIC</a> supported would be X2APIC</li>
<li>Some unused operating system mode bits</li></ul>
</div>
<p>Intel believes the change follows logically after the removal of <a href="/wiki/A20_gate" class="mw-redirect" title="A20 gate">A20 gate</a> in 2008 and the ceasing of 16-bit and 32-bit OS support in Intel firmware in 2020. Support for legacy operating systems would be accomplished via <a href="/wiki/VT-x" class="mw-redirect" title="VT-x">hardware-accelerated virtualization</a>.<sup id="cite_ref-x86-S_40-1" class="reference"><a href="#cite_note-x86-S-40">&#91;36&#93;</a></sup>
</p>
<h2><span id="VIA.27s_x86-64_implementation"></span><span class="mw-headline" id="VIA's_x86-64_implementation">VIA's x86-64 implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=19" title="Edit section: VIA&#039;s x86-64 implementation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced their first implementation of the x86-64 architecture in 2008 after five years of development by its CPU division, <a href="/wiki/Centaur_Technology" title="Centaur Technology">Centaur Technology</a>.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;37&#93;</a></sup>
Codenamed "Isaiah", the 64-bit architecture was unveiled on January 24, 2008,<sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;38&#93;</a></sup> and launched on May 29 under the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> brand name.<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;39&#93;</a></sup>
</p><p>The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances.
It is expected that the Isaiah architecture will be twice as fast in integer performance and four times as fast in <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> performance as the previous-generation <a href="/wiki/VIA_Esther" class="mw-redirect" title="VIA Esther">VIA Esther</a> at an equivalent <a href="/wiki/Clock_speed" class="mw-redirect" title="Clock speed">clock speed</a>. Power consumption is also expected to be on par with the previous-generation VIA CPUs, with <a href="/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> ranging from 5&#160;W to 25&#160;W.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;40&#93;</a></sup>
Being a completely new design, the Isaiah architecture was built with support for features like the x86-64 instruction set and <a href="/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a> which were unavailable on its predecessors, the <a href="/wiki/VIA_C7" title="VIA C7">VIA C7</a> line, while retaining their encryption extensions.
</p>
<h2><span class="mw-headline" id="Microarchitecture_levels">Microarchitecture levels</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=20" title="Edit section: Microarchitecture levels"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In 2020, through a collaboration between AMD, Intel, <a href="/wiki/Red_Hat" title="Red Hat">Red Hat</a>, and <a href="/wiki/SUSE" title="SUSE">SUSE</a>, three microarchitecture levels on top of the x86-64 baseline were defined: x86-64-v2, x86-64-v3, and x86-64-v4.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;41&#93;</a></sup><sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;42&#93;</a></sup> These levels define specific features that can be targeted by programmers to provide compile-time optimizations. The features exposed by each level are as follows:<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;43&#93;</a></sup>
</p>
<table class="wikitable">
<caption>CPU microarchitecture levels
</caption>
<tbody><tr>
<th>Level
</th>
<th>CPU features
</th>
<th>Example instruction
</th></tr>
<tr>
<th rowspan="9">x86-64 (also x86-64-v1)<br />(baseline: all x86-64 CPUs)
</th>
<td><a href="/wiki/CMOV" class="mw-redirect" title="CMOV">CMOV</a></td>
<td>cmov
</td></tr>
<tr>
<td>CX8</td>
<td>cmpxchg8b
</td></tr>
<tr>
<td><a href="/wiki/X87" title="X87">FPU</a></td>
<td>fld
</td></tr>
<tr>
<td>FXSR</td>
<td>fxsave
</td></tr>
<tr>
<td>MMX</td>
<td>emms
</td></tr>
<tr>
<td>OSFXSR</td>
<td>fxsave
</td></tr>
<tr>
<td>SCE</td>
<td>syscall
</td></tr>
<tr>
<td>SSE</td>
<td>cvtss2si
</td></tr>
<tr>
<td>SSE2</td>
<td>cvtpi2pd
</td></tr>
<tr>
<th rowspan="7">x86-64-v2<br />(circa 2009: <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a> and <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a>)
<p>Also:
</p>
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> <a href="/wiki/Silvermont" title="Silvermont">Silvermont</a> (2013)</li>
<li><a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a> Nano and Eden "C" (2015)</li></ul>
</th>
<td>CMPXCHG16B</td>
<td>cmpxchg16b
</td></tr>
<tr>
<td>LAHF-SAHF</td>
<td>lahf
</td></tr>
<tr>
<td>POPCNT</td>
<td>popcnt
</td></tr>
<tr>
<td>SSE3</td>
<td>addsubpd
</td></tr>
<tr>
<td>SSE4_1</td>
<td>blendpd
</td></tr>
<tr>
<td>SSE4_2</td>
<td>pcmpestri
</td></tr>
<tr>
<td>SSSE3</td>
<td>phaddd
</td></tr>
<tr>
<th rowspan="9">x86-64-v3<br />(circa 2015: <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> and <a href="/wiki/Excavator_(microarchitecture)" title="Excavator (microarchitecture)">Excavator</a>)
<p>Also:
</p>
<ul><li>Atom <a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a> (2021)</li>
<li><a href="/wiki/QEMU" title="QEMU">QEMU</a> emulation (as of version 7.2)<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;44&#93;</a></sup><sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;45&#93;</a></sup></li></ul>
</th>
<td>AVX</td>
<td>vzeroall
</td></tr>
<tr>
<td>AVX2</td>
<td>vpermd
</td></tr>
<tr>
<td>BMI1</td>
<td>andn
</td></tr>
<tr>
<td>BMI2</td>
<td>bzhi
</td></tr>
<tr>
<td>F16C</td>
<td>vcvtph2ps
</td></tr>
<tr>
<td>FMA</td>
<td>vfmadd132pd
</td></tr>
<tr>
<td>LZCNT</td>
<td>lzcnt
</td></tr>
<tr>
<td>MOVBE</td>
<td>movbe
</td></tr>
<tr>
<td>OSXSAVE</td>
<td>xgetbv
</td></tr>
<tr>
<th rowspan="5">x86-64-v4<br />(<a href="/wiki/AVX-512" title="AVX-512">AVX-512</a>'s general-purpose subset)
<ul><li><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake-X, Skylake-SP</a> (2017)</li>
<li><a href="/wiki/Zen_4" title="Zen 4">Zen 4</a> (2022)</li></ul>
</th>
<td>AVX512F</td>
<td>kmovw
</td></tr>
<tr>
<td>AVX512BW</td>
<td>vdbpsadbw
</td></tr>
<tr>
<td>AVX512CD</td>
<td>vplzcntd
</td></tr>
<tr>
<td>AVX512DQ</td>
<td>vpmullq
</td></tr>
<tr>
<td>AVX512VL</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td></tr></tbody></table>
<p>All levels include features found in the previous levels. Instruction set extensions not concerned with general-purpose computation, including <a href="/wiki/AES-NI" class="mw-redirect" title="AES-NI">AES-NI</a> and <a href="/wiki/RDRAND" title="RDRAND">RDRAND</a>, are excluded from the level requirements.
</p>
<h2><span class="mw-headline" id="Differences_between_AMD64_and_Intel_64">Differences between AMD64 and Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=21" title="Edit section: Differences between AMD64 and Intel 64"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Although nearly identical, there are some differences between the two instruction sets in the semantics of a few seldom used machine instructions (or situations), which are mainly used for <a href="/wiki/System_programming" class="mw-redirect" title="System programming">system programming</a>.<sup id="cite_ref-trcscott_50-0" class="reference"><a href="#cite_note-trcscott-50">&#91;46&#93;</a></sup> Compilers generally produce <a href="/wiki/Executable" title="Executable">executables</a> (i.e. <a href="/wiki/Machine_code" title="Machine code">machine code</a>) that avoid any differences, at least for ordinary <a href="/wiki/Application_software" title="Application software">application programs</a>. This is therefore of interest mainly to developers of compilers, operating systems and similar, which must deal with individual and special system instructions.
</p>
<h3><span class="mw-headline" id="Recent_implementations">Recent implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=22" title="Edit section: Recent implementations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Intel&#160;64's <a href="/wiki/Find_first_set" title="Find first set"><code>BSF</code></a> and <a href="/wiki/Find_first_set" title="Find first set"><code>BSR</code></a> instructions act differently than AMD64's when the source is zero and the operand size is 32&#160;bits. The processor sets the zero flag and leaves the upper 32&#160;bits of the destination undefined.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="my testing on Core2 and Skylake show in practice the whole 64-bit register is unmodified; Intel *documents* that the whole register (not just upper bits) is undefined in this case, but in practice implements the same behaviour AMD documents (March 2021)">citation needed</span></a></i>&#93;</sup> Note that Intel documents that the destination register has an undefined value in this case, but in practice in silicon implements the same behaviour as AMD (destination unmodified). The separate claim about maybe not preserving bits in the upper 32 has not been verified, but has only been ruled out for Core 2 and Skylake,<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;47&#93;</a></sup> not all Intel microarchitectures like 64-bit Pentium 4 or low-power Atom.</li>
<li>AMD64 requires a different microcode update format and control MSRs (model-specific registers), while Intel&#160;64 implements <a href="/wiki/Microcode" title="Microcode">microcode</a> update unchanged from their 32-bit only processors.</li>
<li>Intel&#160;64 lacks some MSRs that are considered architectural in AMD64. These include <code>SYSCFG</code>, <code>TOP_MEM</code>, and <code>TOP_MEM2</code>.</li>
<li>Intel&#160;64 allows <code>SYSCALL</code>/<code>SYSRET</code> only in 64-bit mode (not in compatibility mode),<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;48&#93;</a></sup> and allows <code>SYSENTER</code>/<code>SYSEXIT</code> in both modes.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;49&#93;</a></sup> AMD64 lacks <code>SYSENTER</code>/<code>SYSEXIT</code> in both sub-modes of <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<sup id="cite_ref-amd-24593_12-20" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference nowrap"><span title="Page / location: 33">&#58;&#8202;33&#8202;</span></sup></li>
<li>In 64-bit mode, near branches with the 66H (operand size override) prefix behave differently. Intel&#160;64 ignores this prefix: the instruction has a 32-bit sign extended offset, and instruction pointer is not truncated. AMD64 uses a 16-bit offset field in the instruction, and clears the top 48&#160;bits of instruction pointer.</li>
<li>On Intel&#160;64 but not AMD64, the <code>REX.W</code> prefix can be used with the far-pointer instructions (<code>LFS</code>, <code>LGS</code>, <code>LSS</code>, <span class="nowrap"><code>JMP FAR</code></span>, <span class="nowrap"><code>CALL FAR</code></span>) to increase the size of their <a href="/wiki/Far_pointer" title="Far pointer">far pointer</a> argument to 80 bits (64-bit offset + 16-bit segment).</li>
<li>AMD processors raise a floating-point Invalid Exception when performing an <code>FLD</code> or <code>FSTP</code> of an 80-bit signalling NaN, while Intel processors do not.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="The AMD architecture manual says that FLD does not raise exceptions when loading an 80-bit SNaN. (February 2023)">citation needed</span></a></i>&#93;</sup></li>
<li>Intel&#160;64 lacks the ability to save and restore a reduced (and thus faster) version of the <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> state (involving the <code>FXSAVE</code> and <code>FXRSTOR</code> instructions).<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (July 2021)">clarification needed</span></a></i>&#93;</sup></li>
<li>AMD processors ever since <a href="/wiki/Opteron" title="Opteron">Opteron</a> Rev. E and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> Rev. D have reintroduced limited support for segmentation, via the Long Mode Segment Limit Enable (LMSLE) bit, to ease <a href="/wiki/X86_virtualization#64-bit" title="X86 virtualization">virtualization</a> of 64-bit guests.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;50&#93;</a></sup><sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;51&#93;</a></sup></li>
<li>When returning to a non-canonical address using <code>SYSRET</code>, AMD64 processors execute the general protection fault handler in privilege level 3,<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;52&#93;</a></sup> while on Intel&#160;64 processors it is executed in privilege level 0.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;53&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Older_implementations">Older implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=23" title="Edit section: Older implementations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<style data-mw-deduplicate="TemplateStyles:r1097763485">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}html.client-js body.skin-minerva .mw-parser-output .mbox-text-span{margin-left:23px!important}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}</style><table class="box-Update plainlinks metadata ambox ambox-content ambox-Update" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Ambox_current_red_Asia_Australia.svg/42px-Ambox_current_red_Asia_Australia.svg.png" decoding="async" width="42" height="34" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Ambox_current_red_Asia_Australia.svg/63px-Ambox_current_red_Asia_Australia.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Ambox_current_red_Asia_Australia.svg/84px-Ambox_current_red_Asia_Australia.svg.png 2x" data-file-width="360" data-file-height="290" /></span></span></div></td><td class="mbox-text"><div class="mbox-text-span">This section needs to be <b>updated</b>. The reason given is: future tense relating to processors that have been out for years, dates with day and month but no year.<span class="hide-when-compact"> Please help update this article to reflect recent events or newly available information.</span>  <span class="date-container"><i>(<span class="date">January 2023</span>)</i></span></div></td></tr></tbody></table>
<ul><li>The AMD64 processors prior to Revision F<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;54&#93;</a></sup> (distinguished by the switch from <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a> to <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> memory and new sockets <a href="/wiki/Socket_AM2" title="Socket AM2">AM2</a>, <a href="/wiki/Socket_F" title="Socket F">F</a> and <a href="/wiki/Socket_S1" title="Socket S1">S1</a>) of 2006 lacked the <code>CMPXCHG16B</code> instruction, which is an extension of the <code>CMPXCHG8B</code> instruction present on most post-<a href="/wiki/80486" class="mw-redirect" title="80486">80486</a> processors. Similar to <code>CMPXCHG8B</code>, <code>CMPXCHG16B</code> allows for <a href="/wiki/Atomic_operation" class="mw-redirect" title="Atomic operation">atomic operations</a> on octa-words (128-bit values). This is useful for parallel algorithms that use <a href="/wiki/Compare_and_swap" class="mw-redirect" title="Compare and swap">compare and swap</a> on data larger than the size of a pointer, common in <a href="/wiki/Lock-free_and_wait-free_algorithms" class="mw-redirect" title="Lock-free and wait-free algorithms">lock-free and wait-free algorithms</a>. Without <code>CMPXCHG16B</code> one must use workarounds, such as a <a href="/wiki/Critical_section" title="Critical section">critical section</a> or alternative lock-free approaches.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;55&#93;</a></sup> Its absence also prevents 64-bit <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> prior to Windows 8.1 from having a <a href="/wiki/User-mode" class="mw-redirect" title="User-mode">user-mode</a> address space larger than 8&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a>.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;56&#93;</a></sup> The 64-bit version of <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> requires the instruction.<sup id="cite_ref-CPUinsts8.1_61-0" class="reference"><a href="#cite_note-CPUinsts8.1-61">&#91;57&#93;</a></sup></li>
<li>Early AMD64 and Intel&#160;64 CPUs lacked <code>LAHF</code> and <code>SAHF</code> instructions in 64-bit mode. AMD introduced these instructions (also in 64-bit mode) with their <a href="/wiki/90_nm_process" title="90 nm process">90&#160;nm</a> (revision&#160;D) processors, starting with Athlon&#160;64 in October 2004.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;58&#93;</a></sup><sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;59&#93;</a></sup> Intel introduced the instructions in October 2005 with the 0F47h and later revisions of <a href="/wiki/NetBurst" title="NetBurst">NetBurst</a>.<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;65&#93;</a></sup> The 64-bit version of Windows 8.1 requires this feature.<sup id="cite_ref-CPUinsts8.1_61-1" class="reference"><a href="#cite_note-CPUinsts8.1-61">&#91;57&#93;</a></sup></li>
<li>Early Intel CPUs with Intel&#160;64 also lack the <a href="/wiki/NX_bit" title="NX bit">NX bit</a> of the AMD64 architecture. It was added in the stepping E0 (0F41h) Pentium 4 in October 2004.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;66&#93;</a></sup> This feature is required by all versions of Windows 8.</li>
<li>Early Intel&#160;64 implementations had a 36-bit (64&#160;GB) physical addressing of memory while original AMD64 implementations had a 40-bit (1&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a>) physical addressing. Intel used the 40-bit physical addressing first on Xeon MP (<a href="/wiki/Xeon#Cranford_and_Potomac" title="Xeon">Potomac</a>), launched on 29 March 2005.<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;67&#93;</a></sup> The difference is not a difference of the user-visible ISAs. In 2007 <a href="/wiki/AMD_10h" title="AMD 10h">AMD 10h</a>-based Opteron was the first to provide a 48-bit (256&#160;TB) physical address space.<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;68&#93;</a></sup><sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;69&#93;</a></sup> Intel 64's physical addressing was extended to 44 bits (16&#160;TB) in Nehalem-EX in 2010<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;70&#93;</a></sup> and to 46 bits (64&#160;TB) in Sandy Bridge E in 2011.<sup id="cite_ref-76" class="reference"><a href="#cite_note-76">&#91;71&#93;</a></sup><sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;72&#93;</a></sup> With the Ice Lake 3rd gen Xeon Scalable processors, Intel increased the virtual addressing to 57 bits (128&#160;<a href="/wiki/Petabyte" class="mw-redirect" title="Petabyte">PB</a>) and physical to 52 bits (4&#160;PB) in 2021, necessitating a <a href="/wiki/Intel_5-level_paging" title="Intel 5-level paging">5-level paging</a>.<sup id="cite_ref-78" class="reference"><a href="#cite_note-78">&#91;73&#93;</a></sup> The following year AMD64 added the same in 4th generation <a href="/wiki/EPYC" class="mw-redirect" title="EPYC">EPYC</a> (Genoa).<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">&#91;74&#93;</a></sup> Non-server CPUs retain smaller address spaces for longer.</li></ul>
<h2><span class="mw-headline" id="Adoption">Adoption</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=24" title="Edit section: Adoption"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/350px-Processor_families_in_TOP500_supercomputers.svg.png" decoding="async" width="350" height="248" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/525px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/700px-Processor_families_in_TOP500_supercomputers.svg.png 2x" data-file-width="1232" data-file-height="873" /></a><figcaption>An area chart showing the representation of different families of microprocessors in the TOP500 supercomputer ranking list, from 1993 to 2020.<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;75&#93;</a></sup></figcaption></figure>
<p>In <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> tracked by <a href="/wiki/TOP500" title="TOP500">TOP500</a>, the appearance of 64-bit extensions for the x86 architecture enabled 64-bit x86 processors by AMD and Intel to replace most RISC processor architectures previously used in such systems (including <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/SPARC" title="SPARC">SPARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and others), as well as 32-bit x86, even though Intel itself initially tried unsuccessfully to replace x86 with a new incompatible 64-bit architecture in the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor.
</p><p>As of 2020<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;action=edit">&#91;update&#93;</a></sup>, a <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a> <a href="/wiki/Fujitsu_A64FX" title="Fujitsu A64FX">A64FX</a>-based supercomputer called <a href="/wiki/Fugaku_(supercomputer)" title="Fugaku (supercomputer)">Fugaku</a> is number one. The first ARM-based supercomputer appeared on the list in 2018<sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;76&#93;</a></sup> and, in recent years, non-CPU architecture co-processors (<a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a>) have also played a big role in performance. Intel's <a href="/wiki/Xeon_Phi#Knights_Corner" title="Xeon Phi">Xeon Phi "Knights Corner"</a> coprocessors, which implement a subset of x86-64 with some vector extensions,<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;77&#93;</a></sup> are also used, along with x86-64 processors, in the <a href="/wiki/Tianhe-2" title="Tianhe-2">Tianhe-2</a> supercomputer.<sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;78&#93;</a></sup>
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=25" title="Edit section: Operating system compatibility and characteristics"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following operating systems and releases support the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>.
</p>
<h3><span class="mw-headline" id="BSD">BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=26" title="Edit section: BSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="DragonFly_BSD">DragonFly BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=27" title="Edit section: DragonFly BSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Preliminary infrastructure work was started in February 2004 for a x86-64 port.<sup id="cite_ref-dfly-amd64-prelim_84-0" class="reference"><a href="#cite_note-dfly-amd64-prelim-84">&#91;79&#93;</a></sup> This development later stalled. Development started again during July 2007<sup id="cite_ref-dfly-amd64-noah_85-0" class="reference"><a href="#cite_note-dfly-amd64-noah-85">&#91;80&#93;</a></sup>
and continued during <a href="/wiki/Google_Summer_of_Code" title="Google Summer of Code">Google Summer of Code</a> 2008 and SoC 2009.<sup id="cite_ref-dfly-amd64-soc2008_86-0" class="reference"><a href="#cite_note-dfly-amd64-soc2008-86">&#91;81&#93;</a></sup><sup id="cite_ref-dfly-amd64-soc2009_87-0" class="reference"><a href="#cite_note-dfly-amd64-soc2009-87">&#91;82&#93;</a></sup> The first official release to contain x86-64 support was version 2.4.<sup id="cite_ref-dflyamd64-release_88-0" class="reference"><a href="#cite_note-dflyamd64-release-88">&#91;83&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="FreeBSD">FreeBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=28" title="Edit section: FreeBSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> first added x86-64 support under the name "amd64" as an experimental architecture in 5.1-RELEASE in June 2003. It was included as a standard distribution architecture as of 5.2-RELEASE in January 2004. Since then, FreeBSD has designated it as a Tier&#160;1 platform. The 6.0-RELEASE version cleaned up some quirks with running x86 executables under amd64, and most drivers work just as they do on the x86 architecture. Work is currently being done to integrate more fully the x86 <a href="/wiki/Application_binary_interface" title="Application binary interface">application binary interface</a> (ABI), in the same manner as the Linux 32-bit ABI compatibility currently works.
</p>
<h4><span class="mw-headline" id="NetBSD">NetBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=29" title="Edit section: NetBSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>x86-64 architecture support was first committed to the <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> source tree on June 19, 2001. As of NetBSD&#160;2.0, released on December 9, 2004, <i>NetBSD/amd64</i> is a fully integrated and supported port.
32-bit code is still supported in 64-bit mode, with a netbsd-32 kernel compatibility layer for 32-bit syscalls. The NX bit is used to provide non-executable stack and heap with per-page granularity (segment granularity being used on 32-bit x86).
</p>
<h4><span class="mw-headline" id="OpenBSD">OpenBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=30" title="Edit section: OpenBSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has supported AMD64 since OpenBSD 3.5, released on May 1, 2004. Complete in-tree implementation of AMD64 support was achieved prior to the hardware's initial release because AMD had loaned several machines for the project's <a href="/wiki/Hackathon" title="Hackathon">hackathon</a> that year. OpenBSD developers have taken to the platform because of its support for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, which allowed for an easy implementation of the <a href="/wiki/W%5EX" title="W^X">W^X</a> feature.
</p><p>The code for the AMD64 port of OpenBSD also runs on Intel 64 processors which contains cloned use of the AMD64 extensions, but since Intel left out the page table NX bit in early Intel 64 processors, there is no W^X capability on those Intel CPUs; later Intel 64 processors added the NX bit under the name "XD bit". <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP) works on OpenBSD's AMD64 port, starting with release 3.6 on November 1, 2004.
</p>
<h3><span class="mw-headline" id="DOS">DOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=31" title="Edit section: DOS"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1097763485"><table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a href="/wiki/Special:EditPage/X86-64" title="Special:EditPage/X86-64">improve this article</a> by <a href="/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?as_eq=wikipedia&amp;q=%22X86-64%22">"X86-64"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?tbm=nws&amp;q=%22X86-64%22+-wikipedia&amp;tbs=ar:1">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?&amp;q=%22X86-64%22&amp;tbs=bkt:s&amp;tbm=bks">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?tbs=bks:1&amp;q=%22X86-64%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://scholar.google.com/scholar?q=%22X86-64%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22X86-64%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <span class="date-container"><i>(<span class="date">December 2022</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a></small>)</i></span></div></td></tr></tbody></table>
<p>It is possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> under <a href="/wiki/DOS" title="DOS">DOS</a> without a DOS extender,<sup id="cite_ref-89" class="reference"><a href="#cite_note-89">&#91;84&#93;</a></sup> but the user must return to real mode in order to call BIOS or DOS interrupts.
</p><p>It may also be possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> with a <a href="/wiki/DOS_extender" title="DOS extender">DOS extender</a> similar to <a href="/wiki/DOS/4GW" class="mw-redirect" title="DOS/4GW">DOS/4GW</a>, but more complex since x86-64 lacks <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. DOS itself is not aware of that, and no benefits should be expected unless running DOS in an emulation with an adequate virtualization driver backend, for example: the mass storage interface.
</p>
<h3><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=32" title="Edit section: Linux"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_Linux_distributions#Instruction_set_architecture_support" title="Comparison of Linux distributions">Comparison of Linux distributions §&#160;Instruction set architecture support</a></div>
<p><a href="/wiki/Linux" title="Linux">Linux</a> was the first operating system kernel to run the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>, starting with the 2.4 version in 2001 (preceding the hardware's availability).<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;85&#93;</a></sup><sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;86&#93;</a></sup> Linux also provides backward compatibility for running 32-bit executables. This permits programs to be recompiled into long mode while retaining the use of 32-bit programs. Current Linux distributions ship with x86-64-native kernels and <a href="/wiki/Userland_(computing)" class="mw-redirect" title="Userland (computing)">userlands</a>. Some, such as <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>,<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;87&#93;</a></sup> <a href="/wiki/SUSE_Linux" title="SUSE Linux">SUSE</a>, <a href="/wiki/Mandriva_Linux" title="Mandriva Linux">Mandriva</a>, and <a href="/wiki/Debian" title="Debian">Debian</a>, allow users to install a set of 32-bit components and libraries when installing off a 64-bit distribution medium, thus allowing most existing 32-bit applications to run alongside the 64-bit OS.
</p><p><a href="/wiki/X32_ABI" title="X32 ABI">x32 ABI</a> (Application Binary Interface), introduced in Linux 3.4, allows programs compiled for the x32 ABI to run in the 64-bit mode of x86-64 while only using 32-bit pointers and data fields.<sup id="cite_ref-x32ABIHOnline_93-0" class="reference"><a href="#cite_note-x32ABIHOnline-93">&#91;88&#93;</a></sup><sup id="cite_ref-x32ABILinuxPlumbers_94-0" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-94">&#91;89&#93;</a></sup><sup id="cite_ref-x32ABIDevelopmentGroup_95-0" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-95">&#91;90&#93;</a></sup>
Though this limits the program to a virtual address space of 4&#160;GB it also decreases the memory footprint of the program and in some cases can allow it to run faster.<sup id="cite_ref-x32ABIHOnline_93-1" class="reference"><a href="#cite_note-x32ABIHOnline-93">&#91;88&#93;</a></sup><sup id="cite_ref-x32ABILinuxPlumbers_94-1" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-94">&#91;89&#93;</a></sup><sup id="cite_ref-x32ABIDevelopmentGroup_95-1" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-95">&#91;90&#93;</a></sup>
</p><p>64-bit Linux allows up to 128&#160;<a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">TB</a> of virtual address space for individual processes, and can address approximately 64&#160;TB of physical memory, subject to processor and system limitations.<sup id="cite_ref-DebianAMD64_96-0" class="reference"><a href="#cite_note-DebianAMD64-96">&#91;91&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="macOS">macOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=33" title="Edit section: macOS"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Mac OS X 10.4.7 and higher versions of <a href="/wiki/Mac_OS_X_Tiger" title="Mac OS X Tiger">Mac OS X 10.4</a> run 64-bit command-line tools using the POSIX and math libraries on 64-bit Intel-based machines, just as all versions of Mac OS X 10.4 and 10.5 run them on 64-bit PowerPC machines. No other libraries or frameworks work with 64-bit applications in Mac OS X 10.4.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;92&#93;</a></sup>
The kernel, and all kernel extensions, are 32-bit only.
</p><p><a href="/wiki/Mac_OS_X_Leopard" title="Mac OS X Leopard">Mac OS X 10.5</a> supports 64-bit GUI applications using <a href="/wiki/Cocoa_(API)" title="Cocoa (API)">Cocoa</a>, <a href="/wiki/Quartz_(graphics_layer)" title="Quartz (graphics layer)">Quartz</a>, <a href="/wiki/OpenGL" title="OpenGL">OpenGL</a>, and <a href="/wiki/X11" class="mw-redirect" title="X11">X11</a> on 64-bit Intel-based machines, as well as on 64-bit <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> machines.<sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;93&#93;</a></sup>
All non-GUI libraries and frameworks also support 64-bit applications on those platforms. The kernel, and all kernel extensions, are 32-bit only.
</p><p><a href="/wiki/Mac_OS_X_Snow_Leopard" title="Mac OS X Snow Leopard">Mac OS X 10.6</a> is the first version of <a href="/wiki/MacOS" title="MacOS">macOS</a> that supports a 64-bit <a href="/wiki/Kernel_(operating_system)" title="Kernel (operating system)">kernel</a>. However, not all 64-bit computers can run the 64-bit kernel, and not all 64-bit computers that can run the 64-bit kernel will do so by default.<sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;94&#93;</a></sup>
The 64-bit kernel, like the 32-bit kernel, supports 32-bit applications; both kernels also support 64-bit applications. 32-bit applications have a virtual address space limit of 4&#160;GB under either kernel.<sup id="cite_ref-arstechnicaMacOSX64bit_100-0" class="reference"><a href="#cite_note-arstechnicaMacOSX64bit-100">&#91;95&#93;</a></sup><sup id="cite_ref-Apple64Bit_101-0" class="reference"><a href="#cite_note-Apple64Bit-101">&#91;96&#93;</a></sup>  The 64-bit kernel does not support 32-bit <a href="/wiki/Loadable_kernel_module" title="Loadable kernel module">kernel extensions</a>, and the 32-bit kernel does not support 64-bit kernel extensions.
</p><p><a href="/wiki/OS_X_Mountain_Lion" title="OS X Mountain Lion">OS X 10.8</a> includes only the 64-bit kernel, but continues to support 32-bit applications; it does not support 32-bit kernel extensions, however.
</p><p><a href="/wiki/MacOS_Catalina" title="MacOS Catalina">macOS 10.15</a> includes only the 64-bit kernel and no longer supports 32-bit applications. This removal of support has presented a problem for <a href="/wiki/WineHQ" class="mw-redirect" title="WineHQ">WineHQ</a> (and the commercial version <a href="/wiki/CrossOver" class="mw-redirect" title="CrossOver">CrossOver</a>), as it needs to still be able to run 32-bit Windows applications. The solution, termed <i>wine32on64</i>, was to add <a href="/wiki/Thunk" title="Thunk">thunks</a> that bring the CPU in and out of 32-bit compatibility mode in the nominally 64-bit application.<sup id="cite_ref-102" class="reference"><a href="#cite_note-102">&#91;97&#93;</a></sup><sup id="cite_ref-103" class="reference"><a href="#cite_note-103">&#91;98&#93;</a></sup>
</p><p>macOS uses the <a href="/wiki/Universal_binary" title="Universal binary">universal binary</a> format to package 32- and 64-bit versions of application and library code into a single file; the most appropriate version is automatically selected at load time. In Mac OS X 10.6, the universal binary format is also used for the kernel and for those kernel extensions that support both 32-bit and 64-bit kernels.
</p>
<h3><span class="mw-headline" id="Solaris">Solaris</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=34" title="Edit section: Solaris"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Illumos" title="Illumos">illumos</a></div>
<p><a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a> 10 and later releases support the x86-64 architecture.
</p><p>For Solaris 10, just as with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> architecture, there is only one operating system image, which contains a 32-bit kernel and a 64-bit kernel; this is labeled as the "x64/x86" DVD-ROM image. The default behavior is to boot a 64-bit kernel, allowing both 64-bit and existing or new 32-bit executables to be run. A 32-bit kernel can also be manually selected, in which case only 32-bit executables will run. The <code>isainfo</code> command can be used to determine if a system is running a 64-bit kernel.
</p><p>For Solaris 11, only the 64-bit kernel is provided. However, the 64-bit kernel supports both 32- and 64-bit executables, libraries, and system calls.
</p>
<h3><span class="mw-headline" id="Windows">Windows</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=35" title="Edit section: Windows"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>x64 editions of Microsoft Windows client and server—<a href="/wiki/Windows_XP_Professional_x64_Edition" title="Windows XP Professional x64 Edition">Windows XP Professional x64 Edition</a> and <a href="/wiki/Windows_Server_2003" title="Windows Server 2003">Windows Server 2003</a> x64 Edition—were released in March 2005.<sup id="cite_ref-104" class="reference"><a href="#cite_note-104">&#91;99&#93;</a></sup> Internally they are actually the same build (5.2.3790.1830 SP1),<sup id="cite_ref-105" class="reference"><a href="#cite_note-105">&#91;100&#93;</a></sup><sup id="cite_ref-106" class="reference"><a href="#cite_note-106">&#91;101&#93;</a></sup> as they share the same source base and operating system binaries, so even system updates are released in unified packages, much in the manner as Windows 2000 Professional and Server editions for x86. <a href="/wiki/Windows_Vista" title="Windows Vista">Windows Vista</a>, which also has many different editions, was released in January 2007. <a href="/wiki/Windows_7" title="Windows 7">Windows&#160;7</a> was released in July 2009. <a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> was sold in only x64 and Itanium editions; later versions of Windows Server only offer an x64 edition.
</p><p>Versions of Windows for x64 prior to Windows 8.1 and Windows Server 2012 R2 offer the following:
</p>
<ul><li>8&#160;TB of virtual address space per process, accessible from both user mode and kernel mode, referred to as the user mode address space. An x64 program can use all of this, subject to backing store limits on the system, and provided it is linked with the "large address aware" option, which is present by default.<sup id="cite_ref-VSdocLAA_107-0" class="reference"><a href="#cite_note-VSdocLAA-107">&#91;102&#93;</a></sup> This is a 4096-fold increase over the default 2&#160;GB user-mode virtual address space offered by 32-bit Windows.<sup id="cite_ref-Pietrek64BitWindowsProgramming_108-0" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-108">&#91;103&#93;</a></sup><sup id="cite_ref-MicrosoftMoveTox64_109-0" class="reference"><a href="#cite_note-MicrosoftMoveTox64-109">&#91;104&#93;</a></sup></li>
<li>8&#160;TB of kernel mode virtual address space for the operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_108-1" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-108">&#91;103&#93;</a></sup> As with the user mode address space, this is a 4096-fold increase over 32-bit Windows versions. The increased space primarily benefits the file system cache and kernel mode "heaps" (non-paged pool and paged pool). Windows only uses a total of 16&#160;TB out of the 256&#160;TB implemented by the processors because early AMD64 processors lacked a <code>CMPXCHG16B</code> instruction.<sup id="cite_ref-110" class="reference"><a href="#cite_note-110">&#91;105&#93;</a></sup></li></ul>
<p>Under Windows 8.1 and Windows Server 2012 R2, both user mode and kernel mode virtual address spaces have been extended to 128&#160;TB.<sup id="cite_ref-win-lim-msdn_24-3" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> These versions of Windows will not install on processors that lack the <code>CMPXCHG16B</code> instruction.
</p><p>The following additional characteristics apply to all x64 versions of Windows:
</p>
<ul><li>Ability to run existing 32-bit applications (<code>.exe</code> programs) and dynamic link libraries (<code>.dll</code>s) using <a href="/wiki/WoW64" title="WoW64">WoW64</a> if WoW64 is supported on that version. Furthermore, a 32-bit program, if it was linked with the "large address aware" option,<sup id="cite_ref-VSdocLAA_107-1" class="reference"><a href="#cite_note-VSdocLAA-107">&#91;102&#93;</a></sup> can use up to 4&#160;GB of virtual address space in 64-bit Windows, instead of the default 2&#160;GB (optional 3&#160;GB with <code>/3GB</code> boot option and "large address aware" link option) offered by 32-bit Windows.<sup id="cite_ref-64-bitProgrammingGameDevelopers_111-0" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-111">&#91;106&#93;</a></sup> Unlike the use of the <code>/3GB</code> boot option on x86, this does not reduce the kernel mode virtual address space available to the operating system. 32-bit applications can, therefore, benefit from running on x64 Windows even if they are not recompiled for x86-64.</li>
<li>Both 32- and 64-bit applications, if not linked with "large address aware", are limited to 2&#160;GB of virtual address space.</li>
<li>Ability to use up to 128&#160;GB (Windows XP/Vista), 192&#160;GB (Windows&#160;7), 512&#160;GB (Windows&#160;8), 1&#160;TB (Windows Server 2003), 2&#160;TB (Windows Server 2008/Windows 10), 4&#160;TB (Windows Server 2012), or 24&#160;TB (Windows Server 2016/2019) of physical random access memory (RAM).<sup id="cite_ref-112" class="reference"><a href="#cite_note-112">&#91;107&#93;</a></sup></li>
<li><a href="/wiki/LLP64" class="mw-redirect" title="LLP64">LLP64</a> data model: in C/C++, "int" and "long" types are 32&#160;bits wide, "long long" is 64&#160;bits, while pointers and types derived from pointers are 64&#160;bits wide.</li>
<li>Kernel mode device drivers must be 64-bit versions; there is no way to run 32-bit kernel mode executables within the 64-bit operating system. User mode device drivers can be either 32-bit or 64-bit.</li>
<li>16-bit Windows (Win16) and DOS applications will not run on x86-64 versions of Windows due to the removal of the <a href="/wiki/Virtual_DOS_machine" title="Virtual DOS machine">virtual DOS machine</a> subsystem (NTVDM) which relied upon the ability to use virtual 8086 mode. Virtual 8086 mode cannot be entered while running in long mode.</li>
<li>Full implementation of the <a href="/wiki/NX_bit" title="NX bit">NX</a> (No Execute) page protection feature. This is also implemented on recent 32-bit versions of Windows when they are started in PAE mode.</li>
<li>Instead of FS segment descriptor on x86 versions of the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family, GS segment descriptor is used to point to two operating system defined structures: Thread Information Block (NT_TIB) in user mode and Processor Control Region (KPCR) in kernel mode. Thus, for example, in user mode <code>GS:0</code> is the address of the first member of the Thread Information Block. Maintaining this convention made the x86-64 port easier, but required AMD to retain the function of the FS and GS segments in long mode – even though segmented addressing <i>per se</i> is not really used by any modern operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_108-2" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-108">&#91;103&#93;</a></sup></li>
<li>Early reports claimed that the operating system scheduler would not save and restore the <a href="/wiki/X87" title="X87">x87</a> FPU machine state across thread context switches. Observed behavior shows that this is not the case: the x87 state is saved and restored, except for kernel mode-only threads (a limitation that exists in the 32-bit version as well). The most recent documentation available from Microsoft states that the x87/<a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a>/<a href="/wiki/3DNow!" title="3DNow!">3DNow!</a> instructions may be used in long mode, but that they are deprecated and may cause compatibility problems in the future.<sup id="cite_ref-64-bitProgrammingGameDevelopers_111-1" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-111">&#91;106&#93;</a></sup> (3DNow! is no longer available on AMD processors, with the exception of the <code>PREFETCH</code> and <code>PREFETCHW</code> instructions,<sup id="cite_ref-113" class="reference"><a href="#cite_note-113">&#91;108&#93;</a></sup> which are also supported on Intel processors as of <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>.)</li>
<li>Some components like <a href="/wiki/Jet_Database_Engine" class="mw-redirect" title="Jet Database Engine">Jet Database Engine</a> and <a href="/wiki/Data_Access_Objects" class="mw-redirect" title="Data Access Objects">Data Access Objects</a> will not be ported to 64-bit architectures such as x86-64 and IA-64.<sup id="cite_ref-114" class="reference"><a href="#cite_note-114">&#91;109&#93;</a></sup><sup id="cite_ref-115" class="reference"><a href="#cite_note-115">&#91;110&#93;</a></sup><sup id="cite_ref-116" class="reference"><a href="#cite_note-116">&#91;111&#93;</a></sup></li>
<li><a href="/wiki/Microsoft_Visual_Studio" class="mw-redirect" title="Microsoft Visual Studio">Microsoft Visual Studio</a> can compile <a href="/wiki/Native_code" class="mw-redirect" title="Native code">native applications</a> to target either the x86-64 architecture, which can run only on 64-bit Microsoft Windows, or the <a href="/wiki/IA-32" title="IA-32">IA-32</a> architecture, which can run as a 32-bit application on 32-bit Microsoft Windows or 64-bit Microsoft Windows in <a href="/wiki/WoW64" title="WoW64">WoW64</a> emulation mode. <a href="/wiki/Managed_code" title="Managed code">Managed applications</a> can be compiled either in IA-32, x86-64 or AnyCPU modes. Software created in the first two modes behave like their IA-32 or x86-64 native code counterparts respectively; When using the AnyCPU mode, however, applications in 32-bit versions of Microsoft Windows run as 32-bit applications, while they run as a 64-bit application in 64-bit editions of Microsoft Windows.</li></ul>
<h2><span class="mw-headline" id="Video_game_consoles">Video game consoles</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=36" title="Edit section: Video game consoles"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Both the <a href="/wiki/PlayStation_4" title="PlayStation 4">PlayStation 4</a> and <a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a>, and all variants of those consoles, incorporate AMD x86-64 processors, based on the <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>.<sup id="cite_ref-XboxOneMay2013Anandtechcomparison_117-0" class="reference"><a href="#cite_note-XboxOneMay2013Anandtechcomparison-117">&#91;112&#93;</a></sup><sup id="cite_ref-XboxOneMay2013SpecGameinformer_118-0" class="reference"><a href="#cite_note-XboxOneMay2013SpecGameinformer-118">&#91;113&#93;</a></sup> Firmware and games are written in x86-64 code; no legacy x86 code is involved.
</p><p>The current generation, the <a href="/wiki/PlayStation_5" title="PlayStation 5">PlayStation 5</a> and the <a href="/wiki/Xbox_Series_X_and_Series_S" title="Xbox Series X and Series S">Xbox Series X and Series S</a> respectively, also incorporate AMD x86-64 processors, based on the <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> microarchitecture.<sup id="cite_ref-119" class="reference"><a href="#cite_note-119">&#91;114&#93;</a></sup><sup id="cite_ref-120" class="reference"><a href="#cite_note-120">&#91;115&#93;</a></sup>
</p><p>Although considered a PC, the <a href="/wiki/Steam_Deck" title="Steam Deck">Steam Deck</a> uses a custom AMD x86-64 <a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">accelerated processing unit</a> (APU), based on the Zen 2 microarchitecture.<sup id="cite_ref-verge_tech_pres_details_121-0" class="reference"><a href="#cite_note-verge_tech_pres_details-121">&#91;116&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Industry_naming_conventions">Industry naming conventions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=37" title="Edit section: Industry naming conventions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Since AMD64 and Intel 64 are substantially similar, many software and hardware products use one vendor-neutral term to indicate their compatibility with both implementations. AMD's original designation for this processor architecture, "x86-64", is still used for this purpose,<sup id="cite_ref-apple-x86-64_2-1" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup> as is the variant "x86_64".<sup id="cite_ref-apple-x86_64-arch-manpage_3-1" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-1" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup> Other companies, such as <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><sup id="cite_ref-ms-x64_6-1" class="reference"><a href="#cite_note-ms-x64-6">&#91;6&#93;</a></sup> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>/<a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>,<sup id="cite_ref-solaris-x64_5-1" class="reference"><a href="#cite_note-solaris-x64-5">&#91;5&#93;</a></sup> use the contraction "x64" in marketing material.
</p><p>The term <a href="/wiki/IA-64" title="IA-64">IA-64</a> refers to the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor, and should not be confused with x86-64, as it is a completely different instruction set.
</p><p>Many operating systems and products, especially those that introduced x86-64 support prior to Intel's entry into the market, use the term "AMD64" or "amd64" to refer to both AMD64 and Intel 64.
</p>
<ul><li><b>amd64</b>
<ul><li>Most <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> systems such as <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, <a href="/wiki/MidnightBSD" title="MidnightBSD">MidnightBSD</a>, <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> and <a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li>Some <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> such as <a href="/wiki/Debian" title="Debian">Debian</a>, <a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li><a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a>'s x64 versions use the AMD64 moniker internally to designate various components which use or are compatible with this architecture. For example, the <a href="/wiki/Environment_variable" title="Environment variable">environment variable</a> PROCESSOR_ARCHITECTURE is assigned the value "AMD64" as opposed to "x86" in 32-bit versions, and the system directory on a Windows x64 Edition installation CD-ROM is named "AMD64", in contrast to "i386" in 32-bit versions.<sup id="cite_ref-122" class="reference"><a href="#cite_note-122">&#91;117&#93;</a></sup></li>
<li>Sun's <a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a>'s <i>isalist</i> command identifies both AMD64- and Intel 64-based systems as "amd64".</li>
<li><a href="/wiki/Java_Development_Kit" title="Java Development Kit">Java Development Kit</a> (JDK): the name "amd64" is used in directory names containing x86-64 files.</li></ul></li>
<li><b>x86_64</b>
<ul><li>The <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a><sup id="cite_ref-123" class="reference"><a href="#cite_note-123">&#91;118&#93;</a></sup> and the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> refers to 64-bit architecture as "x86_64".</li>
<li>Some Linux distributions, such as <a href="/wiki/Fedora_(operating_system)" class="mw-redirect" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a>, <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to this 64-bit architecture as "x86_64".</li>
<li>Apple <a href="/wiki/MacOS" title="MacOS">macOS</a> refers to 64-bit architecture as "x86-64" or "x86_64", as seen in the Terminal command <code>arch</code><sup id="cite_ref-apple-x86_64-arch-manpage_3-2" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup> and in their developer documentation.<sup id="cite_ref-apple-x86-64_2-2" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-2" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup></li>
<li>Breaking with most other BSD systems, <a href="/wiki/DragonFly_BSD" title="DragonFly BSD">DragonFly BSD</a> refers to 64-bit architecture as "x86_64".</li>
<li><a href="/wiki/Haiku_(operating_system)" title="Haiku (operating system)">Haiku</a> refers to 64-bit architecture as "x86_64".</li></ul></li></ul>
<h2><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=38" title="Edit section: Licensing"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>x86-64/AMD64 was solely developed by AMD. AMD holds patents on techniques used in AMD64;<sup id="cite_ref-124" class="reference"><a href="#cite_note-124">&#91;119&#93;</a></sup><sup id="cite_ref-125" class="reference"><a href="#cite_note-125">&#91;120&#93;</a></sup><sup id="cite_ref-126" class="reference"><a href="#cite_note-126">&#91;121&#93;</a></sup> those patents must be licensed from AMD in order to implement AMD64. Intel entered into a cross-licensing agreement with AMD, licensing to AMD their patents on existing x86 techniques, and licensing from AMD their patents on techniques used in x86-64.<sup id="cite_ref-127" class="reference"><a href="#cite_note-127">&#91;122&#93;</a></sup> In 2009, AMD and Intel settled several lawsuits and cross-licensing disagreements, extending their cross-licensing agreements.<sup id="cite_ref-128" class="reference"><a href="#cite_note-128">&#91;123&#93;</a></sup><sup id="cite_ref-129" class="reference"><a href="#cite_note-129">&#91;124&#93;</a></sup><sup id="cite_ref-130" class="reference"><a href="#cite_note-130">&#91;125&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=39" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/AGESA" title="AGESA">AMD Generic Encapsulated Software Architecture</a> (AGESA)</li>
<li><a href="/wiki/Transient_execution_CPU_vulnerability" title="Transient execution CPU vulnerability">Transient execution CPU vulnerability</a></li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=40" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text">Various names are used for the instruction set. Prior to the launch, x86-64 and x86_64 were used, while upon the release AMD named it AMD64.<sup id="cite_ref-inq-amd64_1-0" class="reference"><a href="#cite_note-inq-amd64-1">&#91;1&#93;</a></sup> Intel initially used the names <b>IA-32e</b> and <b>EM64T</b> before finally settling on "Intel 64" for its implementation. Some in the industry, including <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>,<sup id="cite_ref-apple-x86-64_2-0" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup><sup id="cite_ref-apple-x86_64-arch-manpage_3-0" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-0" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup> use x86-64 and x86_64, while others, notably <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a><sup id="cite_ref-solaris-x64_5-0" class="reference"><a href="#cite_note-solaris-x64-5">&#91;5&#93;</a></sup> (now <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>) and <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>,<sup id="cite_ref-ms-x64_6-0" class="reference"><a href="#cite_note-ms-x64-6">&#91;6&#93;</a></sup> use x64. The <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> family of OSs and several <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a><sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> use AMD64, as does Microsoft Windows internally.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text">In practice, 64-bit operating systems generally do not support 16-bit applications, although modern versions of Microsoft Windows contain a limited workaround that effectively supports 16-bit <a href="/wiki/InstallShield" title="InstallShield">InstallShield</a> and Microsoft ACME installers by silently substituting them with 32-bit code.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;12&#93;</a></sup></span>
</li>
</ol></div></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><a href="/wiki/The_Register" title="The Register">The Register</a> reported that the stepping&#160;G1 (0F49h) of Pentium&#160;4 will sample on October 17 and ship in volume on November 14.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;63&#93;</a></sup> However, Intel's document says that samples are available on September 9, whereas October 17 is the "date of first availability of post-conversion material", which Intel defines as "the projected date that a customer may expect to receive the post-conversion materials. ... customers should be prepared to receive the post-converted materials on this date".<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;64&#93;</a></sup></span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=41" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-inq-amd64-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-inq-amd64_1-0">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1133582631">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://wiki.debian.org/DebianAMD64Faq">"Debian AMD64 FAQ"</a>. <i>Debian Wiki</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926163758/https://wiki.debian.org/DebianAMD64Faq">Archived</a> from the original on September 26, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Debian+Wiki&amp;rft.atitle=Debian+AMD64+FAQ&amp;rft_id=http%3A%2F%2Fwiki.debian.org%2FDebianAMD64Faq&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-apple-x86-64-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86-64_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86-64_2-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86-64_2-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">"x86-64 Code Model"</a>. Apple. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120602013413/https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">Archived</a> from the original on June 2, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 23,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=x86-64+Code+Model&amp;rft.pub=Apple&amp;rft_id=https%3A%2F%2Fdeveloper.apple.com%2Flibrary%2Fmac%2F%23documentation%2Fdevelopertools%2FConceptual%2FMachOTopics%2F1-Articles%2Fx86_64_code.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-apple-x86_64-arch-manpage-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-arch-manpage_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="plainlinksneverexpand"><code><a rel="nofollow" class="external text" href="https://keith.github.io/xcode-man-pages/1.arch.html">arch(1)</a></code></span>&#160;–&#160;<a href="/wiki/Darwin_(operating_system)" title="Darwin (operating system)">Darwin</a> and <a href="/wiki/MacOS" title="MacOS">macOS</a> General Commands <a href="/wiki/Man_page" title="Man page">Manual</a></span>
</li>
<li id="cite_note-apple-x86_64-email-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-email_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_4-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_4-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKevin_Van_Vechten2006" class="citation web cs1">Kevin Van Vechten (August 9, 2006). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200201090447/https://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">"re: Intel XNU bug report"</a>. <i>Darwin-dev mailing list</i>. <a href="/wiki/Apple_Computer" class="mw-redirect" title="Apple Computer">Apple Computer</a>. Archived from <a rel="nofollow" class="external text" href="http://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">the original</a> on February 1, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2006</span>. <q>The kernel and developer tools have standardized on "x86_64" for the name of the Mach-O architecture</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Darwin-dev+mailing+list&amp;rft.atitle=re%3A+Intel+XNU+bug+report&amp;rft.date=2006-08-09&amp;rft.au=Kevin+Van+Vechten&amp;rft_id=http%3A%2F%2Flists.apple.com%2Farchives%2FDarwin-dev%2F2006%2FAug%2Fmsg00095.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-solaris-x64-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-solaris-x64_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-solaris-x64_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">"Solaris 10 on AMD Opteron"</a>. Oracle. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170725114435/http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">Archived</a> from the original on July 25, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">December 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Solaris+10+on+AMD+Opteron&amp;rft.pub=Oracle&amp;rft_id=http%3A%2F%2Fwww.oracle.com%2Ftechnetwork%2Fserver-storage%2Fsolaris%2Foverview%2Fsolaris10amdopteron-jsp-140575.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-ms-x64-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-ms-x64_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ms-x64_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101212040212/http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">"Microsoft 64-Bit Computing"</a>. Microsoft. Archived from <a rel="nofollow" class="external text" href="http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">the original</a> on December 12, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">December 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Microsoft+64-Bit+Computing&amp;rft.pub=Microsoft&amp;rft_id=http%3A%2F%2Fwww.microsoft.com%2Fwindowsserver2008%2Fen%2Fus%2F64bit-computing.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. Debian. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926060654/https://www.debian.org/ports/amd64/">Archived</a> from the original on September 26, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">November 23,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+Port&amp;rft.pub=Debian&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.gentoo.org/proj/en/base/amd64/">"Gentoo/AMD64 Project"</a>. Gentoo Project. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130603152916/http://www.gentoo.org/proj/en/base/amd64/">Archived</a> from the original on June 3, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">May 27,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Gentoo%2FAMD64+Project&amp;rft.pub=Gentoo+Project&amp;rft_id=http%3A%2F%2Fwww.gentoo.org%2Fproj%2Fen%2Fbase%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/windows/desktop/aa384274(v=vs.85).aspx">"WOW64 Implementation Details"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180413001932/https://msdn.microsoft.com/en-us/library/windows/desktop/aa384274(v=vs.85).aspx">Archived</a> from the original on April 13, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=WOW64+Implementation+Details&amp;rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa384274%28v%3Dvs.85%29.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture.aspx">"ProcessorArchitecture Class"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170603232543/https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture.aspx">Archived</a> from the original on June 3, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ProcessorArchitecture+Class&amp;rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fmicrosoft.build.utilities.processorarchitecture.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-amd-24593-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd-24593_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd-24593_12-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-amd-24593_12-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-amd-24593_12-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-amd-24593_12-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-amd-24593_12-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-amd-24593_12-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-amd-24593_12-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-amd-24593_12-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-amd-24593_12-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-amd-24593_12-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-amd-24593_12-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-amd-24593_12-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-amd-24593_12-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-amd-24593_12-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-amd-24593_12-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-amd-24593_12-16"><sup><i><b>q</b></i></sup></a> <a href="#cite_ref-amd-24593_12-17"><sup><i><b>r</b></i></sup></a> <a href="#cite_ref-amd-24593_12-18"><sup><i><b>s</b></i></sup></a> <a href="#cite_ref-amd-24593_12-19"><sup><i><b>t</b></i></sup></a> <a href="#cite_ref-amd-24593_12-20"><sup><i><b>u</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAMD_Corporation2016" class="citation web cs1">AMD Corporation (December 2016). <a rel="nofollow" class="external text" href="http://support.amd.com/TechDocs/24593.pdf">"Volume 2: System Programming"</a> <span class="cs1-format">(PDF)</span>. <i>AMD64 Architecture Programmer's Manual</i>. AMD Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180713145424/https://support.amd.com/TechDocs/24593.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on July 13, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">March 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD64+Architecture+Programmer%27s+Manual&amp;rft.atitle=Volume+2%3A+System+Programming&amp;rft.date=2016-12&amp;rft.au=AMD+Corporation&amp;rft_id=http%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24593.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRaymond_Chen2013" class="citation web cs1">Raymond Chen (October 31, 2013). <a rel="nofollow" class="external text" href="https://devblogs.microsoft.com/oldnewthing/20131031-00/?p=2783">"If there is no 16-bit emulation layer in 64-bit Windows, how come certain 16-bit installers are allowed to run?"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210714084610/https://devblogs.microsoft.com/oldnewthing/20131031-00/?p=2783">Archived</a> from the original on July 14, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">July 14,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=If+there+is+no+16-bit+emulation+layer+in+64-bit+Windows%2C+how+come+certain+16-bit+installers+are+allowed+to+run%3F&amp;rft.date=2013-10-31&amp;rft.au=Raymond+Chen&amp;rft_id=https%3A%2F%2Fdevblogs.microsoft.com%2Foldnewthing%2F20131031-00%2F%3Fp%3D2783&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-x86-compat-perf-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-x86-compat-perf_15-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">"IBM WebSphere Application Server 64-bit Performance Demystified"</a> <span class="cs1-format">(PDF)</span>. IBM Corporation. September 6, 2007. p.&#160;14. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220125121650/ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on January 25, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">April 9,</span> 2010</span>. <q>Figures 5, 6 and 7 also show the 32-bit version of WAS runs applications at full native hardware performance on the POWER and x86-64 platforms. Unlike some 64-bit processor architectures, the POWER and x86-64 hardware does not emulate 32-bit mode. Therefore applications that do not benefit from 64-bit features can run with full performance on the 32-bit version of WebSphere running on the above mentioned 64-bit platforms.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+WebSphere+Application+Server+64-bit+Performance+Demystified&amp;rft.pages=14&amp;rft.pub=IBM+Corporation&amp;rft.date=2007-09-06&amp;rft_id=ftp%3A%2F%2Fftp.software.ibm.com%2Fsoftware%2Fwebserver%2Fappserv%2Fwas%2F64bitPerf.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308030806/http://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">"AMD Discloses New Technologies At Microporcessor Forum"</a> (Press release). AMD. October 5, 1999. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">the original</a> on March 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Discloses+New+Technologies+At+Microporcessor+Forum&amp;rft.pub=AMD&amp;rft.date=1999-10-05&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_751.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308025559/http://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">"AMD Releases x86-64 Architectural Specification; Enables Market Driven Migration to 64-Bit Computing"</a> (Press release). AMD. August 10, 2000. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">the original</a> on March 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Releases+x86-64+Architectural+Specification%3B+Enables+Market+Driven+Migration+to+64-Bit+Computing&amp;rft.pub=AMD&amp;rft.date=2000-08-10&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_715.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text">Mauerer, W. (2010). Professional Linux kernel architecture. John Wiley &amp; Sons.</span>
</li>
<li id="cite_note-intel-253668-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-253668_19-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/Assets/PDF/manual/253668.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part&#160;1"</a> <span class="cs1-format">(PDF)</span>. pp.&#160;4–7. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110516145322/http://www.intel.com/Assets/PDF/manual/253668.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 16, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">July 10,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual%2C+Volume+3A%3A+System+Programming+Guide%2C+Part+1&amp;rft.pages=4-7&amp;rft_id=http%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fmanual%2F253668.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-amd10h-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd10h_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd10h_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/31116.pdf">"BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors"</a> <span class="cs1-format">(PDF)</span>. p.&#160;24. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160418185513/http://developer.amd.com/wordpress/media/2012/10/31116.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on April 18, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">February 27,</span> 2016</span>. <q>Physical address space increased to 48 bits.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=BIOS+and+Kernel+Developer%27s+Guide+%28BKDG%29+For+AMD+Family+10h+Processors&amp;rft.pages=24&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F31116.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101010233951/http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">"Myth and facts about 64-bit Linux"</a> <span class="cs1-format">(PDF)</span>. March 2, 2008. p.&#160;7. Archived from <a rel="nofollow" class="external text" href="http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">the original</a> <span class="cs1-format">(PDF)</span> on October 10, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">May 30,</span> 2010</span>. <q>Physical address space increased to 48 bits</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Myth+and+facts+about+64-bit+Linux&amp;rft.pages=7&amp;rft.date=2008-03-02&amp;rft_id=http%3A%2F%2Fwww.amd64.org%2Ffileadmin%2Fuser_upload%2Fpub%2F64bit_Linux-Myths_and_Facts.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-shanley-ppro-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-shanley-ppro_22-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShanley1998" class="citation book cs1">Shanley, Tom (1998). <span class="cs1-lock-registration" title="Free registration required"><a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445"><i>Pentium Pro and Pentium II System Architecture</i></a></span>. PC System Architecture Series (Second&#160;ed.). Addison-Wesley. p.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445">445</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-30973-4" title="Special:BookSources/0-201-30973-4"><bdi>0-201-30973-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Pentium+Pro+and+Pentium+II+System+Architecture&amp;rft.series=PC+System+Architecture+Series&amp;rft.pages=445&amp;rft.edition=Second&amp;rft.pub=Addison-Wesley&amp;rft.date=1998&amp;rft.isbn=0-201-30973-4&amp;rft.aulast=Shanley&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fpentiumpropentiu00shan%2Fpage%2F445&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMicrosoft_Corporation" class="citation web cs1">Microsoft Corporation. <a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2">"What is PAE, NX, and SSE2 and why does my PC need to support them to run Windows 8&#160;?"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130411004411/http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2">Archived</a> from the original on April 11, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+PAE%2C+NX%2C+and+SSE2+and+why+does+my+PC+need+to+support+them+to+run+Windows+8+%3F&amp;rft.au=Microsoft+Corporation&amp;rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-GB%2Fwindows-8%2Fwhat-is-pae-nx-sse2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-win-lim-msdn-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-win-lim-msdn_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">"Memory Limits for Windows Releases"</a>. <i><a href="/wiki/MSDN" class="mw-redirect" title="MSDN">MSDN</a></i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>. November 16, 2013. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140106195757/http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">Archived</a> from the original on January 6, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">January 20,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=MSDN&amp;rft.atitle=Memory+Limits+for+Windows+Releases&amp;rft.date=2013-11-16&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa366778%28v%3Dvs.85%29.aspx%23memory_limits&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf">"5-Level Paging and 5-Level EPT"</a> <span class="cs1-format">(PDF)</span>. Intel. May 2017. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181205041235/https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on December 5, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 17,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=5-Level+Paging+and+5-Level+EPT&amp;rft.pub=Intel&amp;rft.date=2017-05&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2F2b%2F80%2F5-level_paging_white_paper.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1041539562">.mw-parser-output .citation{word-wrap:break-word}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}</style><span class="citation patent" id="CITEREFLarry_Seiler2018"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US9858198">US&#32;patent 9858198</a>,&#32;Larry Seiler,&#32;"64KB page system that supports 4KB page operation",&#32;published 2016-12-29,&#32;issued 2018-01-02,&#32; assigned to Intel Corp.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=9858198&amp;rft.cc=US&amp;rft.title=64KB+page+system+that+supports+4KB+page+operation&amp;rft.inventor=Larry+Seiler&amp;rft.assignee=Intel+Corp.&amp;rft.date=2018-01-02&amp;rft.appldate=2015-06-26&amp;rft.pubdate=2016-12-29&amp;rft.prioritydate=2015-06-26"><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron6100/">"Opteron 6100 Series Motherboards"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100603182215/http://www.supermicro.com/Aplus/motherboard/Opteron6100/">Archived</a> from the original on June 3, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 22,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Opteron+6100+Series+Motherboards&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron6100%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Xeon1333/#1366">"Supermicro XeonSolutions"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100527224603/http://www.supermicro.com/products/motherboard/Xeon1333/#1366">Archived</a> from the original on May 27, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Supermicro+XeonSolutions&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FXeon1333%2F%231366&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron8000/">"Opteron 8000 Series Motherboards"</a>. Supermicro Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100527212322/http://www.supermicro.com/Aplus/motherboard/Opteron8000/">Archived</a> from the original on May 27, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Opteron+8000+Series+Motherboards&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron8000%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">"Tyan Product Matrix"</a>. MiTEC International Corporation. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100606190740/http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">Archived</a> from the original on June 6, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tyan+Product+Matrix&amp;rft.pub=MiTEC+International+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FCore%2Findex.cfm%231366&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-AMIBlog-32"><span class="mw-cite-backlink">^ <a href="#cite_ref-AMIBlog_32-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-AMIBlog_32-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20211025233343/https://www.ami.com/tech-blog/from-the-ami-archives-amibios-8-and-the-transition-to-efi/">"From the AMI Archives: AMIBIOS 8 and the Transition to EFI"</a>. <a href="/wiki/American_Megatrends" title="American Megatrends">American Megatrends</a>. September 8, 2017. Archived from <a rel="nofollow" class="external text" href="https://www.ami.com/tech-blog/from-the-ami-archives-amibios-8-and-the-transition-to-efi/">the original</a> on October 25, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=From+the+AMI+Archives%3A+AMIBIOS+8+and+the+Transition+to+EFI&amp;rft.pub=American+Megatrends&amp;rft.date=2017-09-08&amp;rft_id=https%3A%2F%2Fwww.ami.com%2Ftech-blog%2Ffrom-the-ami-archives-amibios-8-and-the-transition-to-efi%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.neowin.net/news/intel-is-continuing-the-yamhill-project/">"Intel is Continuing the Yamhill Project?"</a>. <i>Neowin</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220605151028/https://www.neowin.net/news/intel-is-continuing-the-yamhill-project/">Archived</a> from the original on June 5, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">June 5,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Neowin&amp;rft.atitle=Intel+is+Continuing+the+Yamhill+Project%3F&amp;rft_id=https%3A%2F%2Fwww.neowin.net%2Fnews%2Fintel-is-continuing-the-yamhill-project%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.today/20130112014446/http://www.theinquirer.net/inquirer/news/1042795/craig-barrett-confirms-bit-address-extensions-xeon-and-prescott">"Craig Barrett confirms 64 bit address extensions for Xeon. And Prescott"</a>. The Inquirer. February 17, 2004. Archived from <a rel="nofollow" class="external text" href="https://www.theinquirer.net/inquirer/news/1042795/craig-barrett-confirms-bit-address-extensions-xeon-and-prescott">the original</a> on January 12, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">August 20,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Craig+Barrett+confirms+64+bit+address+extensions+for+Xeon.+And+Prescott.&amp;rft.pub=The+Inquirer&amp;rft.date=2004-02-17&amp;rft_id=https%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1042795%2Fcraig-barrett-confirms-bit-address-extensions-xeon-and-prescott&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120925003349/http://www.internetnews.com/ent-news/article.php/3518781">"<span class="cs1-kern-left"></span>"A Roundup of 64-Bit Computing", from internetnews.com"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.internetnews.com/ent-news/article.php/3518781">the original</a> on September 25, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">September 18,</span> 2006</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%22A+Roundup+of+64-Bit+Computing%22%2C+from+internetnews.com&amp;rft_id=http%3A%2F%2Fwww.internetnews.com%2Fent-news%2Farticle.php%2F3518781&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLapedus" class="citation web cs1">Lapedus, Mark. <a rel="nofollow" class="external text" href="https://www.edn.com/intel-to-demo-ct-64-bit-processor-line-at-idf/">"Intel to demo 'CT' 64-bit processor line at IDF"</a>. <i>EDN</i>. AspenCore Media. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210525031727/https://www.edn.com/intel-to-demo-ct-64-bit-processor-line-at-idf/">Archived</a> from the original on May 25, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDN&amp;rft.atitle=Intel+to+demo+%27CT%27+64-bit+processor+line+at+IDF&amp;rft.aulast=Lapedus&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fwww.edn.com%2Fintel-to-demo-ct-64-bit-processor-line-at-idf%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">"Intel&#160;64 Architecture"</a>. <a href="/wiki/Intel" title="Intel">Intel</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110629214538/http://www.intel.com/technology/intel64/index.htm">Archived</a> from the original on June 29, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">June 29,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+Architecture&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Fintel64%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Intel-X86-S-64-bit-Only">"Intel Publishes "X86-S" Specification For 64-bit Only Architecture"</a>. <i>www.phoronix.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.phoronix.com&amp;rft.atitle=Intel+Publishes+%22X86-S%22+Specification+For+64-bit+Only+Architecture&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FIntel-X86-S-64-bit-Only&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-x86-S-40"><span class="mw-cite-backlink">^ <a href="#cite_ref-x86-S_40-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x86-S_40-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/technical/envisioning-future-simplified-architecture.html">"Envisioning a Simplified Intel Architecture for the Future"</a>. <i>Intel</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Envisioning+a+Simplified+Intel+Architecture+for+the+Future&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdeveloper%2Farticles%2Ftechnical%2Fenvisioning-future-simplified-architecture.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.digitimes.com/news/a20070725PD206.html">"VIA to launch new processor architecture in 1Q08"</a> <span class="cs1-format">(subscription required)</span>. <a href="/wiki/DigiTimes" title="DigiTimes">DigiTimes</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081203201340/http://www.digitimes.com/news/a20070725PD206.html">Archived</a> from the original on December 3, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">July 25,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+to+launch+new+processor+architecture+in+1Q08&amp;rft.pub=DigiTimes&amp;rft_id=http%3A%2F%2Fwww.digitimes.com%2Fnews%2Fa20070725PD206.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFStokes2008" class="citation web cs1">Stokes, Jon (January 23, 2008). <a rel="nofollow" class="external text" href="https://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">"Isaiah revealed: VIA's new low-power architecture"</a>. Ars Technica. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080127095807/http://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">Archived</a> from the original on January 27, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Isaiah+revealed%3A+VIA%27s+new+low-power+architecture&amp;rft.pub=Ars+Technica&amp;rft.date=2008-01-23&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Farticles%2Fpaedia%2Fcpu%2Fvia-cpu-isaiah.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.viatech.com/en/2008/05/via-launches-via-nano-processor-family/">"VIA Launches VIA Nano Processor Family"</a> (Press release). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. May 29, 2008. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190203072901/https://www.viatech.com/en/2008/05/via-launches-via-nano-processor-family/">Archived</a> from the original on February 3, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+Launches+VIA+Nano+Processor+Family&amp;rft.pub=VIA&amp;rft.date=2008-05-29&amp;rft_id=http%3A%2F%2Fwww.viatech.com%2Fen%2F2008%2F05%2Fvia-launches-via-nano-processor-family%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080907181213/http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">"VIA Isaiah Architecture Introduction"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. January 23, 2008. Archived from <a rel="nofollow" class="external text" href="http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">the original</a> <span class="cs1-format">(PDF)</span> on September 7, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">July 31,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+Isaiah+Architecture+Introduction&amp;rft.pub=VIA&amp;rft.date=2008-01-23&amp;rft_id=http%3A%2F%2Fwww.via.com.tw%2Fen%2Fdownloads%2Fpresentations%2Fprocessors%2Fpb_via-isaiah_080124.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWeimer2020" class="citation mailinglist cs1">Weimer, Florian (July 10, 2020). <a rel="nofollow" class="external text" href="https://lists.llvm.org/pipermail/llvm-dev/2020-July/143289.html">"New x86-64 micro-architecture levels"</a>. <i>llvm-dev</i> (Mailing list). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210414100705/https://lists.llvm.org/pipermail/llvm-dev/2020-July/143289.html">Archived</a> from the original on April 14, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">March 11,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=New+x86-64+micro-architecture+levels&amp;rft.date=2020-07-10&amp;rft.aulast=Weimer&amp;rft.aufirst=Florian&amp;rft_id=https%3A%2F%2Flists.llvm.org%2Fpipermail%2Fllvm-dev%2F2020-July%2F143289.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWeimer2021" class="citation web cs1">Weimer, Florian (January 5, 2021). <a rel="nofollow" class="external text" href="https://developers.redhat.com/blog/2021/01/05/building-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level">"Building Red Hat Enterprise Linux 9 for the x86-64-v2 microarchitecture level"</a>. <i>Red Hat developer blog</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220220155150/https://developers.redhat.com/blog/2021/01/05/building-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level">Archived</a> from the original on February 20, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Red+Hat+developer+blog&amp;rft.atitle=Building+Red+Hat+Enterprise+Linux+9+for+the+x86-64-v2+microarchitecture+level&amp;rft.date=2021-01-05&amp;rft.aulast=Weimer&amp;rft.aufirst=Florian&amp;rft_id=https%3A%2F%2Fdevelopers.redhat.com%2Fblog%2F2021%2F01%2F05%2Fbuilding-red-hat-enterprise-linux-9-for-the-x86-64-v2-microarchitecture-level&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gitlab.com/x86-psABIs/x86-64-ABI/-/blob/master/x86-64-ABI/low-level-sys-info.tex">"System V Application Binary Interface Low Level System Information"</a>. <i>x86-64 psABI repo</i>. January 29, 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210202215134/https://gitlab.com/x86-psABIs/x86-64-ABI/-/blob/master/x86-64-ABI/low-level-sys-info.tex">Archived</a> from the original on February 2, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">March 11,</span> 2021</span> &#8211; via <a href="/wiki/GitLab" title="GitLab">GitLab</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=x86-64+psABI+repo&amp;rft.atitle=System+V+Application+Binary+Interface+Low+Level+System+Information&amp;rft.date=2021-01-29&amp;rft_id=https%3A%2F%2Fgitlab.com%2Fx86-psABIs%2Fx86-64-ABI%2F-%2Fblob%2Fmaster%2Fx86-64-ABI%2Flow-level-sys-info.tex&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.qemu.org/2022/12/14/qemu-7-2-0/">"QEMU version 7.2.0 released - QEMU"</a>. <i>www.qemu.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221221220214/https://www.qemu.org/2022/12/14/qemu-7-2-0/">Archived</a> from the original on December 21, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">January 9,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.qemu.org&amp;rft.atitle=QEMU+version+7.2.0+released+-+QEMU&amp;rft_id=https%3A%2F%2Fwww.qemu.org%2F2022%2F12%2F14%2Fqemu-7-2-0%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.qemu.org/ChangeLog/7.2#TCG">"ChangeLog/7.2 - QEMU"</a>. <i>wiki.qemu.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230109194106/https://wiki.qemu.org/ChangeLog/7.2#TCG">Archived</a> from the original on January 9, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">January 9,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=wiki.qemu.org&amp;rft.atitle=ChangeLog%2F7.2+-+QEMU&amp;rft_id=https%3A%2F%2Fwiki.qemu.org%2FChangeLog%2F7.2%23TCG&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-trcscott-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-trcscott_50-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWasson2005" class="citation web cs1">Wasson, Scott (March 23, 2005). <a rel="nofollow" class="external text" href="http://techreport.com/articles.x/8131/1">"64-bit computing in theory and practice"</a>. <i>The Tech Report</i>. The Tech Report. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110312004304/http://techreport.com/articles.x/8131/1">Archived</a> from the original on March 12, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Tech+Report&amp;rft.atitle=64-bit+computing+in+theory+and+practice&amp;rft.date=2005-03-23&amp;rft.aulast=Wasson&amp;rft.aufirst=Scott&amp;rft_id=http%3A%2F%2Ftechreport.com%2Farticles.x%2F8131%2F1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://stackoverflow.com/questions/66416287/in-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false/66416462#comment117465925_66416462">"Discussion on Stack Overflow"</a>. March 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230111050417/https://stackoverflow.com/questions/66416287/in-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false/66416462#comment117465925_66416462">Archived</a> from the original on January 11, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">March 2,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Discussion+on+Stack+Overflow&amp;rft.date=2021-03&amp;rft_id=https%3A%2F%2Fstackoverflow.com%2Fquestions%2F66416287%2Fin-x86-64-does-a-32-bit-cmov-clear-the-top-bits-if-the-condition-is-false%2F66416462%23comment117465925_66416462&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A–Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. pp.&#160;4–397. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131020144800/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on October 20, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A%E2%80%93Z&amp;rft.pages=4-397&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. pp.&#160;4–400. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131020144800/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on October 20, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.pages=4-400&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.pagetable.com/?p=25">"How retiring segmentation in AMD64 long mode broke VMware"</a>. Pagetable.com. November 9, 2006. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110718104331/http://www.pagetable.com/?p=25">Archived</a> from the original on July 18, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">May 2,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+retiring+segmentation+in+AMD64+long+mode+broke+VMware&amp;rft.pub=Pagetable.com&amp;rft.date=2006-11-09&amp;rft_id=http%3A%2F%2Fwww.pagetable.com%2F%3Fp%3D25&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://download3.vmware.com/vmworld/2005/pac346.pdf">"VMware and CPU Virtualization Technology"</a> <span class="cs1-format">(PDF)</span>. VMware. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110717231306/http://download3.vmware.com/vmworld/2005/pac346.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on July 17, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">September 8,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VMware+and+CPU+Virtualization+Technology&amp;rft.pub=VMware&amp;rft_id=http%3A%2F%2Fdownload3.vmware.com%2Fvmworld%2F2005%2Fpac346.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://support.amd.com/TechDocs/24594.pdf">"AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions"</a> <span class="cs1-format">(PDF)</span>. AMD. May 2018. p.&#160;419. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180820123419/https://support.amd.com/TechDocs/24594.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on August 20, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">August 2,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+Architecture+Programmer%27s+Manual+Volume+3%3A+General-Purpose+and+System+Instructions&amp;rft.pages=419&amp;rft.pub=AMD&amp;rft.date=2018-05&amp;rft_id=https%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24594.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2014. pp.&#160;4–412. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150113223656/http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on January 13, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">December 28,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.pages=4-412&amp;rft.pub=Intel&amp;rft.date=2014-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf">"Live Migration with AMD-V™ Extended Migration Technology"</a> <span class="cs1-format">(PDF)</span>. <i>developer.amd.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221206025751/http://developer.amd.com/wordpress/media/2012/10/43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on December 6, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=developer.amd.com&amp;rft.atitle=Live+Migration+with+AMD-V%E2%84%A2+Extended+Migration+Technology&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F43781-3.00-PUB_Live-Virtual-Machine-Migration-on-AMD-processors.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMaged_M._Michael" class="citation web cs1">Maged M. Michael. <a rel="nofollow" class="external text" href="http://www.research.ibm.com/people/m/michael/disc-2004.pdf">"Practical Lock-Free and Wait-Free LL/SC/VL Implementations Using 64-Bit CAS"</a> <span class="cs1-format">(PDF)</span>. IBM. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130502033436/http://www.research.ibm.com/people/m/michael/disc-2004.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 2, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Practical+Lock-Free+and+Wait-Free+LL%2FSC%2FVL+Implementations+Using+64-Bit+CAS&amp;rft.pub=IBM&amp;rft.au=Maged+M.+Michael&amp;rft_id=http%3A%2F%2Fwww.research.ibm.com%2Fpeople%2Fm%2Fmichael%2Fdisc-2004.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFdarwou2004" class="citation web cs1">darwou (August 20, 2004). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20040817-00/?p=38153#comment-204583">"Why is the virtual address space 4GB anyway?"</a>. <i>The Old New Thing</i>. Microsoft. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170326140218/https://blogs.msdn.microsoft.com/oldnewthing/20040817-00/?p=38153#comment-204583">Archived</a> from the original on March 26, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">March 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Old+New+Thing&amp;rft.atitle=Why+is+the+virtual+address+space+4GB+anyway%3F&amp;rft.date=2004-08-20&amp;rft.au=darwou&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20040817-00%2F%3Fp%3D38153%23comment-204583&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-CPUinsts8.1-61"><span class="mw-cite-backlink">^ <a href="#cite_ref-CPUinsts8.1_61-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-CPUinsts8.1_61-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-us/windows-8/system-requirements">"System Requirements—Windows 8.1"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140428223434/http://windows.microsoft.com/en-us/windows-8/system-requirements">Archived</a> from the original on April 28, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">April 27,</span> 2014</span>. <q>To install a 64-bit OS on a 64-bit PC, your processor needs to support CMPXCHG16b, PrefetchW, and LAHF/SAHF.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=System+Requirements%E2%80%94Windows+8.1&amp;rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-us%2Fwindows-8%2Fsystem-requirements&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPetkov2009" class="citation web cs1">Petkov, Borislav (August 10, 2009). <a rel="nofollow" class="external text" href="https://lkml.org/lkml/2009/8/10/159">"Re: &#91;PATCH v2&#93; x86: clear incorrectly forced X86_FEATURE_LAHF_LM flag"</a>. <i><a href="/wiki/Linux_kernel_mailing_list" title="Linux kernel mailing list">Linux kernel mailing list</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230111050420/https://lkml.org/lkml/2009/8/10/159">Archived</a> from the original on January 11, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Linux+kernel+mailing+list&amp;rft.atitle=Re%3A+%5BPATCH+v2%5D+x86%3A+clear+incorrectly+forced+X86_FEATURE_LAHF_LM+flag&amp;rft.date=2009-08-10&amp;rft.aulast=Petkov&amp;rft.aufirst=Borislav&amp;rft_id=https%3A%2F%2Flkml.org%2Flkml%2F2009%2F8%2F10%2F159&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://support.amd.com/us/Processor_TechDocs/25759.pdf">"Revision Guide for AMD Athlon 64 and AMD Opteron Processors"</a> <span class="cs1-format">(PDF)</span>. AMD. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090824002650/http://support.amd.com/us/Processor_TechDocs/25759.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on August 24, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">July 18,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Revision+Guide+for+AMD+Athlon+64+and+AMD+Opteron+Processors&amp;rft.pub=AMD&amp;rft_id=http%3A%2F%2Fsupport.amd.com%2Fus%2FProcessor_TechDocs%2F25759.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20051117160702/http://developer.intel.com/design/pcn/Processors/D0105224.pdf">"Product Change Notification 105224 - 01"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0105224.pdf">the original</a> <span class="cs1-format">(PDF)</span> on November 17, 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification+105224+-+01&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0105224.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/Assets/PDF/specupdate/306832.pdf">"Intel® Pentium® D Processor 800 Sequence and Intel® Pentium® Processor Extreme Edition 840 Specification Update"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210518130540/https://www.intel.com/assets/pdf/specupdate/306832.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 18, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Pentium%C2%AE+D+Processor+800+Sequence+and+Intel%C2%AE+Pentium%C2%AE+Processor+Extreme+Edition+840+Specification+Update&amp;rft_id=https%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fspecupdate%2F306832.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%202.8%20GHz%20-%20NE80551KG0724MM%20(BX80551KG2800HA).html">"Intel Xeon 2.8 GHz - NE80551KG0724MM / BX80551KG2800HA"</a>. <i>CPU-World</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200628213257/http://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%202.8%20GHz%20-%20NE80551KG0724MM%20(BX80551KG2800HA).html">Archived</a> from the original on June 28, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU-World&amp;rft.atitle=Intel+Xeon+2.8+GHz+-+NE80551KG0724MM+%2F+BX80551KG2800HA&amp;rft_id=https%3A%2F%2Fwww.cpu-world.com%2FCPUs%2FXeon%2FIntel-Xeon%25202.8%2520GHz%2520-%2520NE80551KG0724MM%2520%28BX80551KG2800HA%29.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmith2005" class="citation web cs1">Smith, Tony (August 23, 2005). <a rel="nofollow" class="external text" href="https://www.theregister.com/2005/08/23/intel_fixes_em64t/">"Intel tweaks EM64T for full AMD64 compatibility"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220630200453/https://www.theregister.com/2005/08/23/intel_fixes_em64t/">Archived</a> from the original on June 30, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=Intel+tweaks+EM64T+for+full+AMD64+compatibility&amp;rft.date=2005-08-23&amp;rft.aulast=Smith&amp;rft.aufirst=Tony&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2005%2F08%2F23%2Fintel_fixes_em64t%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20051117162258/http://developer.intel.com/design/pcn/Processors/D0105271.pdf">"Product Change Notification 105271 – 00"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0105271.pdf">the original</a> <span class="cs1-format">(PDF)</span> on November 17, 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification+105271+%E2%80%93+00&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0105271.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text">0F47h debuted in the B0 <a href="/wiki/Stepping_level" title="Stepping level">stepping</a> of <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a> on October 21,<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;60&#93;</a></sup><sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;61&#93;</a></sup> but 0F48h which also supports LAHF/SAHF launched on October 10 in the <a href="/wiki/Xeon#&quot;Paxville_DP&quot;" title="Xeon">dual-core Xeon</a>.<sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;62&#93;</a></sup><sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;a&#93;</a></sup></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040716131656/http://developer.intel.com/design/pcn/Processors/D0104101.pdf">"Product Change Notification 104101 – 00"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0104101.pdf">the original</a> <span class="cs1-format">(PDF)</span> on July 16, 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification+104101+%E2%80%93+00&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0104101.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf">"64-bit Intel® Xeon™ Processor MP with up to 8MB L3 Cache Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025116/https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on November 17, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+Intel%C2%AE+Xeon%E2%84%A2+Processor+MP+with+up+to+8MB+L3+Cache+Datasheet&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F64-bit-xeon-mp-8mb-l3-cache-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://zbook.org/read/70903_justin-boggs-isv-engineering-developer-relations-manager.html">"Justin Boggs's at Microsoft PDC 2008"</a>. p.&#160;5. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025143/https://zbook.org/read/70903_justin-boggs-isv-engineering-developer-relations-manager.html">Archived</a> from the original on November 17, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Justin+Boggs%27s+at+Microsoft+PDC+2008&amp;rft.pages=5&amp;rft_id=https%3A%2F%2Fzbook.org%2Fread%2F70903_justin-boggs-isv-engineering-developer-relations-manager.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWaldecker" class="citation web cs1">Waldecker, Brian. <a rel="nofollow" class="external text" href="https://www.nersc.gov/assets/Uploads/AMDMultiCoreCrayNersc020110.pdf">"AMD Opteron Multicore Processors"</a> <span class="cs1-format">(PDF)</span>. p.&#160;13. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221213095258/https://www.nersc.gov/assets/Uploads/AMDMultiCoreCrayNersc020110.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on December 13, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Opteron+Multicore+Processors&amp;rft.pages=13&amp;rft.aulast=Waldecker&amp;rft.aufirst=Brian&amp;rft_id=https%3A%2F%2Fwww.nersc.gov%2Fassets%2FUploads%2FAMDMultiCoreCrayNersc020110.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-processor-7500-series-vol-2-datasheet.pdf">"Intel® Xeon® Processor 7500 Series Datasheet, Volume 2"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025118/https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-processor-7500-series-vol-2-datasheet.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on November 17, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Xeon%C2%AE+Processor+7500+Series+Datasheet%2C+Volume+2&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fxeon-processor-7500-series-vol-2-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190514124207/https://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html">"Intel 64 and IA-32 Architectures Software Developer's Manual"</a>. September 2014. p.&#160;2&#45;21. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html">the original</a> on May 14, 2019. <q>Intel 64 architecture increases the linear address space for software to 64 bits and supports physical address space up to 46 bits.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%27s+Manual&amp;rft.pages=2%26%2345%3B21&amp;rft.date=2014-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Farchitecture-and-technology%2F64-ia-32-architectures-software-developer-manual-325462.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLogan2011" class="citation web cs1">Logan, Tom (November 14, 2011). <a rel="nofollow" class="external text" href="https://overclock3d.net/reviews/cpu_mainboard/intel_core_i7-3960x_review/2">"Intel Core i7-3960X Review"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160328235235/http://overclock3d.net/reviews/cpu_mainboard/intel_core_i7-3960x_review/2">Archived</a> from the original on March 28, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-3960X+Review&amp;rft.date=2011-11-14&amp;rft.aulast=Logan&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Foverclock3d.net%2Freviews%2Fcpu_mainboard%2Fintel_core_i7-3960x_review%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFYe" class="citation web cs1">Ye, Huaisheng. <a rel="nofollow" class="external text" href="https://lenovopress.lenovo.com/lp1468.pdf">"Introduction to 5-Level Paging in 3rd Gen Intel Xeon Scalable Processors with Linux"</a> <span class="cs1-format">(PDF)</span>. Lenovo. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220526220222/https://lenovopress.lenovo.com/lp1468.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 26, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Introduction+to+5-Level+Paging+in+3rd+Gen+Intel+Xeon+Scalable+Processors+with+Linux&amp;rft.pub=Lenovo&amp;rft.aulast=Ye&amp;rft.aufirst=Huaisheng&amp;rft_id=https%3A%2F%2Flenovopress.lenovo.com%2Flp1468.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKennedy2022" class="citation web cs1">Kennedy, Patrick (November 10, 2022). <a rel="nofollow" class="external text" href="https://www.servethehome.com/amd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion/2/">"AMD EPYC Genoa Gaps Intel Xeon in Stunning Fashion"</a>. <i>ServeTheHome</i>. p.&#160;2. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221117025115/https://www.servethehome.com/amd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion/2/">Archived</a> from the original on November 17, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=AMD+EPYC+Genoa+Gaps+Intel+Xeon+in+Stunning+Fashion&amp;rft.pages=2&amp;rft.date=2022-11-10&amp;rft.aulast=Kennedy&amp;rft.aufirst=Patrick&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Famd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion%2F2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.top500.org/statistics">"Statistics &#124; TOP500 Supercomputer Sites"</a>. Top500.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140319023302/http://www.top500.org/statistics/">Archived</a> from the original on March 19, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Statistics+%26%23124%3B+TOP500+Supercomputer+Sites&amp;rft.pub=Top500.org&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fstatistics&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.top500.org/statistics/sublist/">"Sublist Generator | TOP500 Supercomputer Sites"</a>. <i>www.top500.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181207200508/https://www.top500.org/statistics/sublist/">Archived</a> from the original on December 7, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.top500.org&amp;rft.atitle=Sublist+Generator+%7C+TOP500+Supercomputer+Sites&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fstatistics%2Fsublist%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/forum/278102/327364001en.pdf">"Intel® Xeon PhiTM Coprocessor Instruction Set Architecture Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel. September 7, 2012. section B.2 Intel Xeon Phi coprocessor 64 bit Mode Limitations. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140521050107/https://software.intel.com/sites/default/files/forum/278102/327364001en.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 21, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">May 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Xeon+PhiTM+Coprocessor+Instruction+Set+Architecture+Reference+Manual&amp;rft.pages=section+B.2+Intel+Xeon+Phi+coprocessor+64+bit+Mode+Limitations&amp;rft.pub=Intel&amp;rft.date=2012-09-07&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fforum%2F278102%2F327364001en.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2013/06/17/intel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies">"Intel Powers the World's Fastest Supercomputer, Reveals New and Future High Performance Computing Technologies"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130622162239/http://newsroom.intel.com/community/intel_newsroom/blog/2013/06/17/intel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies">Archived</a> from the original on June 22, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Powers+the+World%27s+Fastest+Supercomputer%2C+Reveals+New+and+Future+High+Performance+Computing+Technologies&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2013%2F06%2F17%2Fintel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-dfly-amd64-prelim-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-prelim_84-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">"cvs commit: src/sys/amd64/amd64 genassym.c src/sys/amd64/include asm.h atomic.h bootinfo.h coredump.h cpufunc.h elf.h endian.h exec.h float.h fpu.h frame.h globaldata.h ieeefp.h limits.h lock.h md_var.h param.h pcb.h pcb_ext.h pmap.h proc.h profile.h psl.h ..."</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081204123450/http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">Archived</a> from the original on December 4, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=cvs+commit%3A+src%2Fsys%2Famd64%2Famd64+genassym.c+src%2Fsys%2Famd64%2Finclude+asm.h+atomic.h+bootinfo.h+coredump.h+cpufunc.h+elf.h+endian.h+exec.h+float.h+fpu.h+frame.h+globaldata.h+ieeefp.h+limits.h+lock.h+md_var.h+param.h+pcb.h+pcb_ext.h+pmap.h+proc.h+profile.h+psl.h+...&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fcommits%2F2004-02%2Fmsg00011.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-dfly-amd64-noah-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-noah_85-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">"AMD64 port"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100518104312/http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">Archived</a> from the original on May 18, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+port&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2007-07%2Fmsg00016.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-dfly-amd64-soc2008-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2008_86-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">"DragonFlyBSD: GoogleSoC2008"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090427115711/http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">Archived</a> from the original on April 27, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DragonFlyBSD%3A+GoogleSoC2008&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Fdocs%2Fdeveloper%2FGoogleSoC2008%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-dfly-amd64-soc2009-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2009_87-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">"Summer of Code accepted students"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100904021545/http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">Archived</a> from the original on September 4, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Summer+of+Code+accepted+students&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2009-04%2Fmsg00091.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-dflyamd64-release-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-dflyamd64-release_88-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/release24/">"DragonFlyBSD: release24"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090923152727/http://www.dragonflybsd.org/release24/">Archived</a> from the original on September 23, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DragonFlyBSD%3A+release24&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Frelease24%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">"Tutorial for entering protected and long mode from DOS"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.turboirc.com/asm">the original</a> on February 22, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">July 6,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tutorial+for+entering+protected+and+long+mode+from+DOS&amp;rft_id=http%3A%2F%2Fwww.turboirc.com%2Fasm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAndi_Kleen2001" class="citation web cs1">Andi Kleen (June 26, 2001). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100910014057/http://www.x86-64.org/pipermail/announce/2001-June/000020.html">"Porting Linux to x86-64"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.x86-64.org/pipermail/announce/2001-June/000020.html">the original</a> on September 10, 2010. <q>Status: The kernel, compiler, tool chain work. The kernel boots and work on simulator and is used for porting of userland and running programs</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Porting+Linux+to+x86-64&amp;rft.date=2001-06-26&amp;rft.au=Andi+Kleen&amp;rft_id=http%3A%2F%2Fwww.x86-64.org%2Fpipermail%2Fannounce%2F2001-June%2F000020.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAndi_Kleen" class="citation web cs1">Andi Kleen. <a rel="nofollow" class="external text" href="http://www.halobates.de/">"Andi Kleen's Page"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20091207131536/http://www.halobates.de/">Archived</a> from the original on December 7, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">August 21,</span> 2009</span>. <q>This was the original paper describing the Linux x86-64 kernel port back when x86-64 was only available on simulators.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Andi+Kleen%27s+Page&amp;rft.au=Andi+Kleen&amp;rft_id=http%3A%2F%2Fwww.halobates.de%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.archlinux.org/index.php/Arch64_FAQ">"Arch64 FAQ"</a>. April 23, 2012. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120514030334/https://wiki.archlinux.org/index.php/Arch64_FAQ">Archived</a> from the original on May 14, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">May 11,</span> 2012</span>. <q>You can either use the multilib packages or a i686 chroot.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arch64+FAQ&amp;rft.date=2012-04-23&amp;rft_id=https%3A%2F%2Fwiki.archlinux.org%2Findex.php%2FArch64_FAQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-x32ABIHOnline-93"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIHOnline_93-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIHOnline_93-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFThorsten_Leemhuis2011" class="citation news cs1">Thorsten Leemhuis (September 13, 2011). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111028081253/http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">"Kernel Log: x32 ABI gets around 64-bit drawbacks"</a>. www.h-online.com. Archived from <a rel="nofollow" class="external text" href="http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">the original</a> on October 28, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Kernel+Log%3A+x32+ABI+gets+around+64-bit+drawbacks&amp;rft.date=2011-09-13&amp;rft.au=Thorsten+Leemhuis&amp;rft_id=http%3A%2F%2Fwww.h-online.com%2Fopen%2Ffeatures%2FKernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-x32ABILinuxPlumbers-94"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABILinuxPlumbers_94-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABILinuxPlumbers_94-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://linuxplumbersconf.org/2011/ocw/sessions/531">"x32 - a native 32-bit ABI for x86-64"</a>. linuxplumbersconf.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120505022446/http://www.linuxplumbersconf.org/2011/ocw/sessions/531">Archived</a> from the original on May 5, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=x32+-+a+native+32-bit+ABI+for+x86-64&amp;rft_id=http%3A%2F%2Flinuxplumbersconf.org%2F2011%2Focw%2Fsessions%2F531&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-x32ABIDevelopmentGroup-95"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIDevelopmentGroup_95-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIDevelopmentGroup_95-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://sites.google.com/site/x32abi/">"x32-abi"</a>. Google Sites. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111030054600/http://sites.google.com/site/x32abi/">Archived</a> from the original on October 30, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=x32-abi&amp;rft_id=http%3A%2F%2Fsites.google.com%2Fsite%2Fx32abi%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-DebianAMD64-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-DebianAMD64_96-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. debian.org. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190926060654/https://www.debian.org/ports/amd64/">Archived</a> from the original on September 26, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">October 29,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD64+Port&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090422045532/http://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">"Apple – Mac OS X Xcode 2.4 Release Notes: Compiler Tools"</a>. <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a> April 11, 2007. Archived from <a rel="nofollow" class="external text" href="https://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">the original</a> on April 22, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Xcode+2.4+Release+Notes%3A+Compiler+Tools&amp;rft.pub=Apple+Inc.&amp;rft.date=2007-04-11&amp;rft_id=https%3A%2F%2Fdeveloper.apple.com%2Freleasenotes%2FDeveloperTools%2FRN-CompilerTools%2Findex.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090112055017/http://www.apple.com/macosx/technology/64bit.html">"Apple – Mac OS X Leopard – Technology - 64-bit"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/64bit.html">the original</a> on January 12, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Leopard+%E2%80%93+Technology+-+64-bit&amp;rft.pub=Apple+Inc.&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F64bit.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://support.apple.com/kb/HT3770">"Mac OS X v10.6: Macs that use the 64-bit kernel"</a>. Apple Inc. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090831113241/http://support.apple.com/kb/HT3770">Archived</a> from the original on August 31, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">November 29,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+v10.6%3A+Macs+that+use+the+64-bit+kernel&amp;rft.pub=Apple+Inc.&amp;rft_id=http%3A%2F%2Fsupport.apple.com%2Fkb%2FHT3770&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-arstechnicaMacOSX64bit-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-arstechnicaMacOSX64bit_100-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFJohn_Siracusa" class="citation web cs1">John Siracusa. <a rel="nofollow" class="external text" href="https://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">"Mac OS X 10.6 Snow Leopard: the Ars Technica review"</a>. Ars Technica LLC. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20091009161632/http://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">Archived</a> from the original on October 9, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+10.6+Snow+Leopard%3A+the+Ars+Technica+review&amp;rft.pub=Ars+Technica+LLC&amp;rft.au=John+Siracusa&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fapple%2Freviews%2F2009%2F08%2Fmac-os-x-10-6.ars%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-Apple64Bit-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-Apple64Bit_101-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110328170107/http://www.apple.com/macosx/technology/#sixtyfourbit">"Mac OS X Technology"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/#sixtyfourbit">the original</a> on March 28, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+Technology&amp;rft.pub=Apple+Inc.&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F%23sixtyfourbit&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.codeweavers.com/blog/jschmid/2019/9/10/so-we-dont-have-a-solution-for-catalinayet">"So We Don't Have a Solution for Catalina...Yet"</a>. <i>CodeWeavers Blog</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210929085817/https://www.codeweavers.com/blog/jschmid/2019/9/10/so-we-dont-have-a-solution-for-catalinayet">Archived</a> from the original on September 29, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CodeWeavers+Blog&amp;rft.atitle=So+We+Don%27t+Have+a+Solution+for+Catalina...Yet&amp;rft_id=https%3A%2F%2Fwww.codeweavers.com%2Fblog%2Fjschmid%2F2019%2F9%2F10%2Fso-we-dont-have-a-solution-for-catalinayet&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFThomases2019" class="citation web cs1">Thomases, Ken (December 11, 2019). <a rel="nofollow" class="external text" href="https://www.winehq.org/pipermail/wine-devel/2019-December/156602.html">"win32 on macOS"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201111190220/https://www.winehq.org/pipermail/wine-devel/2019-December/156602.html">Archived</a> from the original on November 11, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=win32+on+macOS&amp;rft.date=2019-12-11&amp;rft.aulast=Thomases&amp;rft.aufirst=Ken&amp;rft_id=https%3A%2F%2Fwww.winehq.org%2Fpipermail%2Fwine-devel%2F2019-December%2F156602.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://news.microsoft.com/2005/04/25/microsoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional/#sm.0000kw91cdgntf2kwp82ed9a9yn4e">"Microsoft Raises the Speed Limit with the Availability of 64-Bit Editions of Windows Server 2003 and Windows XP Professional | News Center"</a>. <i>news.microsoft.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150225210214/http://news.microsoft.com/2005/04/25/microsoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional/#sm.0000kw91cdgntf2kwp82ed9a9yn4e">Archived</a> from the original on February 25, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=news.microsoft.com&amp;rft.atitle=Microsoft+Raises+the+Speed+Limit+with+the+Availability+of+64-Bit+Editions+of+Windows+Server+2003+and+Windows+XP+Professional+%7C+News+Center&amp;rft_id=http%3A%2F%2Fnews.microsoft.com%2F2005%2F04%2F25%2Fmicrosoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional%2F%23sm.0000kw91cdgntf2kwp82ed9a9yn4e&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160420135711/https://support.microsoft.com/en-gb/kb/888733">"A description of the x64-based versions of Windows Server 2003 and of Windows XP Professional x64 Edition"</a>. <i>Microsoft Support</i>. Archived from <a rel="nofollow" class="external text" href="https://support.microsoft.com/en-gb/kb/888733">the original</a> on April 20, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Support&amp;rft.atitle=A+description+of+the+x64-based+versions+of+Windows+Server+2003+and+of+Windows+XP+Professional+x64+Edition&amp;rft_id=https%3A%2F%2Fsupport.microsoft.com%2Fen-gb%2Fkb%2F888733&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160827033240/http://www.microsoft.com/en-us/download/details.aspx?id=3725">"Windows Server 2003 SP1 Administration Tools Pack"</a>. <i>Microsoft Download Center</i>. Archived from <a rel="nofollow" class="external text" href="https://www.microsoft.com/en-us/download/details.aspx?id=3725">the original</a> on August 27, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Download+Center&amp;rft.atitle=Windows+Server+2003+SP1+Administration+Tools+Pack&amp;rft_id=https%3A%2F%2Fwww.microsoft.com%2Fen-us%2Fdownload%2Fdetails.aspx%3Fid%3D3725&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-VSdocLAA-107"><span class="mw-cite-backlink">^ <a href="#cite_ref-VSdocLAA_107-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VSdocLAA_107-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/cpp/build/reference/largeaddressaware-handle-large-addresses?view=msvc-170">"/LARGEADDRESSAWARE (Handle Large Addresses)"</a>. <i>Visual Studio 2022 Documentation – MSVC Linker Reference – MSVC Linker Options</i>. Microsoft. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221221152408/https://learn.microsoft.com/en-us/cpp/build/reference/largeaddressaware-handle-large-addresses?view=msvc-170">Archived</a> from the original on December 21, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">December 21,</span> 2022</span>. <q>The /LARGEADDRESSAWARE option tells the linker that the application can handle addresses larger than 2&#160;gigabytes.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Visual+Studio+2022+Documentation+%E2%80%93+MSVC+Linker+Reference+%E2%80%93+MSVC+Linker+Options&amp;rft.atitle=%2FLARGEADDRESSAWARE+%28Handle+Large+Addresses%29&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fcpp%2Fbuild%2Freference%2Flargeaddressaware-handle-large-addresses%3Fview%3Dmsvc-170&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-Pietrek64BitWindowsProgramming-108"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pietrek64BitWindowsProgramming_108-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_108-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_108-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMatt_Pietrek2006" class="citation web cs1"><a href="/wiki/Matt_Pietrek" title="Matt Pietrek">Matt Pietrek</a> (May 2006). <a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/archive/msdn-magazine/2006/may/x64-starting-out-in-64-bit-windows-systems-with-visual-c">"Everything You Need To Know To Start Programming 64-Bit Windows Systems"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Everything+You+Need+To+Know+To+Start+Programming+64-Bit+Windows+Systems&amp;rft.pub=Microsoft&amp;rft.date=2006-05&amp;rft.au=Matt+Pietrek&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Farchive%2Fmsdn-magazine%2F2006%2Fmay%2Fx64-starting-out-in-64-bit-windows-systems-with-visual-c&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-MicrosoftMoveTox64-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-MicrosoftMoveTox64_109-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFChris_St._Amand2006" class="citation web cs1">Chris St. Amand (January 2006). <a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/previous-versions/technet-magazine/cc161043(v=msdn.10)">"Making the Move to x64"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Making+the+Move+to+x64&amp;rft.pub=Microsoft&amp;rft.date=2006-01&amp;rft.au=Chris+St.+Amand&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fprevious-versions%2Ftechnet-magazine%2Fcc161043%28v%3Dmsdn.10%29&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.alex-ionescu.com/?p=50">"Behind Windows x86-64's 44-bit Virtual Memory Addressing Limit"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081223145800/http://www.alex-ionescu.com/?p=50">Archived</a> from the original on December 23, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Behind+Windows+x86-64%27s+44-bit+Virtual+Memory+Addressing+Limit&amp;rft_id=http%3A%2F%2Fwww.alex-ionescu.com%2F%3Fp%3D50&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-64-bitProgrammingGameDevelopers-111"><span class="mw-cite-backlink">^ <a href="#cite_ref-64-bitProgrammingGameDevelopers_111-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-64-bitProgrammingGameDevelopers_111-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/dxtecharts/sixty-four-bit-programming-for-game-developers#porting-applications-to-64-bit-platforms">"64-bit programming for Game Developers"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+programming+for+Game+Developers&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fdxtecharts%2Fsixty-four-bit-programming-for-game-developers%23porting-applications-to-64-bit-platforms&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/memory/memory-limits-for-windows-releases">"Memory Limits for Windows and Windows Server Releases"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Memory+Limits+for+Windows+and+Windows+Server+Releases&amp;rft.pub=Microsoft&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fmemory%2Fmemory-limits-for-windows-releases&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKingsley-Hughes2010" class="citation web cs1">Kingsley-Hughes, Adrian (August 23, 2010). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/amd-says-goodbye-to-3dnow-instruction-set/">"AMD says goodbye to 3DNow! instruction set"</a>. <i>ZDNet</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230108040037/https://www.zdnet.com/article/amd-says-goodbye-to-3dnow-instruction-set/">Archived</a> from the original on January 8, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">January 8,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=AMD+says+goodbye+to+3DNow%21+instruction+set&amp;rft.date=2010-08-23&amp;rft.aulast=Kingsley-Hughes&amp;rft.aufirst=Adrian&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Famd-says-goodbye-to-3dnow-instruction-set%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/windows/win32/winprog64/general-porting-guidelines">"General Porting Guidelines"</a>. Programming Guide for 64-bit Windows. <i><a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Docs&amp;rft.atitle=General+Porting+Guidelines&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fwindows%2Fwin32%2Fwinprog64%2Fgeneral-porting-guidelines&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-us/sql/connect/connect-history?view=sql-server-ver16">"Driver history for Microsoft SQL Server"</a>. <i><a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Docs&amp;rft.atitle=Driver+history+for+Microsoft+SQL+Server&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-us%2Fsql%2Fconnect%2Fconnect-history%3Fview%3Dsql-server-ver16&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-116">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://learn.microsoft.com/en-US/office/troubleshoot/access/jet-odbc-driver-available-32-bit-version">"Microsoft OLE DB Provider for Jet and Jet ODBC driver are available in 32-bit versions only"</a>. Office Access. <i><a href="/wiki/Microsoft_Docs" title="Microsoft Docs">Microsoft Docs</a></i>. KB957570<span class="reference-accessdate">. Retrieved <span class="nowrap">April 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Docs&amp;rft.atitle=Microsoft+OLE+DB+Provider+for+Jet+and+Jet+ODBC+driver+are+available+in+32-bit+versions+only&amp;rft_id=https%3A%2F%2Flearn.microsoft.com%2Fen-US%2Foffice%2Ftroubleshoot%2Faccess%2Fjet-odbc-driver-available-32-bit-version&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-XboxOneMay2013Anandtechcomparison-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013Anandtechcomparison_117-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAnand_Lal_Shimpi2013" class="citation news cs1">Anand Lal Shimpi (May 21, 2013). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">"The Xbox&#160;One: Hardware Analysis &amp; Comparison to PlayStation&#160;4"</a>. Anandtech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130607031844/http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">Archived</a> from the original on June 7, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">May 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=The+Xbox+One%3A+Hardware+Analysis+%26+Comparison+to+PlayStation+4&amp;rft.date=2013-05-21&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6972%2Fxbox-one-hardware-compared-to-playstation-4%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-XboxOneMay2013SpecGameinformer-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013SpecGameinformer_118-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">"The Tech Spec Test: Xbox&#160;One Vs. PlayStation&#160;4"</a>. Game Informer. May 21, 2013. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130607180640/http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">Archived</a> from the original on June 7, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">May 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Tech+Spec+Test%3A+Xbox+One+Vs.+PlayStation+4&amp;rft.pub=Game+Informer&amp;rft.date=2013-05-21&amp;rft_id=http%3A%2F%2Fwww.gameinformer.com%2Fb%2Fnews%2Farchive%2F2013%2F05%2F21%2Fthe-tech-spec-test-xbox-one-vs-playstation-4.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://indianexpress.com/article/technology/gaming/sony-playstation-5-might-launch-on-november-13-6577207/">"What to expect from Sony 'PlayStation 5' launch in November"</a>. <i>The Indian Express</i>. August 31, 2020. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200919053244/https://indianexpress.com/article/technology/gaming/sony-playstation-5-might-launch-on-november-13-6577207/">Archived</a> from the original on September 19, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Indian+Express&amp;rft.atitle=What+to+expect+from+Sony+%27PlayStation+5%27+launch+in+November&amp;rft.date=2020-08-31&amp;rft_id=https%3A%2F%2Findianexpress.com%2Farticle%2Ftechnology%2Fgaming%2Fsony-playstation-5-might-launch-on-november-13-6577207%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress" class="citation web cs1">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15994/hot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt">"Hot Chips 2020 Live Blog: Microsoft Xbox Series X System Architecture (6:00pm PT)"</a>. <i>www.anandtech.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200917190502/https://www.anandtech.com/show/15994/hot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt">Archived</a> from the original on September 17, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">September 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Hot+Chips+2020+Live+Blog%3A+Microsoft+Xbox+Series+X+System+Architecture+%286%3A00pm+PT%29&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15994%2Fhot-chips-2020-live-blog-microsoft-xbox-series-x-system-architecture-600pm-pt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-verge_tech_pres_details-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-verge_tech_pres_details_121-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHollister2021" class="citation web cs1">Hollister, Sean (November 12, 2021). <a rel="nofollow" class="external text" href="https://www.theverge.com/22779252/steam-deck-things-we-learned-from-valve-developer-summit">"Steam Deck: Five big things we learned from Valve's developer summit"</a>. <i><a href="/wiki/The_Verge" title="The Verge">The Verge</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220207230831/https://www.theverge.com/22779252/steam-deck-things-we-learned-from-valve-developer-summit">Archived</a> from the original on February 7, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">November 12,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Steam+Deck%3A+Five+big+things+we+learned+from+Valve%27s+developer+summit&amp;rft.date=2021-11-12&amp;rft.aulast=Hollister&amp;rft.aufirst=Sean&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F22779252%2Fsteam-deck-things-we-learned-from-valve-developer-summit&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">"ProcessorArchitecture Fields"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150428190214/https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">Archived</a> from the original on April 28, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">September 4,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ProcessorArchitecture+Fields&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fmicrosoft.build.utilities.processorarchitecture_fields.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-123">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20050923210216/http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">"An example file from Linux 3.7.8 kernel source tree displaying the usage of the term x86_64"</a>. Archived from <a rel="nofollow" class="external text" href="http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">the original</a> on September 23, 2005<span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=An+example+file+from+Linux+3.7.8+kernel+source+tree+displaying+the+usage+of+the+term+x86_64&amp;rft_id=http%3A%2F%2Flxr.linux.no%2F%23linux%2Bv3.7.8%2Farch%2Fx86%2Fconfigs%2Fx86_64_defconfig&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6877084">US 6877084</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6877084&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6889312">US 6889312</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6889312&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1041539562"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6732258">US 6732258</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6732258&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-127"><span class="mw-cite-backlink"><b><a href="#cite_ref-127">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070621084244/http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">"Patent Cross License Agreement Between AMD and Intel"</a>. January 1, 2001. Archived from <a rel="nofollow" class="external text" href="http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">the original</a> on June 21, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">August 23,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Patent+Cross+License+Agreement+Between+AMD+and+Intel&amp;rft.date=2001-01-01&amp;rft_id=http%3A%2F%2Fcontracts.corporate.findlaw.com%2Fagreements%2Famd%2Fintel.license.2001.01.01.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-128">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">"AMD Intel Settlement Agreement"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170707043343/https://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">Archived</a> from the original on July 7, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">September 18,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Intel+Settlement+Agreement&amp;rft_id=https%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F2488%2F000119312509236705%2Fdex101.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-129">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFStephen_Shankland_and_Jonathan_E._Skillings2009" class="citation web cs1">Stephen Shankland and Jonathan E. Skillings (November 12, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121108032512/http://news.cnet.com/8301-1001_3-10396188-92.html">"Intel to pay AMD $1.25 billion in antitrust settlement"</a>. CNET. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-1001_3-10396188-92.html">the original</a> on November 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">April 24,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+pay+AMD+%241.25+billion+in+antitrust+settlement&amp;rft.pub=CNET&amp;rft.date=2009-11-12&amp;rft.au=Stephen+Shankland+and+Jonathan+E.+Skillings&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-1001_3-10396188-92.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
<li id="cite_note-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-130">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmith2009" class="citation web cs1">Smith, Ryan (November 12, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100513042947/http://www.anandtech.com/show/2873">"AMD and Intel Settle Their Differences: AMD Gets To Go Fabless"</a>. <i>AnandTech</i>. Archived from <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/2873">the original</a> on May 13, 2010.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+and+Intel+Settle+Their+Differences%3A+AMD+Gets+To+Go+Fabless&amp;rft.date=2009-11-12&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F2873&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=42" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="https://developer.amd.com/resources/developer-guides-manuals/">AMD Developer Guides, Manuals &amp; ISA Documents</a></li>
<li><a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/O00927.html">x86-64: Extending the x86 architecture to 64-bits</a> – technical talk by the architect of AMD64 (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813052749/http://stanford-online.stanford.edu/courses/ee380/000927-ee380-100.asx">video archive</a>), and <a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/040107.html">second talk by the same speaker</a> (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813100133/http://stanford-online.stanford.edu/courses/ee380/040107-ee380-100.asx">video archive</a>)</li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060623073619/http://www.xbitlabs.com/news/other/display/20041227094638.html">AMD's "Enhanced Virus Protection"</a></li>
<li><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2005/08/23/intel_fixes_em64t/">Intel tweaks EM64T for full AMD64 compatibility</a></li>
<li><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/56018-analyst-intel-reverseengineered-amd64">Analyst: Intel Reverse-Engineered AMD64</a></li>
<li><a rel="nofollow" class="external text" href="https://marc.info/?l=linux-kernel&amp;m=107766481408468&amp;w=2">Early report of differences between Intel IA32e and AMD64</a></li>
<li><a rel="nofollow" class="external text" href="http://gcc.gnu.org/pub/gcc/summit/2003/Porting%20to%2064%20bit.pdf">Porting to 64-bit GNU/Linux Systems</a>, by Andreas Jaeger from <a href="/wiki/GCC_Summit" title="GCC Summit">GCC Summit</a> 2003. An excellent paper explaining almost all practical aspects for a transition from 32-bit to 64-bit.</li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">Intel 64 Architecture</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110403005033/http://software.intel.com/en-us/articles/all-about-64-bits/">Intel Software Network: "64 bits"</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">TurboIRC.COM tutorials, including examples of how to of enter protected and long mode the raw way from DOS</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100123010204/http://software.intel.com/en-us/articles/seven-steps-of-migrating-a-program-to-a-64-bit-system/">Seven Steps of Migrating a Program to a 64-bit System</a></li>
<li><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778%28VS.85%29.aspx">Memory Limits for Windows Releases</a></li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="AMD_technology" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:AMD_technology" title="Template:AMD technology"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:AMD_technology" title="Template talk:AMD technology"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:AMD_technology" title="Special:EditPage/Template:AMD technology"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="AMD_technology" style="font-size:114%;margin:0 4em"><a href="/wiki/AMD" title="AMD">AMD</a> technology</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/AGESA" title="AGESA">AGESA</a></li>
<li><a href="/wiki/AMDGPU" class="mw-redirect" title="AMDGPU">AMDGPU</a></li>
<li><a href="/wiki/AMD_Radeon_Software" title="AMD Radeon Software">Radeon Software</a></li>
<li><a href="/wiki/Vivado" title="Vivado">Vivado</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Platforms</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Current</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/ROCm" title="ROCm">ROCm</a></li>
<li><a href="/wiki/GPUOpen" title="GPUOpen">GPUOpen</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Obsolete</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/AMD_Spider" title="AMD Spider">Spider</a></li>
<li><a href="/wiki/AMD_Dragon" title="AMD Dragon">Dragon</a></li>
<li><a href="/wiki/AMD_Horus" title="AMD Horus">Horus</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Technology</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Cool%27n%27Quiet" title="Cool&#39;n&#39;Quiet">Cool'n'Quiet</a></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li>
<li><a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></li>
<li><a href="/wiki/AMD_PowerPlay" title="AMD PowerPlay">PowerPlay</a></li>
<li><a href="/wiki/AMD_PowerTune" title="AMD PowerTune">PowerTune</a></li>
<li><a href="/wiki/AMD_Turbo_Core" title="AMD Turbo Core">Turbo Core</a></li>
<li><a href="/wiki/Adaptive_Scalable_Texture_Compression" class="mw-redirect" title="Adaptive Scalable Texture Compression">ASTC</a></li>
<li><a href="/wiki/AMD_Wraith" title="AMD Wraith">AMD Wraith</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instructions</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">X86-64</a></li>
<li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a></li>
<li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a></li>
<li><a href="/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a></li>
<li><a href="/wiki/CVT16_instruction_set" class="mw-redirect" title="CVT16 instruction set">CVT16/F16C</a></li>
<li><a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a>
<ul><li><a href="/wiki/FMA_instruction_set#FMA4_instruction_set" title="FMA instruction set">FMA4</a></li>
<li><a href="/wiki/FMA_instruction_set#FMA3_instruction_set" title="FMA instruction set">FMA3</a></li></ul></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets" class="mw-redirect" title="Bit Manipulation Instruction Sets">BMI</a>
<ul><li><a href="/wiki/Bit_Manipulation_Instruction_Sets#ABM" class="mw-redirect" title="Bit Manipulation Instruction Sets">ABM</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#BMI1" class="mw-redirect" title="Bit Manipulation Instruction Sets">BMI1</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#TBM" class="mw-redirect" title="Bit Manipulation Instruction Sets">TBM</a></li></ul></li>
<li><a href="/wiki/SSE5" title="SSE5">SSE5</a></li>
<li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li>
<li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1453
Cached time: 20231031010807
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 1.263 seconds
Real time usage: 1.430 seconds
Preprocessor visited node count: 16340/1000000
Post‐expand include size: 288767/2097152 bytes
Template argument size: 13145/2097152 bytes
Highest expansion depth: 16/100
Expensive parser function count: 17/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 380375/5000000 bytes
Lua time usage: 0.731/10.000 seconds
Lua memory usage: 10000943/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1240.864      1 -total
 53.99%  669.928      4 Template:Reflist
 40.32%  500.271    107 Template:Cite_web
 10.99%  136.369     26 Template:Rp
 10.47%  129.925     26 Template:R/superscript
  5.32%   66.013      6 Template:Fix
  5.31%   65.943      1 Template:AMD_technology
  5.29%   65.594      2 Template:Navbox
  5.16%   64.082     78 Template:R/where
  5.08%   63.066      4 Template:Citation_needed
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:244374-0!canonical and timestamp 20231031010805 and revision id 1182327953. Rendering was triggered because: page-view
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=1182327953">https://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=1182327953</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2003" title="Category:Computer-related introductions in 2003">Computer-related introductions in 2003</a></li><li><a href="/wiki/Category:X86_architecture" title="Category:X86 architecture">X86 architecture</a></li><li><a href="/wiki/Category:64-bit_computers" title="Category:64-bit computers">64-bit computers</a></li><li><a href="/wiki/Category:AMD_technologies" title="Category:AMD technologies">AMD technologies</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Use_mdy_dates_from_October_2018" title="Category:Use mdy dates from October 2018">Use mdy dates from October 2018</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_November_2020" title="Category:Articles with unsourced statements from November 2020">Articles with unsourced statements from November 2020</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2020" title="Category:Articles containing potentially dated statements from 2020">Articles containing potentially dated statements from 2020</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_failed_verification" title="Category:All articles with failed verification">All articles with failed verification</a></li><li><a href="/wiki/Category:Articles_with_failed_verification_from_May_2016" title="Category:Articles with failed verification from May 2016">Articles with failed verification from May 2016</a></li><li><a href="/wiki/Category:All_articles_that_may_contain_original_research" title="Category:All articles that may contain original research">All articles that may contain original research</a></li><li><a href="/wiki/Category:Articles_that_may_contain_original_research_from_August_2017" title="Category:Articles that may contain original research from August 2017">Articles that may contain original research from August 2017</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_March_2021" title="Category:Articles with unsourced statements from March 2021">Articles with unsourced statements from March 2021</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_February_2023" title="Category:Articles with unsourced statements from February 2023">Articles with unsourced statements from February 2023</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_July_2021" title="Category:Wikipedia articles needing clarification from July 2021">Wikipedia articles needing clarification from July 2021</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_January_2023" title="Category:Wikipedia articles in need of updating from January 2023">Wikipedia articles in need of updating from January 2023</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_December_2022" title="Category:Articles needing additional references from December 2022">Articles needing additional references from December 2022</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 28 October 2023, at 16:38<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=X86-64&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		
		<button class="cdx-button cdx-button--icon-only vector-limited-width-toggle" id=""><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>
</button>
</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.eqiad.main-58c4d8dc86-96ncf","wgBackendResponseTime":157,"wgPageParseReport":{"limitreport":{"cputime":"1.263","walltime":"1.430","ppvisitednodes":{"value":16340,"limit":1000000},"postexpandincludesize":{"value":288767,"limit":2097152},"templateargumentsize":{"value":13145,"limit":2097152},"expansiondepth":{"value":16,"limit":100},"expensivefunctioncount":{"value":17,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":380375,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00% 1240.864      1 -total"," 53.99%  669.928      4 Template:Reflist"," 40.32%  500.271    107 Template:Cite_web"," 10.99%  136.369     26 Template:Rp"," 10.47%  129.925     26 Template:R/superscript","  5.32%   66.013      6 Template:Fix","  5.31%   65.943      1 Template:AMD_technology","  5.29%   65.594      2 Template:Navbox","  5.16%   64.082     78 Template:R/where","  5.08%   63.066      4 Template:Citation_needed"]},"scribunto":{"limitreport-timeusage":{"value":"0.731","limit":"10.000"},"limitreport-memusage":{"value":10000943,"limit":52428800}},"cachereport":{"origin":"mw1453","timestamp":"20231031010807","ttl":1814400,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"X86-64","url":"https:\/\/en.wikipedia.org\/wiki\/X86-64","sameAs":"http:\/\/www.wikidata.org\/entity\/Q272629","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q272629","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-06-12T03:03:46Z","dateModified":"2023-10-28T16:38:39Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/6\/67\/AMD_Opteron_146_Venus%2C_2005.jpg","headline":"64-bit version of the x86 instruction set"}</script>
</body>
</html>
