# //  ModelSim SE-64 10.0c Jul 21 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {.\tb_openMSP430.do} 
# ** Warning: (vlib-34) Library already exists at "work".
# Modifying C:\modeltech64_10.0c\win64/../modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module tb_openMSP430_fpga
# 
# Top level modules:
# 	tb_openMSP430_fpga
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module openMSP430
# 
# Top level modules:
# 	openMSP430
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module dma_decode_16b
# 
# Top level modules:
# 	dma_decode_16b
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dma_channel
# -- Compiling architecture arch_channel of dma_channel
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module dma_pri
# 
# Top level modules:
# 	dma_pri
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dma_master
# -- Compiling architecture arch_master of dma_master
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module dma_tfbuffer
# 
# Top level modules:
# 	dma_tfbuffer
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fifo
# -- Compiling architecture one of fifo
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fifo_ctl_in
# -- Compiling architecture arch_fifo_in of fifo_ctl_in
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fifo_ctl_out
# -- Compiling architecture arch_fifo_out of fifo_ctl_out
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity viterbi_top
# -- Compiling architecture Behavioral of viterbi_top
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity acsunit
# -- Compiling architecture arch_acs of acsunit
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller_ram
# -- Compiling architecture Behavioral of controller_ram
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ram_32_64
# -- Compiling architecture Behavioral of ram_32_64
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ram_trace_top
# -- Compiling architecture Behavioral of ram_trace_top
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity trace
# -- Compiling architecture Behavioral of trace
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity compare
# -- Compiling architecture arch_compare of compare
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity trace_controller
# -- Compiling architecture Behavioral of trace_controller
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity viterbi_butterfly
# -- Compiling architecture arch_butiflies of viterbi_butterfly
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity viterbi_dis
# -- Compiling architecture arch_viterbi_dis of viterbi_dis
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity viterbi_mmu
# -- Compiling architecture Behavioral of viterbi_mmu
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity conv_encode7
# -- Compiling architecture arch_con of conv_encode7
# Model Technology ModelSim SE-64 vcom 10.0c Compiler 2011.07 Jul 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity viterbi_conv_top
# -- Compiling architecture arch_top of viterbi_conv_top
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module io_cell
# 
# Top level modules:
# 	io_cell
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_alu
# 
# Top level modules:
# 	omsp_alu
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_and_gate
# 
# Top level modules:
# 	omsp_and_gate
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_clock_gate
# 
# Top level modules:
# 	omsp_clock_gate
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_clock_module
# 
# Top level modules:
# 	omsp_clock_module
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_clock_mux
# 
# Top level modules:
# 	omsp_clock_mux
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_dbg
# 
# Top level modules:
# 	omsp_dbg
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_dbg_hwbrk
# 
# Top level modules:
# 	omsp_dbg_hwbrk
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_dbg_i2c
# 
# Top level modules:
# 	omsp_dbg_i2c
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_dbg_uart
# 
# Top level modules:
# 	omsp_dbg_uart
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_execution_unit
# 
# Top level modules:
# 	omsp_execution_unit
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_frontend
# 
# Top level modules:
# 	omsp_frontend
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_gpio
# 
# Top level modules:
# 	omsp_gpio
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_mem_backbone
# 
# Top level modules:
# 	omsp_mem_backbone
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_multiplier
# 
# Top level modules:
# 	omsp_multiplier
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_register_file
# 
# Top level modules:
# 	omsp_register_file
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_scan_mux
# 
# Top level modules:
# 	omsp_scan_mux
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_sfr
# 
# Top level modules:
# 	omsp_sfr
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_sync_cell
# 
# Top level modules:
# 	omsp_sync_cell
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_sync_reset
# 
# Top level modules:
# 	omsp_sync_reset
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module omsp_timerA
# 
# Top level modules:
# 	omsp_timerA
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_wakeup_cell
# 
# Top level modules:
# 	omsp_wakeup_cell
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# -- Compiling module omsp_watchdog
# 
# Top level modules:
# 	omsp_watchdog
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# ** Warning: openMSP430_defines.v(616): (vlog-2263) Redefinition of macro: DMEM_AWIDTH.
# ** Warning: openMSP430_defines.v(617): (vlog-2263) Redefinition of macro: DMEM_SIZE.
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module template_periph_8b
# 
# Top level modules:
# 	template_periph_8b
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# -- Compiling module template_periph_16b
# 
# Top level modules:
# 	template_periph_16b
# Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
# vsim -novopt tb_openMSP430_fpga 
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.tb_openMSP430_fpga
# Loading work.tb_openMSP430_fpga
# Loading work.openMSP430_fpga
# Loading work.rom16x2048
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.altsyncram
# Loading work.altsyncram
# Loading work.ram16x512
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.openMSP430
# Loading work.openMSP430
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_clock_module
# Loading work.omsp_clock_module
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_and_gate
# Loading work.omsp_and_gate
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_scan_mux
# Loading work.omsp_scan_mux
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_sync_cell
# Loading work.omsp_sync_cell
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_clock_gate
# Loading work.omsp_clock_gate
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_sync_reset
# Loading work.omsp_sync_reset
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_frontend
# Loading work.omsp_frontend
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_execution_unit
# Loading work.omsp_execution_unit
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_register_file
# Loading work.omsp_register_file
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_alu
# Loading work.omsp_alu
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_mem_backbone
# Loading work.omsp_mem_backbone
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_sfr
# Loading work.omsp_sfr
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_wakeup_cell
# Loading work.omsp_wakeup_cell
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_watchdog
# Loading work.omsp_watchdog
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_multiplier
# Loading work.omsp_multiplier
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_dbg
# Loading work.omsp_dbg
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_dbg_uart
# Loading work.omsp_dbg_uart
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_gpio
# Loading work.omsp_gpio
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.omsp_timerA
# Loading work.omsp_timerA
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.template_periph_8b
# Loading work.template_periph_8b
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.template_periph_16b
# Loading work.template_periph_16b
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.dma_tfbuffer
# Loading work.dma_tfbuffer
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.altsyncram_body
# Loading work.altsyncram_body
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_DEVICE_FAMILIES
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.dma_master(arch_master)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dma_master(arch_master)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.dma_decode_16b
# Loading work.dma_decode_16b
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.dma_pri
# Loading work.dma_pri
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.dma_channel(arch_channel)
# Loading work.dma_channel(arch_channel)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.viterbi_conv_top(arch_top)
# Loading work.viterbi_conv_top(arch_top)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.fifo_ctl_in(arch_fifo_in)
# Loading work.fifo_ctl_in(arch_fifo_in)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.fifo(one)
# Loading work.fifo(one)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.fifo_ctl_out(arch_fifo_out)
# Loading work.fifo_ctl_out(arch_fifo_out)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.viterbi_top(behavioral)
# Loading work.viterbi_top(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.viterbi_dis(arch_viterbi_dis)
# Loading ieee.std_logic_signed(body)
# Loading work.viterbi_dis(arch_viterbi_dis)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.viterbi_butterfly(arch_butiflies)
# Loading work.viterbi_butterfly(arch_butiflies)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.acsunit(arch_acs)
# Loading work.acsunit(arch_acs)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.compare(arch_compare)
# Loading work.compare(arch_compare)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.ram_trace_top(behavioral)
# Loading work.ram_trace_top(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.viterbi_mmu(behavioral)
# Loading work.viterbi_mmu(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.controller_ram(behavioral)
# Loading work.controller_ram(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.ram_32_64(behavioral)
# Loading work.ram_32_64(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.trace_controller(behavioral)
# Loading work.trace_controller(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.trace(behavioral)
# Loading work.trace(behavioral)
# Refreshing D:\work\openmsp430_faga_mod_1\SIM\work.conv_encode7(arch_con)
# Loading work.conv_encode7(arch_con)
# ** Warning: (vsim-8683) Uninitialized out port /tb_openMSP430_fpga/msp430/u_dma_master/channel_0/dma_wkup has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_openMSP430_fpga/msp430/u_dma_master/channel_1/dma_wkup has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_openMSP430_fpga/msp430/u_dma_master/channel_2/dma_wkup has no driver.
# This port will contribute value (U) to the signal network.
# hexadecimal
# .main_pane.wave.interior.cs.body.pw.wf
#  
