/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:680.1-860.10" *)
module a25_fetch(i_clk, i_mem_stall, i_exec_stall, i_conflict, o_fetch_stall, i_system_rdy, i_iaddress, i_iaddress_valid, i_iaddress_nxt, o_fetch_instruction, i_cache_enable, i_cache_flush, i_cacheable_area, o_wb_req, o_wb_address, i_wb_read_data, i_wb_ready);
  (* src = "../vtr/verilog/arm_core.v:834.1-835.41" *)
  wire _000_;
  (* src = "../vtr/verilog/arm_core.v:737.29-737.44" *)
  wire _001_;
  (* src = "../vtr/verilog/arm_core.v:764.15-764.53" *)
  wire _002_;
  (* src = "../vtr/verilog/arm_core.v:767.10-767.39" *)
  wire _003_;
  (* src = "../vtr/verilog/arm_core.v:768.7-768.36" *)
  wire _004_;
  (* src = "../vtr/verilog/arm_core.v:769.7-769.36" *)
  wire _005_;
  (* src = "../vtr/verilog/arm_core.v:770.7-770.36" *)
  wire _006_;
  (* src = "../vtr/verilog/arm_core.v:771.7-771.36" *)
  wire _007_;
  (* src = "../vtr/verilog/arm_core.v:772.7-772.36" *)
  wire _008_;
  (* src = "../vtr/verilog/arm_core.v:773.7-773.36" *)
  wire _009_;
  (* src = "../vtr/verilog/arm_core.v:774.7-774.36" *)
  wire _010_;
  (* src = "../vtr/verilog/arm_core.v:775.7-775.36" *)
  wire _011_;
  (* src = "../vtr/verilog/arm_core.v:776.7-776.36" *)
  wire _012_;
  (* src = "../vtr/verilog/arm_core.v:777.7-777.36" *)
  wire _013_;
  (* src = "../vtr/verilog/arm_core.v:778.7-778.36" *)
  wire _014_;
  (* src = "../vtr/verilog/arm_core.v:779.7-779.36" *)
  wire _015_;
  (* src = "../vtr/verilog/arm_core.v:780.7-780.36" *)
  wire _016_;
  (* src = "../vtr/verilog/arm_core.v:781.7-781.36" *)
  wire _017_;
  (* src = "../vtr/verilog/arm_core.v:782.7-782.36" *)
  wire _018_;
  (* src = "../vtr/verilog/arm_core.v:783.7-783.36" *)
  wire _019_;
  (* src = "../vtr/verilog/arm_core.v:784.7-784.36" *)
  wire _020_;
  (* src = "../vtr/verilog/arm_core.v:785.7-785.36" *)
  wire _021_;
  (* src = "../vtr/verilog/arm_core.v:786.7-786.36" *)
  wire _022_;
  (* src = "../vtr/verilog/arm_core.v:787.7-787.36" *)
  wire _023_;
  (* src = "../vtr/verilog/arm_core.v:788.7-788.36" *)
  wire _024_;
  (* src = "../vtr/verilog/arm_core.v:789.7-789.36" *)
  wire _025_;
  (* src = "../vtr/verilog/arm_core.v:790.7-790.36" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:791.7-791.36" *)
  wire _027_;
  (* src = "../vtr/verilog/arm_core.v:792.7-792.36" *)
  wire _028_;
  (* src = "../vtr/verilog/arm_core.v:793.7-793.36" *)
  wire _029_;
  (* src = "../vtr/verilog/arm_core.v:794.7-794.36" *)
  wire _030_;
  (* src = "../vtr/verilog/arm_core.v:795.7-795.36" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:796.7-796.36" *)
  wire _032_;
  (* src = "../vtr/verilog/arm_core.v:797.7-797.36" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:809.30-809.53" *)
  wire _034_;
  (* src = "../vtr/verilog/arm_core.v:810.30-810.53" *)
  wire _035_;
  (* src = "../vtr/verilog/arm_core.v:811.30-811.53" *)
  wire _036_;
  (* src = "../vtr/verilog/arm_core.v:814.21-814.44" *)
  wire _037_;
  (* src = "../vtr/verilog/arm_core.v:815.21-815.44" *)
  wire _038_;
  (* src = "../vtr/verilog/arm_core.v:816.21-816.44" *)
  wire _039_;
  (* src = "../vtr/verilog/arm_core.v:760.9-760.35" *)
  wire _040_;
  (* src = "../vtr/verilog/arm_core.v:762.8-762.31" *)
  wire _041_;
  (* src = "../vtr/verilog/arm_core.v:763.15-763.38" *)
  wire _042_;
  (* src = "../vtr/verilog/arm_core.v:759.35-798.28" *)
  wire _043_;
  (* src = "../vtr/verilog/arm_core.v:760.9-760.62" *)
  wire _044_;
  (* src = "../vtr/verilog/arm_core.v:762.8-762.77" *)
  wire _045_;
  (* src = "../vtr/verilog/arm_core.v:762.7-764.55" *)
  wire _046_;
  (* src = "../vtr/verilog/arm_core.v:763.15-763.78" *)
  wire _047_;
  (* src = "../vtr/verilog/arm_core.v:802.28-802.64" *)
  wire _048_;
  (* src = "../vtr/verilog/arm_core.v:802.28-802.82" *)
  wire _049_;
  (* src = "../vtr/verilog/arm_core.v:806.36-806.66" *)
  wire _050_;
  (* src = "../vtr/verilog/arm_core.v:806.36-806.82" *)
  wire _051_;
  (* src = "../vtr/verilog/arm_core.v:832.27-832.64" *)
  wire _052_;
  (* src = "../vtr/verilog/arm_core.v:835.17-835.40" *)
  wire _053_;
  (* src = "../vtr/verilog/arm_core.v:763.11-764.55" *)
  wire _054_;
  (* src = "../vtr/verilog/arm_core.v:806.36-806.46" *)
  wire _055_;
  (* src = "../vtr/verilog/arm_core.v:806.70-806.82" *)
  wire _056_;
  (* src = "../vtr/verilog/arm_core.v:827.27-827.40" *)
  wire _057_;
  (* src = "../vtr/verilog/arm_core.v:832.53-832.64" *)
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:835.29-835.40" *)
  wire _059_;
  (* src = "../vtr/verilog/arm_core.v:760.7-765.10" *)
  wire _060_;
  (* src = "../vtr/verilog/arm_core.v:763.14-764.54" *)
  wire _061_;
  (* src = "../vtr/verilog/arm_core.v:827.27-827.51" *)
  wire _062_;
  (* src = "../vtr/verilog/arm_core.v:827.27-827.66" *)
  wire _063_;
  (* src = "../vtr/verilog/arm_core.v:830.27-830.69" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:832.28-832.48" *)
  wire _065_;
  (* src = "../vtr/verilog/arm_core.v:837.21-837.49" *)
  wire _066_;
  (* src = "../vtr/verilog/arm_core.v:837.21-837.65" *)
  wire _067_;
  (* src = "../vtr/verilog/arm_core.v:837.21-837.79" *)
  wire _068_;
  (* src = "../vtr/verilog/arm_core.v:760.41-760.62" *)
  wire _069_;
  (* src = "../vtr/verilog/arm_core.v:762.37-762.77" *)
  wire _070_;
  (* src = "../vtr/verilog/arm_core.v:763.42-763.78" *)
  wire _071_;
  (* src = "../vtr/verilog/arm_core.v:767.9-798.26" *)
  wire _072_;
  (* src = "../vtr/verilog/arm_core.v:768.6-798.26" *)
  wire _073_;
  (* src = "../vtr/verilog/arm_core.v:769.6-798.26" *)
  wire _074_;
  (* src = "../vtr/verilog/arm_core.v:770.6-798.26" *)
  wire _075_;
  (* src = "../vtr/verilog/arm_core.v:771.6-798.26" *)
  wire _076_;
  (* src = "../vtr/verilog/arm_core.v:772.6-798.26" *)
  wire _077_;
  (* src = "../vtr/verilog/arm_core.v:773.6-798.26" *)
  wire _078_;
  (* src = "../vtr/verilog/arm_core.v:774.6-798.26" *)
  wire _079_;
  (* src = "../vtr/verilog/arm_core.v:775.6-798.26" *)
  wire _080_;
  (* src = "../vtr/verilog/arm_core.v:776.6-798.26" *)
  wire _081_;
  (* src = "../vtr/verilog/arm_core.v:777.6-798.26" *)
  wire _082_;
  (* src = "../vtr/verilog/arm_core.v:778.6-798.26" *)
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:779.6-798.26" *)
  wire _084_;
  (* src = "../vtr/verilog/arm_core.v:780.6-798.26" *)
  wire _085_;
  (* src = "../vtr/verilog/arm_core.v:781.6-798.26" *)
  wire _086_;
  (* src = "../vtr/verilog/arm_core.v:782.6-798.26" *)
  wire _087_;
  (* src = "../vtr/verilog/arm_core.v:783.6-798.26" *)
  wire _088_;
  (* src = "../vtr/verilog/arm_core.v:784.6-798.26" *)
  wire _089_;
  (* src = "../vtr/verilog/arm_core.v:785.6-798.26" *)
  wire _090_;
  (* src = "../vtr/verilog/arm_core.v:786.6-798.26" *)
  wire _091_;
  (* src = "../vtr/verilog/arm_core.v:787.6-798.26" *)
  wire _092_;
  (* src = "../vtr/verilog/arm_core.v:788.6-798.26" *)
  wire _093_;
  (* src = "../vtr/verilog/arm_core.v:789.6-798.26" *)
  wire _094_;
  (* src = "../vtr/verilog/arm_core.v:790.6-798.26" *)
  wire _095_;
  (* src = "../vtr/verilog/arm_core.v:791.6-798.26" *)
  wire _096_;
  (* src = "../vtr/verilog/arm_core.v:792.6-798.26" *)
  wire _097_;
  (* src = "../vtr/verilog/arm_core.v:793.6-798.26" *)
  wire _098_;
  (* src = "../vtr/verilog/arm_core.v:794.6-798.26" *)
  wire _099_;
  (* src = "../vtr/verilog/arm_core.v:795.6-798.26" *)
  wire _100_;
  (* src = "../vtr/verilog/arm_core.v:796.6-798.26" *)
  wire _101_;
  (* src = "../vtr/verilog/arm_core.v:797.6-798.26" *)
  wire _102_;
  (* src = "../vtr/verilog/arm_core.v:809.30-812.85" *)
  wire [31:0] _103_;
  (* src = "../vtr/verilog/arm_core.v:810.30-812.85" *)
  wire [31:0] _104_;
  (* src = "../vtr/verilog/arm_core.v:811.30-812.85" *)
  wire [31:0] _105_;
  (* src = "../vtr/verilog/arm_core.v:814.21-817.69" *)
  wire [31:0] _106_;
  (* src = "../vtr/verilog/arm_core.v:815.21-817.69" *)
  wire [31:0] _107_;
  (* src = "../vtr/verilog/arm_core.v:816.21-817.69" *)
  wire [31:0] _108_;
  (* src = "../vtr/verilog/arm_core.v:819.30-821.71" *)
  wire [31:0] _109_;
  (* src = "../vtr/verilog/arm_core.v:820.30-821.71" *)
  wire [31:0] _110_;
  (* src = "../vtr/verilog/arm_core.v:734.29-734.45" *)
  wire address_cachable;
  (* src = "../vtr/verilog/arm_core.v:731.29-731.44" *)
  wire [31:0] cache_read_data;
  (* src = "../vtr/verilog/arm_core.v:730.29-730.47" *)
  wire [127:0] cache_read_data128;
  (* src = "../vtr/verilog/arm_core.v:728.29-728.40" *)
  wire cache_stall;
  (* src = "../vtr/verilog/arm_core.v:727.29-727.39" *)
  wire core_stall;
  (* src = "../vtr/verilog/arm_core.v:717.29-717.43" *)
  input i_cache_enable;
  wire i_cache_enable;
  (* src = "../vtr/verilog/arm_core.v:718.29-718.42" *)
  input i_cache_flush;
  wire i_cache_flush;
  (* src = "../vtr/verilog/arm_core.v:719.29-719.45" *)
  input [31:0] i_cacheable_area;
  wire [31:0] i_cacheable_area;
  (* src = "../vtr/verilog/arm_core.v:704.29-704.34" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:707.29-707.39" *)
  input i_conflict;
  wire i_conflict;
  (* src = "../vtr/verilog/arm_core.v:706.29-706.41" *)
  input i_exec_stall;
  wire i_exec_stall;
  (* src = "../vtr/verilog/arm_core.v:712.29-712.39" *)
  input [31:0] i_iaddress;
  wire [31:0] i_iaddress;
  (* src = "../vtr/verilog/arm_core.v:714.29-714.43" *)
  input [31:0] i_iaddress_nxt;
  wire [31:0] i_iaddress_nxt;
  (* src = "../vtr/verilog/arm_core.v:713.29-713.45" *)
  input i_iaddress_valid;
  wire i_iaddress_valid;
  (* src = "../vtr/verilog/arm_core.v:705.29-705.40" *)
  input i_mem_stall;
  wire i_mem_stall;
  (* src = "../vtr/verilog/arm_core.v:710.29-710.41" *)
  input i_system_rdy;
  wire i_system_rdy;
  (* src = "../vtr/verilog/arm_core.v:724.29-724.43" *)
  input [127:0] i_wb_read_data;
  wire [127:0] i_wb_read_data;
  (* src = "../vtr/verilog/arm_core.v:725.29-725.39" *)
  input i_wb_ready;
  wire i_wb_ready;
  (* src = "../vtr/verilog/arm_core.v:735.30-735.43" *)
  wire icache_wb_req;
  (* src = "../vtr/verilog/arm_core.v:715.29-715.48" *)
  output [31:0] o_fetch_instruction;
  wire [31:0] o_fetch_instruction;
  (* src = "../vtr/verilog/arm_core.v:708.29-708.42" *)
  output o_fetch_stall;
  wire o_fetch_stall;
  (* src = "../vtr/verilog/arm_core.v:723.29-723.41" *)
  output [31:0] o_wb_address;
  wire [31:0] o_wb_address;
  (* src = "../vtr/verilog/arm_core.v:721.29-721.37" *)
  output o_wb_req;
  wire o_wb_req;
  (* src = "../vtr/verilog/arm_core.v:732.29-732.38" *)
  wire sel_cache;
  (* src = "../vtr/verilog/arm_core.v:733.29-733.54" *)
  wire uncached_instruction_read;
  (* src = "../vtr/verilog/arm_core.v:736.29-736.36" *)
  wire wait_wb;
  (* src = "../vtr/verilog/arm_core.v:738.29-738.39" *)
  wire [31:0] wb_rdata32;
  (* src = "../vtr/verilog/arm_core.v:737.29-737.37" *)
  reg wb_req_r = 1'h0;
  assign _002_ = i_iaddress[31:14] == (* src = "../vtr/verilog/arm_core.v:764.15-764.53" *) 18'h0a000;
  assign _003_ = ! (* src = "../vtr/verilog/arm_core.v:767.10-767.39" *) i_iaddress[25:21];
  assign _004_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:768.7-768.36" *) 5'h01;
  assign _005_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:769.7-769.36" *) 5'h02;
  assign _006_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:770.7-770.36" *) 5'h03;
  assign _007_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:771.7-771.36" *) 5'h04;
  assign _008_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:772.7-772.36" *) 5'h05;
  assign _009_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:773.7-773.36" *) 5'h06;
  assign _010_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:774.7-774.36" *) 5'h07;
  assign _011_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:775.7-775.36" *) 5'h08;
  assign _012_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:776.7-776.36" *) 5'h09;
  assign _013_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:777.7-777.36" *) 5'h0a;
  assign _014_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:778.7-778.36" *) 5'h0b;
  assign _015_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:779.7-779.36" *) 5'h0c;
  assign _016_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:780.7-780.36" *) 5'h0d;
  assign _017_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:781.7-781.36" *) 5'h0e;
  assign _018_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:782.7-782.36" *) 5'h0f;
  assign _019_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:783.7-783.36" *) 5'h10;
  assign _020_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:784.7-784.36" *) 5'h11;
  assign _021_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:785.7-785.36" *) 5'h12;
  assign _022_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:786.7-786.36" *) 5'h13;
  assign _023_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:787.7-787.36" *) 5'h14;
  assign _024_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:788.7-788.36" *) 5'h15;
  assign _025_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:789.7-789.36" *) 5'h16;
  assign _026_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:790.7-790.36" *) 5'h17;
  assign _027_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:791.7-791.36" *) 5'h18;
  assign _028_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:792.7-792.36" *) 5'h19;
  assign _029_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:793.7-793.36" *) 5'h1a;
  assign _030_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:794.7-794.36" *) 5'h1b;
  assign _031_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:795.7-795.36" *) 5'h1c;
  assign _032_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:796.7-796.36" *) 5'h1d;
  assign _033_ = i_iaddress[25:21] == (* src = "../vtr/verilog/arm_core.v:797.7-797.36" *) 5'h1e;
  assign _034_ = ! (* src = "../vtr/verilog/arm_core.v:809.30-809.53" *) i_iaddress[3:2];
  assign _035_ = i_iaddress[3:2] == (* src = "../vtr/verilog/arm_core.v:810.30-810.53" *) 2'h1;
  assign _036_ = i_iaddress[3:2] == (* src = "../vtr/verilog/arm_core.v:811.30-811.53" *) 2'h2;
  assign _037_ = ! (* src = "../vtr/verilog/arm_core.v:814.21-814.44" *) i_iaddress[3:2];
  assign _038_ = i_iaddress[3:2] == (* src = "../vtr/verilog/arm_core.v:815.21-815.44" *) 2'h1;
  assign _039_ = i_iaddress[3:2] == (* src = "../vtr/verilog/arm_core.v:816.21-816.44" *) 2'h2;
  assign _040_ = i_iaddress >= (* src = "../vtr/verilog/arm_core.v:760.9-760.35" *) 32'd0;
  assign _041_ = i_iaddress >= (* src = "../vtr/verilog/arm_core.v:762.8-762.31" *) 32'd0;
  assign _042_ = i_iaddress >= (* src = "../vtr/verilog/arm_core.v:763.15-763.38" *) 32'd0;
  assign _043_ = _060_ && (* src = "../vtr/verilog/arm_core.v:759.35-798.28" *) _072_;
  assign _044_ = _040_ && (* src = "../vtr/verilog/arm_core.v:760.9-760.62" *) _069_;
  assign _045_ = _041_ && (* src = "../vtr/verilog/arm_core.v:762.8-762.77" *) _070_;
  assign _046_ = _045_ && (* src = "../vtr/verilog/arm_core.v:762.7-764.55" *) _054_;
  assign _047_ = _042_ && (* src = "../vtr/verilog/arm_core.v:763.15-763.78" *) _071_;
  assign _048_ = address_cachable && (* src = "../vtr/verilog/arm_core.v:802.28-802.64" *) i_iaddress_valid;
  assign _049_ = _048_ && (* src = "../vtr/verilog/arm_core.v:802.28-802.82" *) i_cache_enable;
  assign _050_ = _055_ && (* src = "../vtr/verilog/arm_core.v:806.36-806.66" *) i_iaddress_valid;
  assign _051_ = _050_ && (* src = "../vtr/verilog/arm_core.v:806.36-806.82" *) _056_;
  assign _052_ = _065_ && (* src = "../vtr/verilog/arm_core.v:832.27-832.64" *) _058_;
  assign _053_ = o_wb_req && (* src = "../vtr/verilog/arm_core.v:835.17-835.40" *) _059_;
  assign _054_ = ! (* src = "../vtr/verilog/arm_core.v:763.11-764.55" *) _061_;
  assign _055_ = ! (* src = "../vtr/verilog/arm_core.v:806.36-806.46" *) sel_cache;
  assign _056_ = ! (* src = "../vtr/verilog/arm_core.v:806.70-806.82" *) cache_stall;
  assign _057_ = ! (* src = "../vtr/verilog/arm_core.v:827.27-827.40" *) i_system_rdy;
  assign _058_ = ! (* src = "../vtr/verilog/arm_core.v:832.53-832.64" *) i_wb_ready;
  assign _059_ = ! (* src = "../vtr/verilog/arm_core.v:835.29-835.40" *) i_wb_ready;
  assign _060_ = _044_ || (* src = "../vtr/verilog/arm_core.v:760.7-765.10" *) _046_;
  assign _061_ = _047_ || (* src = "../vtr/verilog/arm_core.v:763.14-764.54" *) _002_;
  assign _062_ = _057_ || (* src = "../vtr/verilog/arm_core.v:827.27-827.51" *) wait_wb;
  assign _063_ = _062_ || (* src = "../vtr/verilog/arm_core.v:827.27-827.66" *) cache_stall;
  assign _064_ = icache_wb_req || (* src = "../vtr/verilog/arm_core.v:830.27-830.69" *) uncached_instruction_read;
  assign _065_ = o_wb_req || (* src = "../vtr/verilog/arm_core.v:832.28-832.48" *) wb_req_r;
  assign _066_ = o_fetch_stall || (* src = "../vtr/verilog/arm_core.v:837.21-837.49" *) i_mem_stall;
  assign _067_ = _066_ || (* src = "../vtr/verilog/arm_core.v:837.21-837.65" *) i_exec_stall;
  assign _068_ = _067_ || (* src = "../vtr/verilog/arm_core.v:837.21-837.79" *) i_conflict;
  assign _069_ = i_iaddress < (* src = "../vtr/verilog/arm_core.v:760.41-760.62" *) 32'd32767;
  assign _070_ = i_iaddress < (* src = "../vtr/verilog/arm_core.v:762.37-762.77" *) 32'd268435455;
  assign _071_ = i_iaddress < (* src = "../vtr/verilog/arm_core.v:763.42-763.78" *) 32'd32767;
  (* src = "../vtr/verilog/arm_core.v:834.1-835.41" *)
  always @(posedge i_clk)
    wb_req_r <= _053_;
  assign _072_ = _003_ ? (* src = "../vtr/verilog/arm_core.v:767.9-798.26" *) i_cacheable_area[0] : _073_;
  assign _073_ = _004_ ? (* src = "../vtr/verilog/arm_core.v:768.6-798.26" *) i_cacheable_area[1] : _074_;
  assign _074_ = _005_ ? (* src = "../vtr/verilog/arm_core.v:769.6-798.26" *) i_cacheable_area[2] : _075_;
  assign _075_ = _006_ ? (* src = "../vtr/verilog/arm_core.v:770.6-798.26" *) i_cacheable_area[3] : _076_;
  assign _076_ = _007_ ? (* src = "../vtr/verilog/arm_core.v:771.6-798.26" *) i_cacheable_area[4] : _077_;
  assign _077_ = _008_ ? (* src = "../vtr/verilog/arm_core.v:772.6-798.26" *) i_cacheable_area[5] : _078_;
  assign _078_ = _009_ ? (* src = "../vtr/verilog/arm_core.v:773.6-798.26" *) i_cacheable_area[6] : _079_;
  assign _079_ = _010_ ? (* src = "../vtr/verilog/arm_core.v:774.6-798.26" *) i_cacheable_area[7] : _080_;
  assign _080_ = _011_ ? (* src = "../vtr/verilog/arm_core.v:775.6-798.26" *) i_cacheable_area[8] : _081_;
  assign _081_ = _012_ ? (* src = "../vtr/verilog/arm_core.v:776.6-798.26" *) i_cacheable_area[9] : _082_;
  assign _082_ = _013_ ? (* src = "../vtr/verilog/arm_core.v:777.6-798.26" *) i_cacheable_area[10] : _083_;
  assign _083_ = _014_ ? (* src = "../vtr/verilog/arm_core.v:778.6-798.26" *) i_cacheable_area[11] : _084_;
  assign _084_ = _015_ ? (* src = "../vtr/verilog/arm_core.v:779.6-798.26" *) i_cacheable_area[12] : _085_;
  assign _085_ = _016_ ? (* src = "../vtr/verilog/arm_core.v:780.6-798.26" *) i_cacheable_area[13] : _086_;
  assign _086_ = _017_ ? (* src = "../vtr/verilog/arm_core.v:781.6-798.26" *) i_cacheable_area[14] : _087_;
  assign _087_ = _018_ ? (* src = "../vtr/verilog/arm_core.v:782.6-798.26" *) i_cacheable_area[15] : _088_;
  assign _088_ = _019_ ? (* src = "../vtr/verilog/arm_core.v:783.6-798.26" *) i_cacheable_area[16] : _089_;
  assign _089_ = _020_ ? (* src = "../vtr/verilog/arm_core.v:784.6-798.26" *) i_cacheable_area[17] : _090_;
  assign _090_ = _021_ ? (* src = "../vtr/verilog/arm_core.v:785.6-798.26" *) i_cacheable_area[18] : _091_;
  assign _091_ = _022_ ? (* src = "../vtr/verilog/arm_core.v:786.6-798.26" *) i_cacheable_area[19] : _092_;
  assign _092_ = _023_ ? (* src = "../vtr/verilog/arm_core.v:787.6-798.26" *) i_cacheable_area[20] : _093_;
  assign _093_ = _024_ ? (* src = "../vtr/verilog/arm_core.v:788.6-798.26" *) i_cacheable_area[21] : _094_;
  assign _094_ = _025_ ? (* src = "../vtr/verilog/arm_core.v:789.6-798.26" *) i_cacheable_area[22] : _095_;
  assign _095_ = _026_ ? (* src = "../vtr/verilog/arm_core.v:790.6-798.26" *) i_cacheable_area[23] : _096_;
  assign _096_ = _027_ ? (* src = "../vtr/verilog/arm_core.v:791.6-798.26" *) i_cacheable_area[24] : _097_;
  assign _097_ = _028_ ? (* src = "../vtr/verilog/arm_core.v:792.6-798.26" *) i_cacheable_area[25] : _098_;
  assign _098_ = _029_ ? (* src = "../vtr/verilog/arm_core.v:793.6-798.26" *) i_cacheable_area[26] : _099_;
  assign _099_ = _030_ ? (* src = "../vtr/verilog/arm_core.v:794.6-798.26" *) i_cacheable_area[27] : _100_;
  assign _100_ = _031_ ? (* src = "../vtr/verilog/arm_core.v:795.6-798.26" *) i_cacheable_area[28] : _101_;
  assign _101_ = _032_ ? (* src = "../vtr/verilog/arm_core.v:796.6-798.26" *) i_cacheable_area[29] : _102_;
  assign _102_ = _033_ ? (* src = "../vtr/verilog/arm_core.v:797.6-798.26" *) i_cacheable_area[30] : i_cacheable_area[31];
  assign _103_ = _034_ ? (* src = "../vtr/verilog/arm_core.v:809.30-812.85" *) cache_read_data128[31:0] : _104_;
  assign _104_ = _035_ ? (* src = "../vtr/verilog/arm_core.v:810.30-812.85" *) cache_read_data128[63:32] : _105_;
  assign _105_ = _036_ ? (* src = "../vtr/verilog/arm_core.v:811.30-812.85" *) cache_read_data128[95:64] : cache_read_data128[127:96];
  assign _106_ = _037_ ? (* src = "../vtr/verilog/arm_core.v:814.21-817.69" *) i_wb_read_data[31:0] : _107_;
  assign _107_ = _038_ ? (* src = "../vtr/verilog/arm_core.v:815.21-817.69" *) i_wb_read_data[63:32] : _108_;
  assign _108_ = _039_ ? (* src = "../vtr/verilog/arm_core.v:816.21-817.69" *) i_wb_read_data[95:64] : i_wb_read_data[127:96];
  assign _109_ = sel_cache ? (* src = "../vtr/verilog/arm_core.v:819.30-821.71" *) cache_read_data : _110_;
  assign _110_ = uncached_instruction_read ? (* src = "../vtr/verilog/arm_core.v:820.30-821.71" *) wb_rdata32 : 32'd4293844428;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:842.12-857.2" *)
  a25_icache u_cache (
    .i_address(i_iaddress),
    .i_address_nxt(i_iaddress_nxt),
    .i_cache_enable(i_cache_enable),
    .i_cache_flush(i_cache_flush),
    .i_clk(i_clk),
    .i_core_stall(core_stall),
    .i_select(sel_cache),
    .i_wb_read_data(i_wb_read_data),
    .i_wb_ready(i_wb_ready),
    .o_read_data(cache_read_data128),
    .o_stall(cache_stall),
    .o_wb_req(icache_wb_req)
  );
  assign address_cachable = _043_;
  assign sel_cache = _049_;
  assign uncached_instruction_read = _051_;
  assign cache_read_data = _103_;
  assign wb_rdata32 = _106_;
  assign o_fetch_instruction = _109_;
  assign o_fetch_stall = _063_;
  assign o_wb_address = i_iaddress;
  assign o_wb_req = _064_;
  assign wait_wb = _052_;
  assign core_stall = _068_;
  assign _001_ = 1'h0;
  assign _000_ = _053_;
endmodule
