// Seed: 384977139
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    output tri id_8,
    inout tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    output supply0 id_14,
    input wand id_15,
    input wor id_16,
    output wire id_17,
    output tri id_18,
    output wor id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    input supply0 id_26
);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    inout  wand  id_0,
    output tri   id_1,
    output logic id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wand  id_7
);
  integer id_9;
  always begin : LABEL_0
    id_2 <= -1 && -1;
  end
  wand id_10;
  assign id_9 = (-1);
  wire id_11 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_6,
      id_6,
      id_6,
      id_5,
      id_3,
      id_7,
      id_0,
      id_0,
      id_1,
      id_7,
      id_5,
      id_0,
      id_3,
      id_5,
      id_6,
      id_0,
      id_3,
      id_1,
      id_0,
      id_7,
      id_4,
      id_7,
      id_5,
      id_5,
      id_4
  );
  wire id_12, id_13;
endmodule
