
Tourobo2024_Carcharo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010868  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000241c  08010a68  08010a68  00011a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012e84  08012e84  000141c4  2**0
                  CONTENTS
  4 .ARM          00000008  08012e84  08012e84  00013e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012e8c  08012e8c  000141c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012e8c  08012e8c  00013e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012e90  08012e90  00013e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08012e94  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000084  08012f18  00014084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000124  08012fb8  00014124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000cf50  200001c4  08013058  000141c4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000d114  08013058  00015114  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000141c4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002917c  00000000  00000000  000141f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000070e9  00000000  00000000  0003d36e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000020e0  00000000  00000000  00044458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000193e  00000000  00000000  00046538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00037709  00000000  00000000  00047e76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00033f6d  00000000  00000000  0007f57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011db05  00000000  00000000  000b34ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d0ff1  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008ea8  00000000  00000000  001d1034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000095  00000000  00000000  001d9edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c4 	.word	0x200001c4
 800021c:	00000000 	.word	0x00000000
 8000220:	08010a50 	.word	0x08010a50

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001c8 	.word	0x200001c8
 800023c:	08010a50 	.word	0x08010a50

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4a07      	ldr	r2, [pc, #28]	@ (80005fc <vApplicationGetIdleTaskMemory+0x2c>)
 80005e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <vApplicationGetIdleTaskMemory+0x30>)
 80005e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ee:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	200001e0 	.word	0x200001e0
 8000600:	20000234 	.word	0x20000234

08000604 <yodai>:
static void MX_CAN2_Init(void);
static void MX_CAN3_Init(void);
void StartDefaultTask(void const * argument);

/* USER CODE BEGIN PFP */
void yodai(uint8_t buff[11],int16_t targetSpeed[4]){
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	@ 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
	uint8_t kansu;//計4つの関数の状態を保存.
	uint8_t shikiAir[6];
	uint8_t uatarAir[4];

	/*rxbufの1~8番目をロボマスのターゲット角速度に代入(もともとは16ビットなので8ビットのデータを2つずつ結合する)*/
	for(uint8_t i=0;i<4;i++){
 800060e:	2300      	movs	r3, #0
 8000610:	77fb      	strb	r3, [r7, #31]
 8000612:	e018      	b.n	8000646 <yodai+0x42>
		targetSpeed[i] = buff[2*i]<<8 | buff[2*i+1];
 8000614:	7ffb      	ldrb	r3, [r7, #31]
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	461a      	mov	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4413      	add	r3, r2
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	021b      	lsls	r3, r3, #8
 8000622:	b219      	sxth	r1, r3
 8000624:	7ffb      	ldrb	r3, [r7, #31]
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	3301      	adds	r3, #1
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	4413      	add	r3, r2
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b21a      	sxth	r2, r3
 8000632:	7ffb      	ldrb	r3, [r7, #31]
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	6838      	ldr	r0, [r7, #0]
 8000638:	4403      	add	r3, r0
 800063a:	430a      	orrs	r2, r1
 800063c:	b212      	sxth	r2, r2
 800063e:	801a      	strh	r2, [r3, #0]
	for(uint8_t i=0;i<4;i++){
 8000640:	7ffb      	ldrb	r3, [r7, #31]
 8000642:	3301      	adds	r3, #1
 8000644:	77fb      	strb	r3, [r7, #31]
 8000646:	7ffb      	ldrb	r3, [r7, #31]
 8000648:	2b03      	cmp	r3, #3
 800064a:	d9e3      	bls.n	8000614 <yodai+0x10>
	}

	shoki = buff[8];
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	7a1b      	ldrb	r3, [r3, #8]
 8000650:	77bb      	strb	r3, [r7, #30]
	uatar = buff[9];
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	7a5b      	ldrb	r3, [r3, #9]
 8000656:	777b      	strb	r3, [r7, #29]
	kansu = buff[10];
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	7a9b      	ldrb	r3, [r3, #10]
 800065c:	773b      	strb	r3, [r7, #28]
}
 800065e:	bf00      	nop
 8000660:	3724      	adds	r7, #36	@ 0x24
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
	...

0800066c <HAL_CAN_RxFifo0MsgPendingCallback>:

// ロボマス用構造体宣言
RobomasterTypedef Robomaster[4];

// CAN受信コールバック関数
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b096      	sub	sp, #88	@ 0x58
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2) {
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a4e      	ldr	r2, [pc, #312]	@ (80007b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 8000678:	4293      	cmp	r3, r2
 800067a:	f040 8094 	bne.w	80007a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x13a>
		CAN_RxHeaderTypeDef RxHeader;
		uint8_t RxData[8];
		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800067e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000682:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000686:	2100      	movs	r1, #0
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f001 fa90 	bl	8001bae <HAL_CAN_GetRxMessage>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	f040 8088 	bne.w	80007a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x13a>
			id = RxHeader.StdId - 0x200;
 8000696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000698:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800069c:	4a45      	ldr	r2, [pc, #276]	@ (80007b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 800069e:	6013      	str	r3, [r2, #0]
			dlc = RxHeader.DLC;
 80006a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80006a2:	4a45      	ldr	r2, [pc, #276]	@ (80007b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>)
 80006a4:	6013      	str	r3, [r2, #0]
			for (size_t i = 0; i < 8; i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80006aa:	e00c      	b.n	80006c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
				data[i] = RxData[i];
 80006ac:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80006b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	4619      	mov	r1, r3
 80006b8:	4a40      	ldr	r2, [pc, #256]	@ (80007bc <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 80006ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (size_t i = 0; i < 8; i++) {
 80006c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006c2:	3301      	adds	r3, #1
 80006c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80006c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80006c8:	2b07      	cmp	r3, #7
 80006ca:	d9ef      	bls.n	80006ac <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
			}

			Robomaster[id - 1].AngularVelocity = data[2] << 8 | data[3];
 80006cc:	4b3b      	ldr	r3, [pc, #236]	@ (80007bc <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	021b      	lsls	r3, r3, #8
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	4b39      	ldr	r3, [pc, #228]	@ (80007bc <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 80006d8:	68db      	ldr	r3, [r3, #12]
 80006da:	b29b      	uxth	r3, r3
 80006dc:	4313      	orrs	r3, r2
 80006de:	b29a      	uxth	r2, r3
 80006e0:	4b34      	ldr	r3, [pc, #208]	@ (80007b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	3b01      	subs	r3, #1
 80006e6:	b210      	sxth	r0, r2
 80006e8:	4a35      	ldr	r2, [pc, #212]	@ (80007c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 80006ea:	2134      	movs	r1, #52	@ 0x34
 80006ec:	fb01 f303 	mul.w	r3, r1, r3
 80006f0:	4413      	add	r3, r2
 80006f2:	3304      	adds	r3, #4
 80006f4:	4602      	mov	r2, r0
 80006f6:	801a      	strh	r2, [r3, #0]

			Robomaster_RxCAN(&Robomaster[id - 1], &RxData[0]);
 80006f8:	4b2e      	ldr	r3, [pc, #184]	@ (80007b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	3b01      	subs	r3, #1
 80006fe:	2234      	movs	r2, #52	@ 0x34
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	4a2e      	ldr	r2, [pc, #184]	@ (80007c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 8000706:	4413      	add	r3, r2
 8000708:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800070c:	4611      	mov	r1, r2
 800070e:	4618      	mov	r0, r3
 8000710:	f00f f95c 	bl	800f9cc <Robomaster_RxCAN>

			// 送信
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan2)) {
 8000714:	4826      	ldr	r0, [pc, #152]	@ (80007b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 8000716:	f001 fa15 	bl	8001b44 <HAL_CAN_GetTxMailboxesFreeLevel>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d042      	beq.n	80007a6 <HAL_CAN_RxFifo0MsgPendingCallback+0x13a>
				// 送信用構�??体�????��?��??��?��定義
				CAN_TxHeaderTypeDef TxHeader;
				// IDの設???��?��??��?��?
				TxHeader.StdId = 0x200;
 8000720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000724:	617b      	str	r3, [r7, #20]
				// 標準IDを使用
				TxHeader.IDE = CAN_ID_STD;
 8000726:	2300      	movs	r3, #0
 8000728:	61fb      	str	r3, [r7, #28]
				// ???��?��??��?��?ータフレー???��?��??��?��? or リモートフレー???��?��??��?��?
				TxHeader.RTR = CAN_RTR_DATA;
 800072a:	2300      	movs	r3, #0
 800072c:	623b      	str	r3, [r7, #32]
				// ???��?��??��?��?ータ長???��?��??��?��? [byte]
				TxHeader.DLC = 8;
 800072e:	2308      	movs	r3, #8
 8000730:	627b      	str	r3, [r7, #36]	@ 0x24
				// タイ???��?��??��?��?スタン???��?��??��?��?
				TxHeader.TransmitGlobalTime = DISABLE;
 8000732:	2300      	movs	r3, #0
 8000734:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
				// 8byteの送信???��?��??��?��?ータ
				uint8_t TxData[8] = { 0 };
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
				for (int i = 0; i < 4; i++) {
 8000740:	2300      	movs	r3, #0
 8000742:	653b      	str	r3, [r7, #80]	@ 0x50
 8000744:	e023      	b.n	800078e <HAL_CAN_RxFifo0MsgPendingCallback+0x122>
					TxData[2 * i] = Robomaster[i].TargetTorque >> 8;
 8000746:	4a1e      	ldr	r2, [pc, #120]	@ (80007c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 8000748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800074a:	2134      	movs	r1, #52	@ 0x34
 800074c:	fb01 f303 	mul.w	r3, r1, r3
 8000750:	4413      	add	r3, r2
 8000752:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000756:	121b      	asrs	r3, r3, #8
 8000758:	b21a      	sxth	r2, r3
 800075a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	b2d2      	uxtb	r2, r2
 8000760:	3358      	adds	r3, #88	@ 0x58
 8000762:	443b      	add	r3, r7
 8000764:	f803 2c4c 	strb.w	r2, [r3, #-76]
					TxData[2 * i + 1] = Robomaster[i].TargetTorque & 0x00FF;
 8000768:	4a15      	ldr	r2, [pc, #84]	@ (80007c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 800076a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800076c:	2134      	movs	r1, #52	@ 0x34
 800076e:	fb01 f303 	mul.w	r3, r1, r3
 8000772:	4413      	add	r3, r2
 8000774:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000778:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	3301      	adds	r3, #1
 800077e:	b2d2      	uxtb	r2, r2
 8000780:	3358      	adds	r3, #88	@ 0x58
 8000782:	443b      	add	r3, r7
 8000784:	f803 2c4c 	strb.w	r2, [r3, #-76]
				for (int i = 0; i < 4; i++) {
 8000788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800078a:	3301      	adds	r3, #1
 800078c:	653b      	str	r3, [r7, #80]	@ 0x50
 800078e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000790:	2b03      	cmp	r3, #3
 8000792:	ddd8      	ble.n	8000746 <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
				}
				// 送信に使ったTxMailboxが�????��?��??��?��納される
				uint32_t TxMailbox;
				// メ???��?��??��?��?セージ送信
				HAL_CAN_AddTxMessage(&hcan2, &TxHeader, &TxData, &TxMailbox);
 8000794:	f107 0308 	add.w	r3, r7, #8
 8000798:	f107 020c 	add.w	r2, r7, #12
 800079c:	f107 0114 	add.w	r1, r7, #20
 80007a0:	4803      	ldr	r0, [pc, #12]	@ (80007b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 80007a2:	f001 f8ff 	bl	80019a4 <HAL_CAN_AddTxMessage>
			}
		}
	}
}
 80007a6:	bf00      	nop
 80007a8:	3758      	adds	r7, #88	@ 0x58
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20001234 	.word	0x20001234
 80007b4:	20001288 	.word	0x20001288
 80007b8:	2000128c 	.word	0x2000128c
 80007bc:	20001290 	.word	0x20001290
 80007c0:	200012b0 	.word	0x200012b0

080007c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ca:	f000 fe62 	bl	8001492 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ce:	f000 f81f 	bl	8000810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d2:	f000 f8f7 	bl	80009c4 <MX_GPIO_Init>
  MX_CAN2_Init();
 80007d6:	f000 f889 	bl	80008ec <MX_CAN2_Init>
  MX_CAN3_Init();
 80007da:	f000 f8bd 	bl	8000958 <MX_CAN3_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 80007de:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <main+0x44>)
 80007e0:	1d3c      	adds	r4, r7, #4
 80007e2:	461d      	mov	r5, r3
 80007e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2100      	movs	r1, #0
 80007f4:	4618      	mov	r0, r3
 80007f6:	f005 f950 	bl	8005a9a <osThreadCreate>
 80007fa:	4603      	mov	r3, r0
 80007fc:	4a03      	ldr	r2, [pc, #12]	@ (800080c <main+0x48>)
 80007fe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000800:	f005 f934 	bl	8005a6c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <main+0x40>
 8000808:	08010a74 	.word	0x08010a74
 800080c:	20001284 	.word	0x20001284

08000810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b094      	sub	sp, #80	@ 0x50
 8000814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	2234      	movs	r2, #52	@ 0x34
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f00f fa71 	bl	800fd06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000824:	f107 0308 	add.w	r3, r7, #8
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000834:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <SystemClock_Config+0xd4>)
 8000836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000838:	4a2a      	ldr	r2, [pc, #168]	@ (80008e4 <SystemClock_Config+0xd4>)
 800083a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000840:	4b28      	ldr	r3, [pc, #160]	@ (80008e4 <SystemClock_Config+0xd4>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800084c:	4b26      	ldr	r3, [pc, #152]	@ (80008e8 <SystemClock_Config+0xd8>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a25      	ldr	r2, [pc, #148]	@ (80008e8 <SystemClock_Config+0xd8>)
 8000852:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000856:	6013      	str	r3, [r2, #0]
 8000858:	4b23      	ldr	r3, [pc, #140]	@ (80008e8 <SystemClock_Config+0xd8>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000860:	603b      	str	r3, [r7, #0]
 8000862:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000864:	2301      	movs	r3, #1
 8000866:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000868:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800086c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800086e:	2302      	movs	r3, #2
 8000870:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000872:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000876:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000878:	2304      	movs	r3, #4
 800087a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800087c:	23d8      	movs	r3, #216	@ 0xd8
 800087e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000880:	2302      	movs	r3, #2
 8000882:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000884:	2309      	movs	r3, #9
 8000886:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000888:	2302      	movs	r3, #2
 800088a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	4618      	mov	r0, r3
 8000892:	f003 fa63 	bl	8003d5c <HAL_RCC_OscConfig>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800089c:	f000 fa70 	bl	8000d80 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008a0:	f003 fa0c 	bl	8003cbc <HAL_PWREx_EnableOverDrive>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008aa:	f000 fa69 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ae:	230f      	movs	r3, #15
 80008b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b2:	2302      	movs	r3, #2
 80008b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80008c6:	f107 0308 	add.w	r3, r7, #8
 80008ca:	2107      	movs	r1, #7
 80008cc:	4618      	mov	r0, r3
 80008ce:	f003 fcf3 	bl	80042b8 <HAL_RCC_ClockConfig>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80008d8:	f000 fa52 	bl	8000d80 <Error_Handler>
  }
}
 80008dc:	bf00      	nop
 80008de:	3750      	adds	r7, #80	@ 0x50
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40007000 	.word	0x40007000

080008ec <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80008f0:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <MX_CAN2_Init+0x64>)
 80008f2:	4a18      	ldr	r2, [pc, #96]	@ (8000954 <MX_CAN2_Init+0x68>)
 80008f4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80008f6:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <MX_CAN2_Init+0x64>)
 80008f8:	2203      	movs	r2, #3
 80008fa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80008fc:	4b14      	ldr	r3, [pc, #80]	@ (8000950 <MX_CAN2_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_CAN2_Init+0x64>)
 800090a:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 800090e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000912:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000916:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000918:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <MX_CAN2_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800091e:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000920:	2200      	movs	r2, #0
 8000922:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000924:	4b0a      	ldr	r3, [pc, #40]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000926:	2200      	movs	r2, #0
 8000928:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800092a:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_CAN2_Init+0x64>)
 800092c:	2200      	movs	r2, #0
 800092e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000930:	4b07      	ldr	r3, [pc, #28]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000932:	2200      	movs	r2, #0
 8000934:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000936:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_CAN2_Init+0x64>)
 8000938:	2200      	movs	r2, #0
 800093a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800093c:	4804      	ldr	r0, [pc, #16]	@ (8000950 <MX_CAN2_Init+0x64>)
 800093e:	f000 fe05 	bl	800154c <HAL_CAN_Init>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000948:	f000 fa1a 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20001234 	.word	0x20001234
 8000954:	40006800 	.word	0x40006800

08000958 <MX_CAN3_Init>:
  * @brief CAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN3_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 800095c:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <MX_CAN3_Init+0x64>)
 800095e:	4a18      	ldr	r2, [pc, #96]	@ (80009c0 <MX_CAN3_Init+0x68>)
 8000960:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8000962:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000964:	2206      	movs	r2, #6
 8000966:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_CAN3_Init+0x64>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800096e:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000974:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000976:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 800097a:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_3TQ;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_CAN3_Init+0x64>)
 800097e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000982:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8000984:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 800098a:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <MX_CAN3_Init+0x64>)
 800098c:	2200      	movs	r2, #0
 800098e:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8000990:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000992:	2200      	movs	r2, #0
 8000994:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <MX_CAN3_Init+0x64>)
 8000998:	2200      	movs	r2, #0
 800099a:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 800099c:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <MX_CAN3_Init+0x64>)
 800099e:	2200      	movs	r2, #0
 80009a0:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80009a2:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <MX_CAN3_Init+0x64>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80009a8:	4804      	ldr	r0, [pc, #16]	@ (80009bc <MX_CAN3_Init+0x64>)
 80009aa:	f000 fdcf 	bl	800154c <HAL_CAN_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80009b4:	f000 f9e4 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	2000125c 	.word	0x2000125c
 80009c0:	40003400 	.word	0x40003400

080009c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08c      	sub	sp, #48	@ 0x30
 80009c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ca:	f107 031c 	add.w	r3, r7, #28
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009da:	4b4f      	ldr	r3, [pc, #316]	@ (8000b18 <MX_GPIO_Init+0x154>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a4e      	ldr	r2, [pc, #312]	@ (8000b18 <MX_GPIO_Init+0x154>)
 80009e0:	f043 0304 	orr.w	r3, r3, #4
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000b18 <MX_GPIO_Init+0x154>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0304 	and.w	r3, r3, #4
 80009ee:	61bb      	str	r3, [r7, #24]
 80009f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009f2:	4b49      	ldr	r3, [pc, #292]	@ (8000b18 <MX_GPIO_Init+0x154>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a48      	ldr	r2, [pc, #288]	@ (8000b18 <MX_GPIO_Init+0x154>)
 80009f8:	f043 0320 	orr.w	r3, r3, #32
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b46      	ldr	r3, [pc, #280]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0320 	and.w	r3, r3, #32
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	4b43      	ldr	r3, [pc, #268]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a42      	ldr	r2, [pc, #264]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b40      	ldr	r3, [pc, #256]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	4b3d      	ldr	r3, [pc, #244]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a3c      	ldr	r2, [pc, #240]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3a:	4b37      	ldr	r3, [pc, #220]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3e:	4a36      	ldr	r2, [pc, #216]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a40:	f043 0302 	orr.w	r3, r3, #2
 8000a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a46:	4b34      	ldr	r3, [pc, #208]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4a:	f003 0302 	and.w	r3, r3, #2
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a52:	4b31      	ldr	r3, [pc, #196]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a30      	ldr	r2, [pc, #192]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b18 <MX_GPIO_Init+0x154>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000a70:	482a      	ldr	r0, [pc, #168]	@ (8000b1c <MX_GPIO_Init+0x158>)
 8000a72:	f003 f909 	bl	8003c88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000a76:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a86:	f107 031c 	add.w	r3, r7, #28
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4824      	ldr	r0, [pc, #144]	@ (8000b20 <MX_GPIO_Init+0x15c>)
 8000a8e:	f002 ff4f 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF1 PF2 PF3 PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000a92:	231e      	movs	r3, #30
 8000a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	481f      	ldr	r0, [pc, #124]	@ (8000b24 <MX_GPIO_Init+0x160>)
 8000aa8:	f002 ff42 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 8000aac:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	2300      	movs	r3, #0
 8000abc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000abe:	230e      	movs	r3, #14
 8000ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4814      	ldr	r0, [pc, #80]	@ (8000b1c <MX_GPIO_Init+0x158>)
 8000aca:	f002 ff31 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ace:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000ae0:	2309      	movs	r3, #9
 8000ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ae4:	f107 031c 	add.w	r3, r7, #28
 8000ae8:	4619      	mov	r1, r3
 8000aea:	480c      	ldr	r0, [pc, #48]	@ (8000b1c <MX_GPIO_Init+0x158>)
 8000aec:	f002 ff20 	bl	8003930 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000af0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af6:	2301      	movs	r3, #1
 8000af8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	4619      	mov	r1, r3
 8000b08:	4804      	ldr	r0, [pc, #16]	@ (8000b1c <MX_GPIO_Init+0x158>)
 8000b0a:	f002 ff11 	bl	8003930 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b0e:	bf00      	nop
 8000b10:	3730      	adds	r7, #48	@ 0x30
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40021800 	.word	0x40021800
 8000b20:	40020800 	.word	0x40020800
 8000b24:	40021400 	.word	0x40021400

08000b28 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b28:	b5b0      	push	{r4, r5, r7, lr}
 8000b2a:	b0b0      	sub	sp, #192	@ 0xc0
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000b30:	f004 f8da 	bl	8004ce8 <MX_LWIP_Init>
	uint32_t fid;
	uint32_t fmask;

	/* CAN2 FIFO0 (For Robomaster) */
	// ID and Mask Register
	fid = 0x200;
 8000b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	fmask = 0x7F0;
 8000b3c:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8000b40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000b44:	230e      	movs	r3, #14
 8000b46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	// Filter Bank 14に設定開始
	filter.FilterBank = 14;
 8000b4a:	230e      	movs	r3, #14
 8000b4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	// For FIFO0
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	67fb      	str	r3, [r7, #124]	@ 0x7c
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000b54:	2301      	movs	r3, #1
 8000b56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b60:	2301      	movs	r3, #1
 8000b62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	// ID and Mask
	filter.FilterIdHigh = fid << 5;
 8000b66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000b6a:	015b      	lsls	r3, r3, #5
 8000b6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
	filter.FilterIdLow = 0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	673b      	str	r3, [r7, #112]	@ 0x70
	filter.FilterMaskIdHigh = fmask << 5;
 8000b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000b76:	015b      	lsls	r3, r3, #5
 8000b78:	677b      	str	r3, [r7, #116]	@ 0x74
	filter.FilterMaskIdLow = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000b7e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b82:	4619      	mov	r1, r3
 8000b84:	486f      	ldr	r0, [pc, #444]	@ (8000d44 <StartDefaultTask+0x21c>)
 8000b86:	f000 fddd 	bl	8001744 <HAL_CAN_ConfigFilter>

	/* CAN2 FIFO1 (For Encoder) */
	// ID and Mask Register
	fid = 0x400;
 8000b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	fmask = 0x7F0;
 8000b92:	f44f 63fe 	mov.w	r3, #2032	@ 0x7f0
 8000b96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	// CAN2のFilter Bankは14から
	filter.SlaveStartFilterBank = 14;
 8000b9a:	230e      	movs	r3, #14
 8000b9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	// Filter Bank 15に設定開始
	filter.FilterBank = 15;
 8000ba0:	230f      	movs	r3, #15
 8000ba2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	// For FIFO1
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	filter.FilterActivation = CAN_FILTER_ENABLE;
 8000baa:	2301      	movs	r3, #1
 8000bac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	// ID and Mask Bit Configure
	filter.FilterIdHigh = fid << 5;
 8000bbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bc0:	015b      	lsls	r3, r3, #5
 8000bc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	filter.FilterIdLow = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	673b      	str	r3, [r7, #112]	@ 0x70
	filter.FilterMaskIdHigh = fmask << 5;
 8000bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000bcc:	015b      	lsls	r3, r3, #5
 8000bce:	677b      	str	r3, [r7, #116]	@ 0x74
	filter.FilterMaskIdLow = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	67bb      	str	r3, [r7, #120]	@ 0x78
	// Filter適用
	HAL_CAN_ConfigFilter(&hcan2, &filter);
 8000bd4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000bd8:	4619      	mov	r1, r3
 8000bda:	485a      	ldr	r0, [pc, #360]	@ (8000d44 <StartDefaultTask+0x21c>)
 8000bdc:	f000 fdb2 	bl	8001744 <HAL_CAN_ConfigFilter>

	// CAN2 Start
	HAL_CAN_Start(&hcan2);
 8000be0:	4858      	ldr	r0, [pc, #352]	@ (8000d44 <StartDefaultTask+0x21c>)
 8000be2:	f000 fe9b 	bl	800191c <HAL_CAN_Start>
	// CAN2 FIFO0 and FIFO1 Enable Interrupt
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000be6:	2102      	movs	r1, #2
 8000be8:	4856      	ldr	r0, [pc, #344]	@ (8000d44 <StartDefaultTask+0x21c>)
 8000bea:	f001 f902 	bl	8001df2 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING);
 8000bee:	2110      	movs	r1, #16
 8000bf0:	4854      	ldr	r0, [pc, #336]	@ (8000d44 <StartDefaultTask+0x21c>)
 8000bf2:	f001 f8fe 	bl	8001df2 <HAL_CAN_ActivateNotification>

	// ロボマス構造体初期化
	for (int i = 0; i < 4; i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000bfc:	e00e      	b.n	8000c1c <StartDefaultTask+0xf4>
		Robomaster_InitZero(&Robomaster[i]);
 8000bfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000c02:	2234      	movs	r2, #52	@ 0x34
 8000c04:	fb02 f303 	mul.w	r3, r2, r3
 8000c08:	4a4f      	ldr	r2, [pc, #316]	@ (8000d48 <StartDefaultTask+0x220>)
 8000c0a:	4413      	add	r3, r2
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f00e fec1 	bl	800f994 <Robomaster_InitZero>
	for (int i = 0; i < 4; i++) {
 8000c12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000c16:	3301      	adds	r3, #1
 8000c18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000c1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000c20:	2b03      	cmp	r3, #3
 8000c22:	ddec      	ble.n	8000bfe <StartDefaultTask+0xd6>
	}

	/* Configure UDP */
	// Data Buffer For UDP
	uint8_t rxbuf[11] = { 0 };// 変数の型をint16_tから変更yodai
 8000c24:	2300      	movs	r3, #0
 8000c26:	663b      	str	r3, [r7, #96]	@ 0x60
 8000c28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	f8c3 2003 	str.w	r2, [r3, #3]
	int16_t txbuf[20] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
 8000c34:	4b45      	ldr	r3, [pc, #276]	@ (8000d4c <StartDefaultTask+0x224>)
 8000c36:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c44:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c48:	e884 0003 	stmia.w	r4, {r0, r1}
			17, 18, 19, 20 };
	//アドレスを宣?��?
	struct sockaddr_in rxAddr, txAddr;
	//ソケ?��?トを作�??
	int socket = lwip_socket(AF_INET, SOCK_DGRAM, 0);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2102      	movs	r1, #2
 8000c50:	2002      	movs	r0, #2
 8000c52:	f009 f911 	bl	8009e78 <lwip_socket>
 8000c56:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
	//アドレスのメモリを確?��?
	memset((char*) &txAddr, 0, sizeof(txAddr));
 8000c5a:	f107 0318 	add.w	r3, r7, #24
 8000c5e:	2210      	movs	r2, #16
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f00f f84f 	bl	800fd06 <memset>
	memset((char*) &rxAddr, 0, sizeof(rxAddr));
 8000c68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c6c:	2210      	movs	r2, #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f00f f848 	bl	800fd06 <memset>
	//アドレスの構�??体�??��?��?ータを定義
	rxAddr.sin_family = AF_INET; //プロトコルファミリの設?��?(IPv4に設?��?)
 8000c76:	2302      	movs	r3, #2
 8000c78:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	rxAddr.sin_len = sizeof(rxAddr); //アドレスの?��?ータサイズ
 8000c7c:	2310      	movs	r3, #16
 8000c7e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	rxAddr.sin_addr.s_addr = INADDR_ANY; //アドレスの設?��?(今回はすべてのアドレスを受け�??��れるためINADDR_ANY)
 8000c82:	2300      	movs	r3, #0
 8000c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	rxAddr.sin_port = lwip_htons(PC_PORT); //ポ�??��ト�??��?��??��?
 8000c86:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000c8a:	f009 fc59 	bl	800a540 <lwip_htons>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	857b      	strh	r3, [r7, #42]	@ 0x2a
	txAddr.sin_family = AF_INET; //プロトコルファミリの?��??��?(IPv4に設?��?)
 8000c92:	2302      	movs	r3, #2
 8000c94:	767b      	strb	r3, [r7, #25]
	txAddr.sin_len = sizeof(txAddr); //アドレスの?��?ータのサイズ
 8000c96:	2310      	movs	r3, #16
 8000c98:	763b      	strb	r3, [r7, #24]
	txAddr.sin_addr.s_addr = inet_addr(PC_ADDR); //アドレスの設?��?
 8000c9a:	482d      	ldr	r0, [pc, #180]	@ (8000d50 <StartDefaultTask+0x228>)
 8000c9c:	f00d fc75 	bl	800e58a <ipaddr_addr>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	61fb      	str	r3, [r7, #28]
	txAddr.sin_port = lwip_htons(PC_PORT); //ポ�??��ト�??��?��??��?
 8000ca4:	f640 70a1 	movw	r0, #4001	@ 0xfa1
 8000ca8:	f009 fc4a 	bl	800a540 <lwip_htons>
 8000cac:	4603      	mov	r3, r0
 8000cae:	837b      	strh	r3, [r7, #26]
	// whileでbindを�?ってみると�?まく行く可能性�?
//	(void) lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)); //IPアドレスとソケ?��?トを紐付けて受信をできる状態に
	while(lwip_bind(socket, (struct sockaddr*) &rxAddr, sizeof(rxAddr)) < 0) {
 8000cb0:	bf00      	nop
 8000cb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cb6:	2210      	movs	r2, #16
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8000cbe:	f008 fdfd 	bl	80098bc <lwip_bind>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	dbf4      	blt.n	8000cb2 <StartDefaultTask+0x18a>

	}
	socklen_t n; //受信した?��?ータのサイズ
	socklen_t len = sizeof(rxAddr); //rxAddrのサイズ
 8000cc8:	2310      	movs	r3, #16
 8000cca:	617b      	str	r3, [r7, #20]

	// Variable For PID
	float32_t Kp = 10;
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <StartDefaultTask+0x22c>)
 8000cce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	float32_t Ki = 0.01;
 8000cd2:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <StartDefaultTask+0x230>)
 8000cd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	float32_t difference = 0;
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	float32_t pre_difference = 0;
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	int16_t TagetAngularVelocity[4] = {  };
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
	float32_t p_value;
	float32_t i_value;
	/* Infinite loop */
	for (;;) {
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0,
 8000cf2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000cf6:	2310      	movs	r3, #16
 8000cf8:	9301      	str	r3, [sp, #4]
 8000cfa:	f107 0318 	add.w	r3, r7, #24
 8000cfe:	9300      	str	r3, [sp, #0]
 8000d00:	2300      	movs	r3, #0
 8000d02:	2228      	movs	r2, #40	@ 0x28
 8000d04:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8000d08:	f008 fffe 	bl	8009d08 <lwip_sendto>
				(struct sockaddr*) &txAddr, sizeof(txAddr)); //受信したら�??��信する
		n = lwip_recvfrom(socket, (uint8_t*) rxbuf, sizeof(rxbuf), (int) NULL,
 8000d0c:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8000d10:	f107 0314 	add.w	r3, r7, #20
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	220b      	movs	r2, #11
 8000d20:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8000d24:	f008 ff7a 	bl	8009c1c <lwip_recvfrom>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
				(struct sockaddr*) &rxAddr, &len); //受信処?��?(blocking)

		yodai(rxbuf,TagetAngularVelocity);
 8000d2e:	f107 020c 	add.w	r2, r7, #12
 8000d32:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000d36:	4611      	mov	r1, r2
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fc63 	bl	8000604 <yodai>
		lwip_sendto(socket, (uint8_t*) txbuf, sizeof(txbuf), 0,
 8000d3e:	bf00      	nop
 8000d40:	e7d7      	b.n	8000cf2 <StartDefaultTask+0x1ca>
 8000d42:	bf00      	nop
 8000d44:	20001234 	.word	0x20001234
 8000d48:	200012b0 	.word	0x200012b0
 8000d4c:	08010aa0 	.word	0x08010aa0
 8000d50:	08010a90 	.word	0x08010a90
 8000d54:	41200000 	.word	0x41200000
 8000d58:	3c23d70a 	.word	0x3c23d70a

08000d5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d101      	bne.n	8000d72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d6e:	f000 fb9d 	bl	80014ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40002000 	.word	0x40002000

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <Error_Handler+0x8>

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d96:	4a10      	ldr	r2, [pc, #64]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000daa:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dae:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	210f      	movs	r1, #15
 8000dc6:	f06f 0001 	mvn.w	r0, #1
 8000dca:	f001 fb1f 	bl	800240c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40023800 	.word	0x40023800

08000ddc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08c      	sub	sp, #48	@ 0x30
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a3c      	ldr	r2, [pc, #240]	@ (8000eec <HAL_CAN_MspInit+0x110>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d13c      	bne.n	8000e78 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e02:	4a3b      	ldr	r2, [pc, #236]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0a:	4b39      	ldr	r3, [pc, #228]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e12:	61bb      	str	r3, [r7, #24]
 8000e14:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e16:	4b36      	ldr	r3, [pc, #216]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1a:	4a35      	ldr	r2, [pc, #212]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e22:	4b33      	ldr	r3, [pc, #204]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	4b30      	ldr	r3, [pc, #192]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a2f      	ldr	r2, [pc, #188]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e46:	2360      	movs	r3, #96	@ 0x60
 8000e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000e56:	2309      	movs	r3, #9
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4824      	ldr	r0, [pc, #144]	@ (8000ef4 <HAL_CAN_MspInit+0x118>)
 8000e62:	f002 fd65 	bl	8003930 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2105      	movs	r1, #5
 8000e6a:	2040      	movs	r0, #64	@ 0x40
 8000e6c:	f001 face 	bl	800240c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000e70:	2040      	movs	r0, #64	@ 0x40
 8000e72:	f001 fae7 	bl	8002444 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }

}
 8000e76:	e035      	b.n	8000ee4 <HAL_CAN_MspInit+0x108>
  else if(hcan->Instance==CAN3)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef8 <HAL_CAN_MspInit+0x11c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d130      	bne.n	8000ee4 <HAL_CAN_MspInit+0x108>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8000e82:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	4a1a      	ldr	r2, [pc, #104]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e96:	60fb      	str	r3, [r7, #12]
 8000e98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a14      	ldr	r2, [pc, #80]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b12      	ldr	r3, [pc, #72]	@ (8000ef0 <HAL_CAN_MspInit+0x114>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000eb2:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8000ec4:	230b      	movs	r3, #11
 8000ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec8:	f107 031c 	add.w	r3, r7, #28
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480b      	ldr	r0, [pc, #44]	@ (8000efc <HAL_CAN_MspInit+0x120>)
 8000ed0:	f002 fd2e 	bl	8003930 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX1_IRQn, 5, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	206a      	movs	r0, #106	@ 0x6a
 8000eda:	f001 fa97 	bl	800240c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX1_IRQn);
 8000ede:	206a      	movs	r0, #106	@ 0x6a
 8000ee0:	f001 fab0 	bl	8002444 <HAL_NVIC_EnableIRQ>
}
 8000ee4:	bf00      	nop
 8000ee6:	3730      	adds	r7, #48	@ 0x30
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40006800 	.word	0x40006800
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020400 	.word	0x40020400
 8000ef8:	40003400 	.word	0x40003400
 8000efc:	40020000 	.word	0x40020000

08000f00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08e      	sub	sp, #56	@ 0x38
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000f10:	4b33      	ldr	r3, [pc, #204]	@ (8000fe0 <HAL_InitTick+0xe0>)
 8000f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f14:	4a32      	ldr	r2, [pc, #200]	@ (8000fe0 <HAL_InitTick+0xe0>)
 8000f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f1c:	4b30      	ldr	r3, [pc, #192]	@ (8000fe0 <HAL_InitTick+0xe0>)
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f28:	f107 0210 	add.w	r2, r7, #16
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4611      	mov	r1, r2
 8000f32:	4618      	mov	r0, r3
 8000f34:	f003 fbd2 	bl	80046dc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f38:	6a3b      	ldr	r3, [r7, #32]
 8000f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d103      	bne.n	8000f4a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f42:	f003 fbb7 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 8000f46:	6378      	str	r0, [r7, #52]	@ 0x34
 8000f48:	e004      	b.n	8000f54 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f4a:	f003 fbb3 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f56:	4a23      	ldr	r2, [pc, #140]	@ (8000fe4 <HAL_InitTick+0xe4>)
 8000f58:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5c:	0c9b      	lsrs	r3, r3, #18
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000f62:	4b21      	ldr	r3, [pc, #132]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f64:	4a21      	ldr	r2, [pc, #132]	@ (8000fec <HAL_InitTick+0xec>)
 8000f66:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000f68:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f6e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000f70:	4a1d      	ldr	r2, [pc, #116]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f74:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8000f76:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f82:	4b19      	ldr	r3, [pc, #100]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000f88:	4817      	ldr	r0, [pc, #92]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f8a:	f003 fbd9 	bl	8004740 <HAL_TIM_Base_Init>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000f94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d11b      	bne.n	8000fd4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000f9c:	4812      	ldr	r0, [pc, #72]	@ (8000fe8 <HAL_InitTick+0xe8>)
 8000f9e:	f003 fc31 	bl	8004804 <HAL_TIM_Base_Start_IT>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000fa8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d111      	bne.n	8000fd4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000fb0:	202d      	movs	r0, #45	@ 0x2d
 8000fb2:	f001 fa47 	bl	8002444 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d808      	bhi.n	8000fce <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	202d      	movs	r0, #45	@ 0x2d
 8000fc2:	f001 fa23 	bl	800240c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <HAL_InitTick+0xf0>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	e002      	b.n	8000fd4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000fd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3738      	adds	r7, #56	@ 0x38
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	431bde83 	.word	0x431bde83
 8000fe8:	20001380 	.word	0x20001380
 8000fec:	40002000 	.word	0x40002000
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <NMI_Handler+0x4>

08000ffc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <HardFault_Handler+0x4>

08001004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <MemManage_Handler+0x4>

0800100c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <BusFault_Handler+0x4>

08001014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <UsageFault_Handler+0x4>

0800101c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001030:	4802      	ldr	r0, [pc, #8]	@ (800103c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001032:	f003 fc5f 	bl	80048f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20001380 	.word	0x20001380

08001040 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001044:	4802      	ldr	r0, [pc, #8]	@ (8001050 <ETH_IRQHandler+0x10>)
 8001046:	f001 fd99 	bl	8002b7c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20005db4 	.word	0x20005db4

08001054 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <CAN2_RX0_IRQHandler+0x10>)
 800105a:	f000 fef0 	bl	8001e3e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20001234 	.word	0x20001234

08001068 <CAN3_RX1_IRQHandler>:

/**
  * @brief This function handles CAN3 RX1 interrupt.
  */
void CAN3_RX1_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX1_IRQn 0 */

  /* USER CODE END CAN3_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <CAN3_RX1_IRQHandler+0x10>)
 800106e:	f000 fee6 	bl	8001e3e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX1_IRQn 1 */

  /* USER CODE END CAN3_RX1_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000125c 	.word	0x2000125c

0800107c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  return 1;
 8001080:	2301      	movs	r3, #1
}
 8001082:	4618      	mov	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <_kill>:

int _kill(int pid, int sig)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001096:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <_kill+0x20>)
 8001098:	2216      	movs	r2, #22
 800109a:	601a      	str	r2, [r3, #0]
  return -1;
 800109c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	2000cfc4 	.word	0x2000cfc4

080010b0 <_exit>:

void _exit (int status)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ffe5 	bl	800108c <_kill>
  while (1) {}    /* Make sure we hang here */
 80010c2:	bf00      	nop
 80010c4:	e7fd      	b.n	80010c2 <_exit+0x12>

080010c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b086      	sub	sp, #24
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	60f8      	str	r0, [r7, #12]
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	e00a      	b.n	80010ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010d8:	f3af 8000 	nop.w
 80010dc:	4601      	mov	r1, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1c5a      	adds	r2, r3, #1
 80010e2:	60ba      	str	r2, [r7, #8]
 80010e4:	b2ca      	uxtb	r2, r1
 80010e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	3301      	adds	r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	697a      	ldr	r2, [r7, #20]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	dbf0      	blt.n	80010d8 <_read+0x12>
  }

  return len;
 80010f6:	687b      	ldr	r3, [r7, #4]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
 8001110:	e009      	b.n	8001126 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	60ba      	str	r2, [r7, #8]
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	4618      	mov	r0, r3
 800111c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	429a      	cmp	r2, r3
 800112c:	dbf1      	blt.n	8001112 <_write+0x12>
  }
  return len;
 800112e:	687b      	ldr	r3, [r7, #4]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <_close>:

int _close(int file)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001160:	605a      	str	r2, [r3, #4]
  return 0;
 8001162:	2300      	movs	r3, #0
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <_isatty>:

int _isatty(int file)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001178:	2301      	movs	r3, #1
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001186:	b480      	push	{r7}
 8001188:	b085      	sub	sp, #20
 800118a:	af00      	add	r7, sp, #0
 800118c:	60f8      	str	r0, [r7, #12]
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a8:	4a14      	ldr	r2, [pc, #80]	@ (80011fc <_sbrk+0x5c>)
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <_sbrk+0x60>)
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b4:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <_sbrk+0x64>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d102      	bne.n	80011c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <_sbrk+0x64>)
 80011be:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <_sbrk+0x68>)
 80011c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <_sbrk+0x64>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d205      	bcs.n	80011dc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <_sbrk+0x6c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a06      	ldr	r2, [pc, #24]	@ (8001204 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	371c      	adds	r7, #28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	20080000 	.word	0x20080000
 8001200:	00000400 	.word	0x00000400
 8001204:	200013cc 	.word	0x200013cc
 8001208:	2000d118 	.word	0x2000d118
 800120c:	2000cfc4 	.word	0x2000cfc4

08001210 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <SystemInit+0x20>)
 8001216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800121a:	4a05      	ldr	r2, [pc, #20]	@ (8001230 <SystemInit+0x20>)
 800121c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800126c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001238:	480d      	ldr	r0, [pc, #52]	@ (8001270 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800123a:	490e      	ldr	r1, [pc, #56]	@ (8001274 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800123c:	4a0e      	ldr	r2, [pc, #56]	@ (8001278 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001240:	e002      	b.n	8001248 <LoopCopyDataInit>

08001242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001246:	3304      	adds	r3, #4

08001248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800124c:	d3f9      	bcc.n	8001242 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124e:	4a0b      	ldr	r2, [pc, #44]	@ (800127c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001250:	4c0b      	ldr	r4, [pc, #44]	@ (8001280 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001254:	e001      	b.n	800125a <LoopFillZerobss>

08001256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001258:	3204      	adds	r2, #4

0800125a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800125c:	d3fb      	bcc.n	8001256 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800125e:	f7ff ffd7 	bl	8001210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001262:	f00e fd9f 	bl	800fda4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff faad 	bl	80007c4 <main>
  bx  lr    
 800126a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001278:	08012e94 	.word	0x08012e94
  ldr r2, =_sbss
 800127c:	200001c4 	.word	0x200001c4
  ldr r4, =_ebss
 8001280:	2000d114 	.word	0x2000d114

08001284 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>

08001286 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001286:	b480      	push	{r7}
 8001288:	b083      	sub	sp, #12
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00b      	beq.n	80012ae <LAN8742_RegisterBusIO+0x28>
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d007      	beq.n	80012ae <LAN8742_RegisterBusIO+0x28>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <LAN8742_RegisterBusIO+0x28>
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d102      	bne.n	80012b4 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	e014      	b.n	80012de <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	68da      	ldr	r2, [r3, #12]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	691a      	ldr	r2, [r3, #16]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b086      	sub	sp, #24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	2300      	movs	r3, #0
 80012f8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d139      	bne.n	800137a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2220      	movs	r2, #32
 8001318:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	e01c      	b.n	800135a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	695b      	ldr	r3, [r3, #20]
 8001324:	f107 020c 	add.w	r2, r7, #12
 8001328:	2112      	movs	r1, #18
 800132a:	6978      	ldr	r0, [r7, #20]
 800132c:	4798      	blx	r3
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	da03      	bge.n	800133c <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001334:	f06f 0304 	mvn.w	r3, #4
 8001338:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800133a:	e00b      	b.n	8001354 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 031f 	and.w	r3, r3, #31
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	429a      	cmp	r2, r3
 8001346:	d105      	bne.n	8001354 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
         break;
 8001352:	e005      	b.n	8001360 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	3301      	adds	r3, #1
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b1f      	cmp	r3, #31
 800135e:	d9df      	bls.n	8001320 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b1f      	cmp	r3, #31
 8001366:	d902      	bls.n	800136e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001368:	f06f 0302 	mvn.w	r3, #2
 800136c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800137a:	693b      	ldr	r3, [r7, #16]
 }
 800137c:	4618      	mov	r0, r3
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	695b      	ldr	r3, [r3, #20]
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	6810      	ldr	r0, [r2, #0]
 8001398:	f107 020c 	add.w	r2, r7, #12
 800139c:	2101      	movs	r1, #1
 800139e:	4798      	blx	r3
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	da02      	bge.n	80013ac <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80013a6:	f06f 0304 	mvn.w	r3, #4
 80013aa:	e06e      	b.n	800148a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	695b      	ldr	r3, [r3, #20]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6810      	ldr	r0, [r2, #0]
 80013b4:	f107 020c 	add.w	r2, r7, #12
 80013b8:	2101      	movs	r1, #1
 80013ba:	4798      	blx	r3
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	da02      	bge.n	80013c8 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80013c2:	f06f 0304 	mvn.w	r3, #4
 80013c6:	e060      	b.n	800148a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e059      	b.n	800148a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6810      	ldr	r0, [r2, #0]
 80013de:	f107 020c 	add.w	r2, r7, #12
 80013e2:	2100      	movs	r1, #0
 80013e4:	4798      	blx	r3
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	da02      	bge.n	80013f2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80013ec:	f06f 0304 	mvn.w	r3, #4
 80013f0:	e04b      	b.n	800148a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d11b      	bne.n	8001434 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d006      	beq.n	8001414 <LAN8742_GetLinkState+0x90>
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001410:	2302      	movs	r3, #2
 8001412:	e03a      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800141e:	2303      	movs	r3, #3
 8001420:	e033      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800142c:	2304      	movs	r3, #4
 800142e:	e02c      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001430:	2305      	movs	r3, #5
 8001432:	e02a      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	695b      	ldr	r3, [r3, #20]
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6810      	ldr	r0, [r2, #0]
 800143c:	f107 020c 	add.w	r2, r7, #12
 8001440:	211f      	movs	r1, #31
 8001442:	4798      	blx	r3
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	da02      	bge.n	8001450 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800144a:	f06f 0304 	mvn.w	r3, #4
 800144e:	e01c      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800145a:	2306      	movs	r3, #6
 800145c:	e015      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f003 031c 	and.w	r3, r3, #28
 8001464:	2b18      	cmp	r3, #24
 8001466:	d101      	bne.n	800146c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001468:	2302      	movs	r3, #2
 800146a:	e00e      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 031c 	and.w	r3, r3, #28
 8001472:	2b08      	cmp	r3, #8
 8001474:	d101      	bne.n	800147a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001476:	2303      	movs	r3, #3
 8001478:	e007      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f003 031c 	and.w	r3, r3, #28
 8001480:	2b14      	cmp	r3, #20
 8001482:	d101      	bne.n	8001488 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001484:	2304      	movs	r3, #4
 8001486:	e000      	b.n	800148a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001488:	2305      	movs	r3, #5
    }
  }
}
 800148a:	4618      	mov	r0, r3
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001496:	2003      	movs	r0, #3
 8001498:	f000 ffad 	bl	80023f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149c:	200f      	movs	r0, #15
 800149e:	f7ff fd2f 	bl	8000f00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a2:	f7ff fc73 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	bd80      	pop	{r7, pc}

080014ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_IncTick+0x20>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_IncTick+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4413      	add	r3, r2
 80014bc:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <HAL_IncTick+0x24>)
 80014be:	6013      	str	r3, [r2, #0]
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000008 	.word	0x20000008
 80014d0:	200013d0 	.word	0x200013d0

080014d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return uwTick;
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_GetTick+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	200013d0 	.word	0x200013d0

080014ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014f4:	f7ff ffee 	bl	80014d4 <HAL_GetTick>
 80014f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001504:	d005      	beq.n	8001512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <HAL_Delay+0x44>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4413      	add	r3, r2
 8001510:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001512:	bf00      	nop
 8001514:	f7ff ffde 	bl	80014d4 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	429a      	cmp	r2, r3
 8001522:	d8f7      	bhi.n	8001514 <HAL_Delay+0x28>
  {
  }
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000008 	.word	0x20000008

08001534 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8001538:	4b03      	ldr	r3, [pc, #12]	@ (8001548 <HAL_GetREVID+0x14>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	0c1b      	lsrs	r3, r3, #16
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e0042000 	.word	0xe0042000

0800154c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0ed      	b.n	800173a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d102      	bne.n	8001570 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff fc36 	bl	8000ddc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f042 0201 	orr.w	r2, r2, #1
 800157e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001580:	f7ff ffa8 	bl	80014d4 <HAL_GetTick>
 8001584:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001586:	e012      	b.n	80015ae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001588:	f7ff ffa4 	bl	80014d4 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	2b0a      	cmp	r3, #10
 8001594:	d90b      	bls.n	80015ae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2205      	movs	r2, #5
 80015a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e0c5      	b.n	800173a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0e5      	beq.n	8001588 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f022 0202 	bic.w	r2, r2, #2
 80015ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015cc:	f7ff ff82 	bl	80014d4 <HAL_GetTick>
 80015d0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015d2:	e012      	b.n	80015fa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015d4:	f7ff ff7e 	bl	80014d4 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b0a      	cmp	r3, #10
 80015e0:	d90b      	bls.n	80015fa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2205      	movs	r2, #5
 80015f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e09f      	b.n	800173a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1e5      	bne.n	80015d4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7e1b      	ldrb	r3, [r3, #24]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d108      	bne.n	8001622 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	e007      	b.n	8001632 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001630:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7e5b      	ldrb	r3, [r3, #25]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d108      	bne.n	800164c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	e007      	b.n	800165c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800165a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7e9b      	ldrb	r3, [r3, #26]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d108      	bne.n	8001676 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0220 	orr.w	r2, r2, #32
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e007      	b.n	8001686 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0220 	bic.w	r2, r2, #32
 8001684:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	7edb      	ldrb	r3, [r3, #27]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d108      	bne.n	80016a0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 0210 	bic.w	r2, r2, #16
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	e007      	b.n	80016b0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f042 0210 	orr.w	r2, r2, #16
 80016ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7f1b      	ldrb	r3, [r3, #28]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d108      	bne.n	80016ca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f042 0208 	orr.w	r2, r2, #8
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	e007      	b.n	80016da <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f022 0208 	bic.w	r2, r2, #8
 80016d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	7f5b      	ldrb	r3, [r3, #29]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d108      	bne.n	80016f4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f042 0204 	orr.w	r2, r2, #4
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	e007      	b.n	8001704 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 0204 	bic.w	r2, r2, #4
 8001702:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	691b      	ldr	r3, [r3, #16]
 8001712:	431a      	orrs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	695b      	ldr	r3, [r3, #20]
 8001718:	ea42 0103 	orr.w	r1, r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	1e5a      	subs	r2, r3, #1
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	430a      	orrs	r2, r1
 8001728:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001744:	b480      	push	{r7}
 8001746:	b087      	sub	sp, #28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 3020 	ldrb.w	r3, [r3, #32]
 800175a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800175c:	7cfb      	ldrb	r3, [r7, #19]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d003      	beq.n	800176a <HAL_CAN_ConfigFilter+0x26>
 8001762:	7cfb      	ldrb	r3, [r7, #19]
 8001764:	2b02      	cmp	r3, #2
 8001766:	f040 80c7 	bne.w	80018f8 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a69      	ldr	r2, [pc, #420]	@ (8001914 <HAL_CAN_ConfigFilter+0x1d0>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d001      	beq.n	8001778 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001774:	4b68      	ldr	r3, [pc, #416]	@ (8001918 <HAL_CAN_ConfigFilter+0x1d4>)
 8001776:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	4a63      	ldr	r2, [pc, #396]	@ (8001918 <HAL_CAN_ConfigFilter+0x1d4>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d111      	bne.n	80017b4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001796:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	431a      	orrs	r2, r3
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	f003 031f 	and.w	r3, r3, #31
 80017bc:	2201      	movs	r2, #1
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	43db      	mvns	r3, r3
 80017ce:	401a      	ands	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d123      	bne.n	8001826 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	43db      	mvns	r3, r3
 80017e8:	401a      	ands	r2, r3
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001800:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3248      	adds	r2, #72	@ 0x48
 8001806:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800181a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800181c:	6979      	ldr	r1, [r7, #20]
 800181e:	3348      	adds	r3, #72	@ 0x48
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	440b      	add	r3, r1
 8001824:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d122      	bne.n	8001874 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	431a      	orrs	r2, r3
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800184e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	3248      	adds	r2, #72	@ 0x48
 8001854:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001868:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800186a:	6979      	ldr	r1, [r7, #20]
 800186c:	3348      	adds	r3, #72	@ 0x48
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	440b      	add	r3, r1
 8001872:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d109      	bne.n	8001890 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43db      	mvns	r3, r3
 8001886:	401a      	ands	r2, r3
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800188e:	e007      	b.n	80018a0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	431a      	orrs	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d109      	bne.n	80018bc <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	43db      	mvns	r3, r3
 80018b2:	401a      	ands	r2, r3
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80018ba:	e007      	b.n	80018cc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	431a      	orrs	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	6a1b      	ldr	r3, [r3, #32]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d107      	bne.n	80018e4 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	431a      	orrs	r2, r3
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018ea:	f023 0201 	bic.w	r2, r3, #1
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80018f4:	2300      	movs	r3, #0
 80018f6:	e006      	b.n	8001906 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
  }
}
 8001906:	4618      	mov	r0, r3
 8001908:	371c      	adds	r7, #28
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40003400 	.word	0x40003400
 8001918:	40006400 	.word	0x40006400

0800191c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d12e      	bne.n	800198e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2202      	movs	r2, #2
 8001934:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 0201 	bic.w	r2, r2, #1
 8001946:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001948:	f7ff fdc4 	bl	80014d4 <HAL_GetTick>
 800194c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800194e:	e012      	b.n	8001976 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001950:	f7ff fdc0 	bl	80014d4 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b0a      	cmp	r3, #10
 800195c:	d90b      	bls.n	8001976 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001962:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2205      	movs	r2, #5
 800196e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e012      	b.n	800199c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1e5      	bne.n	8001950 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	e006      	b.n	800199c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
  }
}
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b089      	sub	sp, #36	@ 0x24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
 80019b0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80019c2:	7ffb      	ldrb	r3, [r7, #31]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d003      	beq.n	80019d0 <HAL_CAN_AddTxMessage+0x2c>
 80019c8:	7ffb      	ldrb	r3, [r7, #31]
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	f040 80ad 	bne.w	8001b2a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d10a      	bne.n	80019f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d105      	bne.n	80019f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8095 	beq.w	8001b1a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	0e1b      	lsrs	r3, r3, #24
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80019fa:	2201      	movs	r2, #1
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	409a      	lsls	r2, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d10d      	bne.n	8001a28 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a16:	68f9      	ldr	r1, [r7, #12]
 8001a18:	6809      	ldr	r1, [r1, #0]
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3318      	adds	r3, #24
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	440b      	add	r3, r1
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	e00f      	b.n	8001a48 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a32:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a38:	68f9      	ldr	r1, [r7, #12]
 8001a3a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a3c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	3318      	adds	r3, #24
 8001a42:	011b      	lsls	r3, r3, #4
 8001a44:	440b      	add	r3, r1
 8001a46:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6819      	ldr	r1, [r3, #0]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	691a      	ldr	r2, [r3, #16]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	3318      	adds	r3, #24
 8001a54:	011b      	lsls	r3, r3, #4
 8001a56:	440b      	add	r3, r1
 8001a58:	3304      	adds	r3, #4
 8001a5a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	7d1b      	ldrb	r3, [r3, #20]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d111      	bne.n	8001a88 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3318      	adds	r3, #24
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	4413      	add	r3, r2
 8001a70:	3304      	adds	r3, #4
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	6811      	ldr	r1, [r2, #0]
 8001a78:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3318      	adds	r3, #24
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	440b      	add	r3, r1
 8001a84:	3304      	adds	r3, #4
 8001a86:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3307      	adds	r3, #7
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	061a      	lsls	r2, r3, #24
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	3306      	adds	r3, #6
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	041b      	lsls	r3, r3, #16
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	3305      	adds	r3, #5
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	3204      	adds	r2, #4
 8001aa8:	7812      	ldrb	r2, [r2, #0]
 8001aaa:	4610      	mov	r0, r2
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	6811      	ldr	r1, [r2, #0]
 8001ab0:	ea43 0200 	orr.w	r2, r3, r0
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	440b      	add	r3, r1
 8001aba:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001abe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3303      	adds	r3, #3
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	061a      	lsls	r2, r3, #24
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3302      	adds	r3, #2
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	041b      	lsls	r3, r3, #16
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	021b      	lsls	r3, r3, #8
 8001ada:	4313      	orrs	r3, r2
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	7812      	ldrb	r2, [r2, #0]
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	6811      	ldr	r1, [r2, #0]
 8001ae6:	ea43 0200 	orr.w	r2, r3, r0
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	440b      	add	r3, r1
 8001af0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001af4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	3318      	adds	r3, #24
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	4413      	add	r3, r2
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	6811      	ldr	r1, [r2, #0]
 8001b08:	f043 0201 	orr.w	r2, r3, #1
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	3318      	adds	r3, #24
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	440b      	add	r3, r1
 8001b14:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	e00e      	b.n	8001b38 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e006      	b.n	8001b38 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
  }
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3724      	adds	r7, #36	@ 0x24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b56:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b58:	7afb      	ldrb	r3, [r7, #11]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d002      	beq.n	8001b64 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d11d      	bne.n	8001ba0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b087      	sub	sp, #28
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bc2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d003      	beq.n	8001bd2 <HAL_CAN_GetRxMessage+0x24>
 8001bca:	7dfb      	ldrb	r3, [r7, #23]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	f040 8103 	bne.w	8001dd8 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d10e      	bne.n	8001bf6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d116      	bne.n	8001c14 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0f7      	b.n	8001de6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d107      	bne.n	8001c14 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c08:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0e8      	b.n	8001de6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	331b      	adds	r3, #27
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	4413      	add	r3, r2
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0204 	and.w	r2, r3, #4
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10c      	bne.n	8001c4c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	331b      	adds	r3, #27
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4413      	add	r3, r2
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	0d5b      	lsrs	r3, r3, #21
 8001c42:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	e00b      	b.n	8001c64 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	331b      	adds	r3, #27
 8001c54:	011b      	lsls	r3, r3, #4
 8001c56:	4413      	add	r3, r2
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	08db      	lsrs	r3, r3, #3
 8001c5c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	331b      	adds	r3, #27
 8001c6c:	011b      	lsls	r3, r3, #4
 8001c6e:	4413      	add	r3, r2
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0202 	and.w	r2, r3, #2
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	331b      	adds	r3, #27
 8001c82:	011b      	lsls	r3, r3, #4
 8001c84:	4413      	add	r3, r2
 8001c86:	3304      	adds	r3, #4
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2208      	movs	r2, #8
 8001c96:	611a      	str	r2, [r3, #16]
 8001c98:	e00b      	b.n	8001cb2 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	331b      	adds	r3, #27
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 020f 	and.w	r2, r3, #15
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	331b      	adds	r3, #27
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3304      	adds	r3, #4
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	0a1b      	lsrs	r3, r3, #8
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	331b      	adds	r3, #27
 8001cd2:	011b      	lsls	r3, r3, #4
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3304      	adds	r3, #4
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	0c1b      	lsrs	r3, r3, #16
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	4413      	add	r3, r2
 8001cec:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	4413      	add	r3, r2
 8001d02:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	0a1a      	lsrs	r2, r3, #8
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	011b      	lsls	r3, r3, #4
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	0c1a      	lsrs	r2, r3, #16
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	3302      	adds	r3, #2
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	011b      	lsls	r3, r3, #4
 8001d34:	4413      	add	r3, r2
 8001d36:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	0e1a      	lsrs	r2, r3, #24
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	3303      	adds	r3, #3
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	011b      	lsls	r3, r3, #4
 8001d4e:	4413      	add	r3, r2
 8001d50:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	3304      	adds	r3, #4
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	4413      	add	r3, r2
 8001d68:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	0a1a      	lsrs	r2, r3, #8
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	3305      	adds	r3, #5
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	4413      	add	r3, r2
 8001d82:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	0c1a      	lsrs	r2, r3, #16
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	3306      	adds	r3, #6
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	4413      	add	r3, r2
 8001d9c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	0e1a      	lsrs	r2, r3, #24
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	3307      	adds	r3, #7
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d108      	bne.n	8001dc4 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	68da      	ldr	r2, [r3, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f042 0220 	orr.w	r2, r2, #32
 8001dc0:	60da      	str	r2, [r3, #12]
 8001dc2:	e007      	b.n	8001dd4 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691a      	ldr	r2, [r3, #16]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0220 	orr.w	r2, r2, #32
 8001dd2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e006      	b.n	8001de6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
  }
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b085      	sub	sp, #20
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e02:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d002      	beq.n	8001e10 <HAL_CAN_ActivateNotification+0x1e>
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d109      	bne.n	8001e24 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6959      	ldr	r1, [r3, #20]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e20:	2300      	movs	r3, #0
 8001e22:	e006      	b.n	8001e32 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e28:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
  }
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b08a      	sub	sp, #40	@ 0x28
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	695b      	ldr	r3, [r3, #20]
 8001e50:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e7a:	6a3b      	ldr	r3, [r7, #32]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d07c      	beq.n	8001f7e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d023      	beq.n	8001ed6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2201      	movs	r2, #1
 8001e94:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f983 	bl	80021ac <HAL_CAN_TxMailbox0CompleteCallback>
 8001ea6:	e016      	b.n	8001ed6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d004      	beq.n	8001ebc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eba:	e00c      	b.n	8001ed6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d004      	beq.n	8001ed0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ece:	e002      	b.n	8001ed6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 f989 	bl	80021e8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d024      	beq.n	8001f2a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ee8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d003      	beq.n	8001efc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f963 	bl	80021c0 <HAL_CAN_TxMailbox1CompleteCallback>
 8001efa:	e016      	b.n	8001f2a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d004      	beq.n	8001f10 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f0e:	e00c      	b.n	8001f2a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d004      	beq.n	8001f24 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f22:	e002      	b.n	8001f2a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f969 	bl	80021fc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d024      	beq.n	8001f7e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 f943 	bl	80021d4 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f4e:	e016      	b.n	8001f7e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d004      	beq.n	8001f64 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f62:	e00c      	b.n	8001f7e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d004      	beq.n	8001f78 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f76:	e002      	b.n	8001f7e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f000 f949 	bl	8002210 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00c      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d007      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fa2:	6a3b      	ldr	r3, [r7, #32]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00b      	beq.n	8001fc4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2208      	movs	r2, #8
 8001fbc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f930 	bl	8002224 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d009      	beq.n	8001fe2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f003 0303 	and.w	r3, r3, #3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe fb45 	bl	800066c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001fe2:	6a3b      	ldr	r3, [r7, #32]
 8001fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d00c      	beq.n	8002006 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	f003 0310 	and.w	r3, r3, #16
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d007      	beq.n	8002006 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2210      	movs	r2, #16
 8002004:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	f003 0320 	and.w	r3, r3, #32
 800200c:	2b00      	cmp	r3, #0
 800200e:	d00b      	beq.n	8002028 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d006      	beq.n	8002028 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2208      	movs	r2, #8
 8002020:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f912 	bl	800224c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	f003 0310 	and.w	r3, r3, #16
 800202e:	2b00      	cmp	r3, #0
 8002030:	d009      	beq.n	8002046 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f8f9 	bl	8002238 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002046:	6a3b      	ldr	r3, [r7, #32]
 8002048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00b      	beq.n	8002068 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	d006      	beq.n	8002068 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2210      	movs	r2, #16
 8002060:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f8fc 	bl	8002260 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002068:	6a3b      	ldr	r3, [r7, #32]
 800206a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00b      	beq.n	800208a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	f003 0308 	and.w	r3, r3, #8
 8002078:	2b00      	cmp	r3, #0
 800207a:	d006      	beq.n	800208a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2208      	movs	r2, #8
 8002082:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f8f5 	bl	8002274 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800208a:	6a3b      	ldr	r3, [r7, #32]
 800208c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d07b      	beq.n	800218c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	2b00      	cmp	r3, #0
 800209c:	d072      	beq.n	8002184 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d008      	beq.n	80020ba <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d008      	beq.n	80020d6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	f043 0302 	orr.w	r3, r3, #2
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d008      	beq.n	80020f2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	f043 0304 	orr.w	r3, r3, #4
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020f2:	6a3b      	ldr	r3, [r7, #32]
 80020f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d043      	beq.n	8002184 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002102:	2b00      	cmp	r3, #0
 8002104:	d03e      	beq.n	8002184 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800210c:	2b60      	cmp	r3, #96	@ 0x60
 800210e:	d02b      	beq.n	8002168 <HAL_CAN_IRQHandler+0x32a>
 8002110:	2b60      	cmp	r3, #96	@ 0x60
 8002112:	d82e      	bhi.n	8002172 <HAL_CAN_IRQHandler+0x334>
 8002114:	2b50      	cmp	r3, #80	@ 0x50
 8002116:	d022      	beq.n	800215e <HAL_CAN_IRQHandler+0x320>
 8002118:	2b50      	cmp	r3, #80	@ 0x50
 800211a:	d82a      	bhi.n	8002172 <HAL_CAN_IRQHandler+0x334>
 800211c:	2b40      	cmp	r3, #64	@ 0x40
 800211e:	d019      	beq.n	8002154 <HAL_CAN_IRQHandler+0x316>
 8002120:	2b40      	cmp	r3, #64	@ 0x40
 8002122:	d826      	bhi.n	8002172 <HAL_CAN_IRQHandler+0x334>
 8002124:	2b30      	cmp	r3, #48	@ 0x30
 8002126:	d010      	beq.n	800214a <HAL_CAN_IRQHandler+0x30c>
 8002128:	2b30      	cmp	r3, #48	@ 0x30
 800212a:	d822      	bhi.n	8002172 <HAL_CAN_IRQHandler+0x334>
 800212c:	2b10      	cmp	r3, #16
 800212e:	d002      	beq.n	8002136 <HAL_CAN_IRQHandler+0x2f8>
 8002130:	2b20      	cmp	r3, #32
 8002132:	d005      	beq.n	8002140 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002134:	e01d      	b.n	8002172 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002138:	f043 0308 	orr.w	r3, r3, #8
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800213e:	e019      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002142:	f043 0310 	orr.w	r3, r3, #16
 8002146:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002148:	e014      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	f043 0320 	orr.w	r3, r3, #32
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002152:	e00f      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800215c:	e00a      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002166:	e005      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002170:	e000      	b.n	8002174 <HAL_CAN_IRQHandler+0x336>
            break;
 8002172:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	699a      	ldr	r2, [r3, #24]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002182:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2204      	movs	r2, #4
 800218a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218e:	2b00      	cmp	r3, #0
 8002190:	d008      	beq.n	80021a4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f872 	bl	8002288 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021a4:	bf00      	nop
 80021a6:	3728      	adds	r7, #40	@ 0x28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <__NVIC_SetPriorityGrouping+0x40>)
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022b8:	4013      	ands	r3, r2
 80022ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022c4:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <__NVIC_SetPriorityGrouping+0x44>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ca:	4a04      	ldr	r2, [pc, #16]	@ (80022dc <__NVIC_SetPriorityGrouping+0x40>)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	60d3      	str	r3, [r2, #12]
}
 80022d0:	bf00      	nop
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00
 80022e0:	05fa0000 	.word	0x05fa0000

080022e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022e8:	4b04      	ldr	r3, [pc, #16]	@ (80022fc <__NVIC_GetPriorityGrouping+0x18>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	0a1b      	lsrs	r3, r3, #8
 80022ee:	f003 0307 	and.w	r3, r3, #7
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230e:	2b00      	cmp	r3, #0
 8002310:	db0b      	blt.n	800232a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	f003 021f 	and.w	r2, r3, #31
 8002318:	4907      	ldr	r1, [pc, #28]	@ (8002338 <__NVIC_EnableIRQ+0x38>)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	095b      	lsrs	r3, r3, #5
 8002320:	2001      	movs	r0, #1
 8002322:	fa00 f202 	lsl.w	r2, r0, r2
 8002326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	e000e100 	.word	0xe000e100

0800233c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	db0a      	blt.n	8002366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	490c      	ldr	r1, [pc, #48]	@ (8002388 <__NVIC_SetPriority+0x4c>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	0112      	lsls	r2, r2, #4
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	440b      	add	r3, r1
 8002360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002364:	e00a      	b.n	800237c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4908      	ldr	r1, [pc, #32]	@ (800238c <__NVIC_SetPriority+0x50>)
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3b04      	subs	r3, #4
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	440b      	add	r3, r1
 800237a:	761a      	strb	r2, [r3, #24]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000e100 	.word	0xe000e100
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002390:	b480      	push	{r7}
 8002392:	b089      	sub	sp, #36	@ 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f1c3 0307 	rsb	r3, r3, #7
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf28      	it	cs
 80023ae:	2304      	movcs	r3, #4
 80023b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3304      	adds	r3, #4
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d902      	bls.n	80023c0 <NVIC_EncodePriority+0x30>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3b03      	subs	r3, #3
 80023be:	e000      	b.n	80023c2 <NVIC_EncodePriority+0x32>
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	43d9      	mvns	r1, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	4313      	orrs	r3, r2
         );
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3724      	adds	r7, #36	@ 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff ff4c 	bl	800229c <__NVIC_SetPriorityGrouping>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800241e:	f7ff ff61 	bl	80022e4 <__NVIC_GetPriorityGrouping>
 8002422:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	68b9      	ldr	r1, [r7, #8]
 8002428:	6978      	ldr	r0, [r7, #20]
 800242a:	f7ff ffb1 	bl	8002390 <NVIC_EncodePriority>
 800242e:	4602      	mov	r2, r0
 8002430:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff80 	bl	800233c <__NVIC_SetPriority>
}
 800243c:	bf00      	nop
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff ff54 	bl	8002300 <__NVIC_EnableIRQ>
}
 8002458:	bf00      	nop
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e086      	b.n	8002580 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002478:	2b00      	cmp	r3, #0
 800247a:	d106      	bne.n	800248a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2223      	movs	r2, #35	@ 0x23
 8002480:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f003 f875 	bl	8005574 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248a:	4b3f      	ldr	r3, [pc, #252]	@ (8002588 <HAL_ETH_Init+0x128>)
 800248c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248e:	4a3e      	ldr	r2, [pc, #248]	@ (8002588 <HAL_ETH_Init+0x128>)
 8002490:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002494:	6453      	str	r3, [r2, #68]	@ 0x44
 8002496:	4b3c      	ldr	r3, [pc, #240]	@ (8002588 <HAL_ETH_Init+0x128>)
 8002498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800249e:	60bb      	str	r3, [r7, #8]
 80024a0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80024a2:	4b3a      	ldr	r3, [pc, #232]	@ (800258c <HAL_ETH_Init+0x12c>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4a39      	ldr	r2, [pc, #228]	@ (800258c <HAL_ETH_Init+0x12c>)
 80024a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024ac:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80024ae:	4b37      	ldr	r3, [pc, #220]	@ (800258c <HAL_ETH_Init+0x12c>)
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	4935      	ldr	r1, [pc, #212]	@ (800258c <HAL_ETH_Init+0x12c>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80024bc:	4b33      	ldr	r3, [pc, #204]	@ (800258c <HAL_ETH_Init+0x12c>)
 80024be:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80024d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024d8:	f7fe fffc 	bl	80014d4 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80024de:	e011      	b.n	8002504 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80024e0:	f7fe fff8 	bl	80014d4 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80024ee:	d909      	bls.n	8002504 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2204      	movs	r2, #4
 80024f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	22e0      	movs	r2, #224	@ 0xe0
 80024fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e03d      	b.n	8002580 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0301 	and.w	r3, r3, #1
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1e4      	bne.n	80024e0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 ff4e 	bl	80033b8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 fff9 	bl	8003514 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f001 f84f 	bl	80035c6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	461a      	mov	r2, r3
 800252e:	2100      	movs	r1, #0
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 ffb7 	bl	80034a4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002544:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <HAL_ETH_Init+0x130>)
 8002554:	430b      	orrs	r3, r1
 8002556:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800256a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2210      	movs	r2, #16
 800257a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40023800 	.word	0x40023800
 800258c:	40013800 	.word	0x40013800
 8002590:	00020060 	.word	0x00020060

08002594 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025a2:	2b10      	cmp	r3, #16
 80025a4:	d15f      	bne.n	8002666 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2223      	movs	r2, #35	@ 0x23
 80025aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2204      	movs	r2, #4
 80025b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 f9f6 	bl	80029ac <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80025c8:	2001      	movs	r0, #1
 80025ca:	f7fe ff8f 	bl	80014ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80025e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025ec:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	f043 0302 	orr.w	r3, r3, #2
 8002600:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002604:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 fd73 	bl	80030f2 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f042 0208 	orr.w	r2, r2, #8
 800261a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002624:	2001      	movs	r0, #1
 8002626:	f7fe ff61 	bl	80014ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f042 0204 	orr.w	r2, r2, #4
 8002640:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800264a:	69d9      	ldr	r1, [r3, #28]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b07      	ldr	r3, [pc, #28]	@ (8002670 <HAL_ETH_Start_IT+0xdc>)
 8002652:	430b      	orrs	r3, r1
 8002654:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002658:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2223      	movs	r2, #35	@ 0x23
 800265e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002662:	2300      	movs	r3, #0
 8002664:	e000      	b.n	8002668 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
  }
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	0001a0c1 	.word	0x0001a0c1

08002674 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002682:	2b23      	cmp	r3, #35	@ 0x23
 8002684:	d16e      	bne.n	8002764 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2223      	movs	r2, #35	@ 0x23
 800268a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002696:	69d9      	ldr	r1, [r3, #28]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b34      	ldr	r3, [pc, #208]	@ (8002770 <HAL_ETH_Stop_IT+0xfc>)
 800269e:	400b      	ands	r3, r1
 80026a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026a4:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6812      	ldr	r2, [r2, #0]
 80026b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80026b8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026bc:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	f023 0302 	bic.w	r3, r3, #2
 80026d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026d4:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0204 	bic.w	r2, r2, #4
 80026e4:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80026ee:	2001      	movs	r0, #1
 80026f0:	f7fe fefc 	bl	80014ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	693a      	ldr	r2, [r7, #16]
 80026fa:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fcf8 	bl	80030f2 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0208 	bic.w	r2, r2, #8
 8002710:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800271a:	2001      	movs	r0, #1
 800271c:	f7fe fee6 	bl	80014ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
 800272c:	e00e      	b.n	800274c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	697a      	ldr	r2, [r7, #20]
 8002732:	3212      	adds	r2, #18
 8002734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002738:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	3301      	adds	r3, #1
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b03      	cmp	r3, #3
 8002750:	d9ed      	bls.n	800272e <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2210      	movs	r2, #16
 800275c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e000      	b.n	8002766 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
  }
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	fffe5f3e 	.word	0xfffe5f3e

08002774 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d109      	bne.n	8002798 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278a:	f043 0201 	orr.w	r2, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e045      	b.n	8002824 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800279e:	2b23      	cmp	r3, #35	@ 0x23
 80027a0:	d13f      	bne.n	8002822 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80027aa:	2201      	movs	r2, #1
 80027ac:	6839      	ldr	r1, [r7, #0]
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 ff78 	bl	80036a4 <ETH_Prepare_Tx_Descriptors>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d009      	beq.n	80027ce <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c0:	f043 0202 	orr.w	r2, r3, #2
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e02a      	b.n	8002824 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027ce:	f3bf 8f4f 	dsb	sy
}
 80027d2:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d904      	bls.n	80027f0 <HAL_ETH_Transmit_IT+0x7c>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ea:	1f1a      	subs	r2, r3, #4
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00d      	beq.n	800281e <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800280a:	461a      	mov	r2, r3
 800280c:	2304      	movs	r3, #4
 800280e:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002818:	461a      	mov	r2, r3
 800281a:	2300      	movs	r3, #0
 800281c:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	e000      	b.n	8002824 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
  }
}
 8002824:	4618      	mov	r0, r3
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d109      	bne.n	8002858 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0a4      	b.n	80029a2 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800285e:	2b23      	cmp	r3, #35	@ 0x23
 8002860:	d001      	beq.n	8002866 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e09d      	b.n	80029a2 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69fa      	ldr	r2, [r7, #28]
 8002870:	3212      	adds	r2, #18
 8002872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002876:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800287c:	f1c3 0304 	rsb	r3, r3, #4
 8002880:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002882:	e066      	b.n	8002952 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d007      	beq.n	80028a0 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	69da      	ldr	r2, [r3, #28]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	699a      	ldr	r2, [r3, #24]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d103      	bne.n	80028b4 <HAL_ETH_ReadData+0x88>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d03c      	beq.n	800292e <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	0c1b      	lsrs	r3, r3, #16
 80028d2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80028d6:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80028ec:	2301      	movs	r3, #1
 80028ee:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002908:	461a      	mov	r2, r3
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	b29b      	uxth	r3, r3
 800290e:	f003 f801 	bl	8005914 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002916:	1c5a      	adds	r2, r3, #1
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	441a      	add	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2200      	movs	r2, #0
 800292c:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	3301      	adds	r3, #1
 8002932:	61fb      	str	r3, [r7, #28]
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	2b03      	cmp	r3, #3
 8002938:	d902      	bls.n	8002940 <HAL_ETH_ReadData+0x114>
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3b04      	subs	r3, #4
 800293e:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	69fa      	ldr	r2, [r7, #28]
 8002944:	3212      	adds	r2, #18
 8002946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800294a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3301      	adds	r3, #1
 8002950:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002956:	2b00      	cmp	r3, #0
 8002958:	db06      	blt.n	8002968 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	429a      	cmp	r2, r3
 8002960:	d202      	bcs.n	8002968 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002962:	7cfb      	ldrb	r3, [r7, #19]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d08d      	beq.n	8002884 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	441a      	add	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f815 	bl	80029ac <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69fa      	ldr	r2, [r7, #28]
 8002986:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002988:	7cfb      	ldrb	r3, [r7, #19]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d108      	bne.n	80029a0 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	e000      	b.n	80029a2 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3720      	adds	r7, #32
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
	...

080029ac <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b088      	sub	sp, #32
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80029b8:	2301      	movs	r3, #1
 80029ba:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029c0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	3212      	adds	r2, #18
 80029c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029cc:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029d2:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80029d4:	e042      	b.n	8002a5c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d112      	bne.n	8002a04 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80029de:	f107 0308 	add.w	r3, r7, #8
 80029e2:	4618      	mov	r0, r3
 80029e4:	f002 ff66 	bl	80058b4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d102      	bne.n	80029f4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	74fb      	strb	r3, [r7, #19]
 80029f2:	e007      	b.n	8002a04 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	461a      	mov	r2, r3
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	461a      	mov	r2, r3
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002a04:	7cfb      	ldrb	r3, [r7, #19]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d028      	beq.n	8002a5c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d106      	bne.n	8002a20 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695a      	ldr	r2, [r3, #20]
 8002a16:	4b26      	ldr	r3, [pc, #152]	@ (8002ab0 <ETH_UpdateDescriptor+0x104>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	6053      	str	r3, [r2, #4]
 8002a1e:	e005      	b.n	8002a2c <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	61fb      	str	r3, [r7, #28]
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	2b03      	cmp	r3, #3
 8002a42:	d902      	bls.n	8002a4a <ETH_UpdateDescriptor+0x9e>
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	3b04      	subs	r3, #4
 8002a48:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69fa      	ldr	r2, [r7, #28]
 8002a4e:	3212      	adds	r2, #18
 8002a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a54:	617b      	str	r3, [r7, #20]
      desccount--;
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d002      	beq.n	8002a68 <ETH_UpdateDescriptor+0xbc>
 8002a62:	7cfb      	ldrb	r3, [r7, #19]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1b6      	bne.n	80029d6 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d01a      	beq.n	8002aa8 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	3301      	adds	r3, #1
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002a7c:	f3bf 8f5f 	dmb	sy
}
 8002a80:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6919      	ldr	r1, [r3, #16]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	18ca      	adds	r2, r1, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a9a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	69fa      	ldr	r2, [r7, #28]
 8002aa0:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002aa8:	bf00      	nop
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	80004000 	.word	0x80004000

08002ab4 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3318      	adds	r3, #24
 8002ac0:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac6:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002ad2:	e047      	b.n	8002b64 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10a      	bne.n	8002b04 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	3301      	adds	r3, #1
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d902      	bls.n	8002b00 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	3b04      	subs	r3, #4
 8002afe:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002b04:	7bbb      	ldrb	r3, [r7, #14]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d02c      	beq.n	8002b64 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68d9      	ldr	r1, [r3, #12]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	440b      	add	r3, r1
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	db1f      	blt.n	8002b60 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	3304      	adds	r3, #4
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f002 ff33 	bl	8005998 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	3304      	adds	r3, #4
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	3301      	adds	r3, #1
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d902      	bls.n	8002b52 <HAL_ETH_ReleaseTxPacket+0x9e>
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	3b04      	subs	r3, #4
 8002b50:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002b5e:	e001      	b.n	8002b64 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1b1      	bne.n	8002ad4 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b8a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002ba4:	4b4b      	ldr	r3, [pc, #300]	@ (8002cd4 <HAL_ETH_IRQHandler+0x158>)
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00e      	beq.n	8002bd2 <HAL_ETH_IRQHandler+0x56>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	4b43      	ldr	r3, [pc, #268]	@ (8002cd8 <HAL_ETH_IRQHandler+0x15c>)
 8002bca:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f002 f9f9 	bl	8004fc4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d00f      	beq.n	8002bfc <HAL_ETH_IRQHandler+0x80>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bee:	461a      	mov	r2, r3
 8002bf0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002bf4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f002 f9f4 	bl	8004fe4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d042      	beq.n	8002c8c <HAL_ETH_IRQHandler+0x110>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d03d      	beq.n	8002c8c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c16:	f043 0208 	orr.w	r2, r3, #8
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01a      	beq.n	8002c60 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c32:	695a      	ldr	r2, [r3, #20]
 8002c34:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <HAL_ETH_IRQHandler+0x160>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c46:	69db      	ldr	r3, [r3, #28]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002c50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c54:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	22e0      	movs	r2, #224	@ 0xe0
 8002c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002c5e:	e012      	b.n	8002c86 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c68:	695a      	ldr	r2, [r3, #20]
 8002c6a:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002c6e:	4013      	ands	r3, r2
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002c84:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f002 f9bc 	bl	8005004 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00e      	beq.n	8002cb4 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f81a 	bl	8002ce0 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d006      	beq.n	8002ccc <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002cbe:	4b05      	ldr	r3, [pc, #20]	@ (8002cd4 <HAL_ETH_IRQHandler+0x158>)
 8002cc0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002cc4:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f814 	bl	8002cf4 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002ccc:	bf00      	nop
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40013c00 	.word	0x40013c00
 8002cd8:	00010040 	.word	0x00010040
 8002cdc:	007e2000 	.word	0x007e2000

08002ce0 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f003 031c 	and.w	r3, r3, #28
 8002d24:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	02db      	lsls	r3, r3, #11
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	019b      	lsls	r3, r3, #6
 8002d36:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f023 0302 	bic.w	r3, r3, #2
 8002d46:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002d58:	f7fe fbbc 	bl	80014d4 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d5e:	e00d      	b.n	8002d7c <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002d60:	f7fe fbb8 	bl	80014d4 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d6e:	d301      	bcc.n	8002d74 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e010      	b.n	8002d96 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1ec      	bne.n	8002d60 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	461a      	mov	r2, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b086      	sub	sp, #24
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	60f8      	str	r0, [r7, #12]
 8002da6:	60b9      	str	r1, [r7, #8]
 8002da8:	607a      	str	r2, [r7, #4]
 8002daa:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f003 031c 	and.w	r3, r3, #28
 8002dba:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	02db      	lsls	r3, r3, #11
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	019b      	lsls	r3, r3, #6
 8002dcc:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f043 0302 	orr.w	r3, r3, #2
 8002ddc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df8:	f7fe fb6c 	bl	80014d4 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002dfe:	e00d      	b.n	8002e1c <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8002e00:	f7fe fb68 	bl	80014d4 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e0e:	d301      	bcc.n	8002e14 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e009      	b.n	8002e28 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1ec      	bne.n	8002e00 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0e6      	b.n	8003012 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0310 	and.w	r3, r3, #16
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	bf14      	ite	ne
 8002e52:	2301      	movne	r3, #1
 8002e54:	2300      	moveq	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	bf0c      	ite	eq
 8002e7c:	2301      	moveq	r3, #1
 8002e7e:	2300      	movne	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	461a      	mov	r2, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	bf14      	ite	ne
 8002e98:	2301      	movne	r3, #1
 8002e9a:	2300      	moveq	r3, #0
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf14      	ite	ne
 8002ecc:	2301      	movne	r3, #1
 8002ece:	2300      	moveq	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	bf0c      	ite	eq
 8002f02:	2301      	moveq	r3, #1
 8002f04:	2300      	movne	r3, #0
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf0c      	ite	eq
 8002f1c:	2301      	moveq	r3, #1
 8002f1e:	2300      	movne	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	461a      	mov	r2, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	bf14      	ite	ne
 8002f36:	2301      	movne	r3, #1
 8002f38:	2300      	moveq	r3, #0
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	bf14      	ite	ne
 8002f5e:	2301      	movne	r3, #1
 8002f60:	2300      	moveq	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	461a      	mov	r2, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf14      	ite	ne
 8002f78:	2301      	movne	r3, #1
 8002f7a:	2300      	moveq	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	bf14      	ite	ne
 8002f92:	2301      	movne	r3, #1
 8002f94:	2300      	moveq	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bf0c      	ite	eq
 8002fae:	2301      	moveq	r3, #1
 8002fb0:	2300      	movne	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	0c1b      	lsrs	r3, r3, #16
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	bf14      	ite	ne
 8002fe6:	2301      	movne	r3, #1
 8002fe8:	2300      	moveq	r3, #0
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	461a      	mov	r2, r3
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	bf14      	ite	ne
 8003002:	2301      	movne	r3, #1
 8003004:	2300      	moveq	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e00b      	b.n	800304a <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003038:	2b10      	cmp	r3, #16
 800303a:	d105      	bne.n	8003048 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800303c:	6839      	ldr	r1, [r7, #0]
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 f87c 	bl	800313c <ETH_SetMACConfig>

    return HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	e000      	b.n	800304a <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
  }
}
 800304a:	4618      	mov	r0, r3
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f023 031c 	bic.w	r3, r3, #28
 800306a:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800306c:	f001 fb16 	bl	800469c <HAL_RCC_GetHCLKFreq>
 8003070:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	4a14      	ldr	r2, [pc, #80]	@ (80030c8 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d804      	bhi.n	8003084 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f043 0308 	orr.w	r3, r3, #8
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e019      	b.n	80030b8 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	4a11      	ldr	r2, [pc, #68]	@ (80030cc <HAL_ETH_SetMDIOClockRange+0x78>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d204      	bcs.n	8003096 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f043 030c 	orr.w	r3, r3, #12
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	e010      	b.n	80030b8 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	4a0d      	ldr	r2, [pc, #52]	@ (80030d0 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d90c      	bls.n	80030b8 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	4a0c      	ldr	r2, [pc, #48]	@ (80030d4 <HAL_ETH_SetMDIOClockRange+0x80>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d804      	bhi.n	80030b0 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f043 0304 	orr.w	r3, r3, #4
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	e003      	b.n	80030b8 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f043 0310 	orr.w	r3, r3, #16
 80030b6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	611a      	str	r2, [r3, #16]
}
 80030c0:	bf00      	nop
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	02160ebf 	.word	0x02160ebf
 80030cc:	03938700 	.word	0x03938700
 80030d0:	05f5e0ff 	.word	0x05f5e0ff
 80030d4:	08f0d17f 	.word	0x08f0d17f

080030d8 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b084      	sub	sp, #16
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80030fa:	2300      	movs	r3, #0
 80030fc:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6812      	ldr	r2, [r2, #0]
 800310c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003110:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003114:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003122:	2001      	movs	r0, #1
 8003124:	f7fe f9e2 	bl	80014ec <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003132:	6193      	str	r3, [r2, #24]
}
 8003134:	bf00      	nop
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	4b53      	ldr	r3, [pc, #332]	@ (80032a0 <ETH_SetMACConfig+0x164>)
 8003152:	4013      	ands	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	7b9b      	ldrb	r3, [r3, #14]
 800315a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	7c12      	ldrb	r2, [r2, #16]
 8003160:	2a00      	cmp	r2, #0
 8003162:	d102      	bne.n	800316a <ETH_SetMACConfig+0x2e>
 8003164:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003168:	e000      	b.n	800316c <ETH_SetMACConfig+0x30>
 800316a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800316c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	7c52      	ldrb	r2, [r2, #17]
 8003172:	2a00      	cmp	r2, #0
 8003174:	d102      	bne.n	800317c <ETH_SetMACConfig+0x40>
 8003176:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800317a:	e000      	b.n	800317e <ETH_SetMACConfig+0x42>
 800317c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800317e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003184:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	7fdb      	ldrb	r3, [r3, #31]
 800318a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800318c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003192:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	7f92      	ldrb	r2, [r2, #30]
 8003198:	2a00      	cmp	r2, #0
 800319a:	d102      	bne.n	80031a2 <ETH_SetMACConfig+0x66>
 800319c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031a0:	e000      	b.n	80031a4 <ETH_SetMACConfig+0x68>
 80031a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80031a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	7f1b      	ldrb	r3, [r3, #28]
 80031aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80031ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80031b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	791b      	ldrb	r3, [r3, #4]
 80031b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80031ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80031c2:	2a00      	cmp	r2, #0
 80031c4:	d102      	bne.n	80031cc <ETH_SetMACConfig+0x90>
 80031c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031ca:	e000      	b.n	80031ce <ETH_SetMACConfig+0x92>
 80031cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80031ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	7bdb      	ldrb	r3, [r3, #15]
 80031d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80031d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80031dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80031e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80031e6:	4313      	orrs	r3, r2
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80031fe:	2001      	movs	r0, #1
 8003200:	f7fe f974 	bl	80014ec <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800321a:	4013      	ands	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003222:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800322a:	2a00      	cmp	r2, #0
 800322c:	d101      	bne.n	8003232 <ETH_SetMACConfig+0xf6>
 800322e:	2280      	movs	r2, #128	@ 0x80
 8003230:	e000      	b.n	8003234 <ETH_SetMACConfig+0xf8>
 8003232:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003234:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800323a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003242:	2a01      	cmp	r2, #1
 8003244:	d101      	bne.n	800324a <ETH_SetMACConfig+0x10e>
 8003246:	2208      	movs	r2, #8
 8003248:	e000      	b.n	800324c <ETH_SetMACConfig+0x110>
 800324a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800324c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003254:	2a01      	cmp	r2, #1
 8003256:	d101      	bne.n	800325c <ETH_SetMACConfig+0x120>
 8003258:	2204      	movs	r2, #4
 800325a:	e000      	b.n	800325e <ETH_SetMACConfig+0x122>
 800325c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800325e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003266:	2a01      	cmp	r2, #1
 8003268:	d101      	bne.n	800326e <ETH_SetMACConfig+0x132>
 800326a:	2202      	movs	r2, #2
 800326c:	e000      	b.n	8003270 <ETH_SetMACConfig+0x134>
 800326e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003270:	4313      	orrs	r3, r2
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003288:	2001      	movs	r0, #1
 800328a:	f7fe f92f 	bl	80014ec <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	619a      	str	r2, [r3, #24]
}
 8003296:	bf00      	nop
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	fd20810f 	.word	0xfd20810f

080032a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4b3d      	ldr	r3, [pc, #244]	@ (80033b4 <ETH_SetDMAConfig+0x110>)
 80032be:	4013      	ands	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	7b1b      	ldrb	r3, [r3, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <ETH_SetDMAConfig+0x2c>
 80032ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80032ce:	e000      	b.n	80032d2 <ETH_SetDMAConfig+0x2e>
 80032d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	7b5b      	ldrb	r3, [r3, #13]
 80032d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80032d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	7f52      	ldrb	r2, [r2, #29]
 80032de:	2a00      	cmp	r2, #0
 80032e0:	d102      	bne.n	80032e8 <ETH_SetDMAConfig+0x44>
 80032e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80032e6:	e000      	b.n	80032ea <ETH_SetDMAConfig+0x46>
 80032e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80032ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	7b9b      	ldrb	r3, [r3, #14]
 80032f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80032f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80032f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	7f1b      	ldrb	r3, [r3, #28]
 80032fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003300:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	7f9b      	ldrb	r3, [r3, #30]
 8003306:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003308:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800330e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003316:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003318:	4313      	orrs	r3, r2
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003328:	461a      	mov	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800333a:	2001      	movs	r0, #1
 800333c:	f7fe f8d6 	bl	80014ec <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003348:	461a      	mov	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	791b      	ldrb	r3, [r3, #4]
 8003352:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003358:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800335e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003364:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800336c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800336e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003374:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003376:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800337c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6812      	ldr	r2, [r2, #0]
 8003382:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003386:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800338a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003398:	2001      	movs	r0, #1
 800339a:	f7fe f8a7 	bl	80014ec <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033a6:	461a      	mov	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6013      	str	r3, [r2, #0]
}
 80033ac:	bf00      	nop
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	f8de3f23 	.word	0xf8de3f23

080033b8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b0a6      	sub	sp, #152	@ 0x98
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80033cc:	2300      	movs	r3, #0
 80033ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80033d0:	2300      	movs	r3, #0
 80033d2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80033d6:	2301      	movs	r3, #1
 80033d8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80033dc:	2300      	movs	r3, #0
 80033de:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80033e2:	2301      	movs	r3, #1
 80033e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80033e8:	2301      	movs	r3, #1
 80033ea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80033ee:	2300      	movs	r3, #0
 80033f0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80033f4:	2300      	movs	r3, #0
 80033f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80033fa:	2300      	movs	r3, #0
 80033fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80033fe:	2300      	movs	r3, #0
 8003400:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003404:	2300      	movs	r3, #0
 8003406:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003408:	2300      	movs	r3, #0
 800340a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800340e:	2300      	movs	r3, #0
 8003410:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003414:	2300      	movs	r3, #0
 8003416:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800341a:	2300      	movs	r3, #0
 800341c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003420:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003424:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003426:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800342a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800342c:	2300      	movs	r3, #0
 800342e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003432:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003436:	4619      	mov	r1, r3
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff fe7f 	bl	800313c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800343e:	2301      	movs	r3, #1
 8003440:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003442:	2301      	movs	r3, #1
 8003444:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003446:	2301      	movs	r3, #1
 8003448:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800344c:	2301      	movs	r3, #1
 800344e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003450:	2300      	movs	r3, #0
 8003452:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003454:	2300      	movs	r3, #0
 8003456:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800345a:	2300      	movs	r3, #0
 800345c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003460:	2300      	movs	r3, #0
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003464:	2301      	movs	r3, #1
 8003466:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800346a:	2301      	movs	r3, #1
 800346c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800346e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003472:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003474:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003478:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800347a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800347e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003486:	2300      	movs	r3, #0
 8003488:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800348a:	2300      	movs	r3, #0
 800348c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800348e:	f107 0308 	add.w	r3, r7, #8
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff ff05 	bl	80032a4 <ETH_SetDMAConfig>
}
 800349a:	bf00      	nop
 800349c:	3798      	adds	r7, #152	@ 0x98
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3305      	adds	r3, #5
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	021b      	lsls	r3, r3, #8
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	3204      	adds	r2, #4
 80034bc:	7812      	ldrb	r2, [r2, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4b11      	ldr	r3, [pc, #68]	@ (800350c <ETH_MACAddressConfig+0x68>)
 80034c6:	4413      	add	r3, r2
 80034c8:	461a      	mov	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3303      	adds	r3, #3
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	061a      	lsls	r2, r3, #24
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3302      	adds	r3, #2
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3301      	adds	r3, #1
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	021b      	lsls	r3, r3, #8
 80034e8:	4313      	orrs	r3, r2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	7812      	ldrb	r2, [r2, #0]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <ETH_MACAddressConfig+0x6c>)
 80034f6:	4413      	add	r3, r2
 80034f8:	461a      	mov	r2, r3
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	6013      	str	r3, [r2, #0]
}
 80034fe:	bf00      	nop
 8003500:	371c      	adds	r7, #28
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40028040 	.word	0x40028040
 8003510:	40028044 	.word	0x40028044

08003514 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800351c:	2300      	movs	r3, #0
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	e03e      	b.n	80035a0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68d9      	ldr	r1, [r3, #12]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	4613      	mov	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	440b      	add	r3, r1
 8003532:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2200      	movs	r2, #0
 8003538:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2200      	movs	r2, #0
 800353e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2200      	movs	r2, #0
 8003544:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2200      	movs	r2, #0
 800354a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800354c:	68b9      	ldr	r1, [r7, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	3206      	adds	r2, #6
 8003554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d80c      	bhi.n	8003584 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68d9      	ldr	r1, [r3, #12]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	4613      	mov	r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	4413      	add	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	440b      	add	r3, r1
 800357c:	461a      	mov	r2, r3
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	e004      	b.n	800358e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	461a      	mov	r2, r3
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	3301      	adds	r3, #1
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d9bd      	bls.n	8003522 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035b8:	611a      	str	r2, [r3, #16]
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b085      	sub	sp, #20
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	e048      	b.n	8003666 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6919      	ldr	r1, [r3, #16]
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	00db      	lsls	r3, r3, #3
 80035e2:	440b      	add	r3, r1
 80035e4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2200      	movs	r2, #0
 80035f0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2200      	movs	r2, #0
 80035fc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2200      	movs	r2, #0
 8003602:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2200      	movs	r2, #0
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003610:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	3212      	adds	r2, #18
 8003632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2b02      	cmp	r3, #2
 800363a:	d80c      	bhi.n	8003656 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6919      	ldr	r1, [r3, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	4613      	mov	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4413      	add	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	440b      	add	r3, r1
 800364e:	461a      	mov	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	60da      	str	r2, [r3, #12]
 8003654:	e004      	b.n	8003660 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	461a      	mov	r2, r3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	3301      	adds	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b03      	cmp	r3, #3
 800366a:	d9b3      	bls.n	80035d4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003696:	60da      	str	r2, [r3, #12]
}
 8003698:	bf00      	nop
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b091      	sub	sp, #68	@ 0x44
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	3318      	adds	r3, #24
 80036b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80036b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80036c2:	2300      	movs	r3, #0
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80036ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036ce:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80036da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036e6:	d007      	beq.n	80036f8 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80036e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ec:	3304      	adds	r3, #4
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4413      	add	r3, r2
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d001      	beq.n	80036fc <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80036f8:	2302      	movs	r3, #2
 80036fa:	e111      	b.n	8003920 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80036fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fe:	3301      	adds	r3, #1
 8003700:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 800370c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	4b86      	ldr	r3, [pc, #536]	@ (800392c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003712:	4013      	ands	r3, r2
 8003714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003716:	6852      	ldr	r2, [r2, #4]
 8003718:	431a      	orrs	r2, r3
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	2b00      	cmp	r3, #0
 8003728:	d008      	beq.n	800373c <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800372a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	431a      	orrs	r2, r3
 8003738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373a:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0320 	and.w	r3, r3, #32
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	431a      	orrs	r2, r3
 8003756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003758:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0304 	and.w	r3, r3, #4
 8003762:	2b00      	cmp	r3, #0
 8003764:	d005      	beq.n	8003772 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800376e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003770:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800377a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377c:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800377e:	e082      	b.n	8003886 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378a:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d006      	beq.n	80037a0 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800379a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	e005      	b.n	80037ac <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80037a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80037a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037aa:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80037ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ae:	3301      	adds	r3, #1
 80037b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d902      	bls.n	80037be <ETH_Prepare_Tx_Descriptors+0x11a>
 80037b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ba:	3b04      	subs	r3, #4
 80037bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80037be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037c6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80037c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80037d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80037d4:	d007      	beq.n	80037e6 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80037d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037da:	3304      	adds	r3, #4
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d029      	beq.n	800383a <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037f2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80037f4:	2300      	movs	r3, #0
 80037f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037f8:	e019      	b.n	800382e <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80037fa:	f3bf 8f5f 	dmb	sy
}
 80037fe:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380a:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 800380c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800380e:	3301      	adds	r3, #1
 8003810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003814:	2b03      	cmp	r3, #3
 8003816:	d902      	bls.n	800381e <ETH_Prepare_Tx_Descriptors+0x17a>
 8003818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800381a:	3b04      	subs	r3, #4
 800381c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800381e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003820:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003826:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382a:	3301      	adds	r3, #1
 800382c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800382e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003832:	429a      	cmp	r2, r3
 8003834:	d3e1      	bcc.n	80037fa <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003836:	2302      	movs	r3, #2
 8003838:	e072      	b.n	8003920 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800383a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003844:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003848:	3301      	adds	r3, #1
 800384a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 800384c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385a:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 800385c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	4b32      	ldr	r3, [pc, #200]	@ (800392c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003862:	4013      	ands	r3, r2
 8003864:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003866:	6852      	ldr	r2, [r2, #4]
 8003868:	431a      	orrs	r2, r3
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800386e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003870:	3301      	adds	r3, #1
 8003872:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003874:	f3bf 8f5f 	dmb	sy
}
 8003878:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800387a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003884:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f47f af78 	bne.w	8003780 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d006      	beq.n	80038a4 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800389e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e005      	b.n	80038b0 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80038a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80038ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ae:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80038b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80038b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ba:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80038bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038be:	6a3a      	ldr	r2, [r7, #32]
 80038c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038c4:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80038c6:	f3bf 8f5f 	dmb	sy
}
 80038ca:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80038cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d6:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80038d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80038de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038e0:	3304      	adds	r3, #4
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80038e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80038ec:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ee:	f3ef 8310 	mrs	r3, PRIMASK
 80038f2:	613b      	str	r3, [r7, #16]
  return(result);
 80038f4:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80038f6:	61fb      	str	r3, [r7, #28]
 80038f8:	2301      	movs	r3, #1
 80038fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f383 8810 	msr	PRIMASK, r3
}
 8003902:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003906:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390a:	4413      	add	r3, r2
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	629a      	str	r2, [r3, #40]	@ 0x28
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	f383 8810 	msr	PRIMASK, r3
}
 800391c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3744      	adds	r7, #68	@ 0x44
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr
 800392c:	ffffe000 	.word	0xffffe000

08003930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003930:	b480      	push	{r7}
 8003932:	b089      	sub	sp, #36	@ 0x24
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800394a:	2300      	movs	r3, #0
 800394c:	61fb      	str	r3, [r7, #28]
 800394e:	e175      	b.n	8003c3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003950:	2201      	movs	r2, #1
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4013      	ands	r3, r2
 8003962:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	f040 8164 	bne.w	8003c36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b01      	cmp	r3, #1
 8003978:	d005      	beq.n	8003986 <HAL_GPIO_Init+0x56>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f003 0303 	and.w	r3, r3, #3
 8003982:	2b02      	cmp	r3, #2
 8003984:	d130      	bne.n	80039e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	2203      	movs	r2, #3
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	43db      	mvns	r3, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4013      	ands	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	005b      	lsls	r3, r3, #1
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039bc:	2201      	movs	r2, #1
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 0201 	and.w	r2, r3, #1
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	4313      	orrs	r3, r2
 80039e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d017      	beq.n	8003a24 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	2203      	movs	r2, #3
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d123      	bne.n	8003a78 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	08da      	lsrs	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3208      	adds	r2, #8
 8003a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	220f      	movs	r2, #15
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	f003 0307 	and.w	r3, r3, #7
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	08da      	lsrs	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3208      	adds	r2, #8
 8003a72:	69b9      	ldr	r1, [r7, #24]
 8003a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	2203      	movs	r2, #3
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0203 	and.w	r2, r3, #3
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 80be 	beq.w	8003c36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aba:	4b66      	ldr	r3, [pc, #408]	@ (8003c54 <HAL_GPIO_Init+0x324>)
 8003abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abe:	4a65      	ldr	r2, [pc, #404]	@ (8003c54 <HAL_GPIO_Init+0x324>)
 8003ac0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ac4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ac6:	4b63      	ldr	r3, [pc, #396]	@ (8003c54 <HAL_GPIO_Init+0x324>)
 8003ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003ad2:	4a61      	ldr	r2, [pc, #388]	@ (8003c58 <HAL_GPIO_Init+0x328>)
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	089b      	lsrs	r3, r3, #2
 8003ad8:	3302      	adds	r3, #2
 8003ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	220f      	movs	r2, #15
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	4013      	ands	r3, r2
 8003af4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a58      	ldr	r2, [pc, #352]	@ (8003c5c <HAL_GPIO_Init+0x32c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d037      	beq.n	8003b6e <HAL_GPIO_Init+0x23e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a57      	ldr	r2, [pc, #348]	@ (8003c60 <HAL_GPIO_Init+0x330>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d031      	beq.n	8003b6a <HAL_GPIO_Init+0x23a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a56      	ldr	r2, [pc, #344]	@ (8003c64 <HAL_GPIO_Init+0x334>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d02b      	beq.n	8003b66 <HAL_GPIO_Init+0x236>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a55      	ldr	r2, [pc, #340]	@ (8003c68 <HAL_GPIO_Init+0x338>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d025      	beq.n	8003b62 <HAL_GPIO_Init+0x232>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a54      	ldr	r2, [pc, #336]	@ (8003c6c <HAL_GPIO_Init+0x33c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d01f      	beq.n	8003b5e <HAL_GPIO_Init+0x22e>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a53      	ldr	r2, [pc, #332]	@ (8003c70 <HAL_GPIO_Init+0x340>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d019      	beq.n	8003b5a <HAL_GPIO_Init+0x22a>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a52      	ldr	r2, [pc, #328]	@ (8003c74 <HAL_GPIO_Init+0x344>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d013      	beq.n	8003b56 <HAL_GPIO_Init+0x226>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a51      	ldr	r2, [pc, #324]	@ (8003c78 <HAL_GPIO_Init+0x348>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00d      	beq.n	8003b52 <HAL_GPIO_Init+0x222>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a50      	ldr	r2, [pc, #320]	@ (8003c7c <HAL_GPIO_Init+0x34c>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d007      	beq.n	8003b4e <HAL_GPIO_Init+0x21e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a4f      	ldr	r2, [pc, #316]	@ (8003c80 <HAL_GPIO_Init+0x350>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d101      	bne.n	8003b4a <HAL_GPIO_Init+0x21a>
 8003b46:	2309      	movs	r3, #9
 8003b48:	e012      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b4a:	230a      	movs	r3, #10
 8003b4c:	e010      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b4e:	2308      	movs	r3, #8
 8003b50:	e00e      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b52:	2307      	movs	r3, #7
 8003b54:	e00c      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b56:	2306      	movs	r3, #6
 8003b58:	e00a      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b5a:	2305      	movs	r3, #5
 8003b5c:	e008      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b5e:	2304      	movs	r3, #4
 8003b60:	e006      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b62:	2303      	movs	r3, #3
 8003b64:	e004      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e002      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <HAL_GPIO_Init+0x240>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	69fa      	ldr	r2, [r7, #28]
 8003b72:	f002 0203 	and.w	r2, r2, #3
 8003b76:	0092      	lsls	r2, r2, #2
 8003b78:	4093      	lsls	r3, r2
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003b80:	4935      	ldr	r1, [pc, #212]	@ (8003c58 <HAL_GPIO_Init+0x328>)
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	089b      	lsrs	r3, r3, #2
 8003b86:	3302      	adds	r3, #2
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bb2:	4a34      	ldr	r2, [pc, #208]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bb8:	4b32      	ldr	r3, [pc, #200]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	69ba      	ldr	r2, [r7, #24]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d003      	beq.n	8003bdc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bdc:	4a29      	ldr	r2, [pc, #164]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003be2:	4b28      	ldr	r3, [pc, #160]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c06:	4a1f      	ldr	r2, [pc, #124]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	43db      	mvns	r3, r3
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c30:	4a14      	ldr	r2, [pc, #80]	@ (8003c84 <HAL_GPIO_Init+0x354>)
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	61fb      	str	r3, [r7, #28]
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	2b0f      	cmp	r3, #15
 8003c40:	f67f ae86 	bls.w	8003950 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003c44:	bf00      	nop
 8003c46:	bf00      	nop
 8003c48:	3724      	adds	r7, #36	@ 0x24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40023800 	.word	0x40023800
 8003c58:	40013800 	.word	0x40013800
 8003c5c:	40020000 	.word	0x40020000
 8003c60:	40020400 	.word	0x40020400
 8003c64:	40020800 	.word	0x40020800
 8003c68:	40020c00 	.word	0x40020c00
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	40021400 	.word	0x40021400
 8003c74:	40021800 	.word	0x40021800
 8003c78:	40021c00 	.word	0x40021c00
 8003c7c:	40022000 	.word	0x40022000
 8003c80:	40022400 	.word	0x40022400
 8003c84:	40013c00 	.word	0x40013c00

08003c88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	807b      	strh	r3, [r7, #2]
 8003c94:	4613      	mov	r3, r2
 8003c96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c98:	787b      	ldrb	r3, [r7, #1]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c9e:	887a      	ldrh	r2, [r7, #2]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ca4:	e003      	b.n	8003cae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ca6:	887b      	ldrh	r3, [r7, #2]
 8003ca8:	041a      	lsls	r2, r3, #16
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	619a      	str	r2, [r3, #24]
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
	...

08003cbc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003cc6:	4b23      	ldr	r3, [pc, #140]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	4a22      	ldr	r2, [pc, #136]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ccc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cd2:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cda:	603b      	str	r3, [r7, #0]
 8003cdc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003cde:	4b1e      	ldr	r3, [pc, #120]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cea:	f7fd fbf3 	bl	80014d4 <HAL_GetTick>
 8003cee:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cf0:	e009      	b.n	8003d06 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cf2:	f7fd fbef 	bl	80014d4 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d00:	d901      	bls.n	8003d06 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e022      	b.n	8003d4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003d06:	4b14      	ldr	r3, [pc, #80]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d12:	d1ee      	bne.n	8003cf2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003d14:	4b10      	ldr	r3, [pc, #64]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a0f      	ldr	r2, [pc, #60]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d1e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d20:	f7fd fbd8 	bl	80014d4 <HAL_GetTick>
 8003d24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d26:	e009      	b.n	8003d3c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d28:	f7fd fbd4 	bl	80014d4 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d36:	d901      	bls.n	8003d3c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e007      	b.n	8003d4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d3c:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d48:	d1ee      	bne.n	8003d28 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40023800 	.word	0x40023800
 8003d58:	40007000 	.word	0x40007000

08003d5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d64:	2300      	movs	r3, #0
 8003d66:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e29b      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8087 	beq.w	8003e8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d80:	4b96      	ldr	r3, [pc, #600]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 030c 	and.w	r3, r3, #12
 8003d88:	2b04      	cmp	r3, #4
 8003d8a:	d00c      	beq.n	8003da6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d8c:	4b93      	ldr	r3, [pc, #588]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f003 030c 	and.w	r3, r3, #12
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d112      	bne.n	8003dbe <HAL_RCC_OscConfig+0x62>
 8003d98:	4b90      	ldr	r3, [pc, #576]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003da0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003da4:	d10b      	bne.n	8003dbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da6:	4b8d      	ldr	r3, [pc, #564]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d06c      	beq.n	8003e8c <HAL_RCC_OscConfig+0x130>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d168      	bne.n	8003e8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e275      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc6:	d106      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x7a>
 8003dc8:	4b84      	ldr	r3, [pc, #528]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a83      	ldr	r2, [pc, #524]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003dce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd2:	6013      	str	r3, [r2, #0]
 8003dd4:	e02e      	b.n	8003e34 <HAL_RCC_OscConfig+0xd8>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10c      	bne.n	8003df8 <HAL_RCC_OscConfig+0x9c>
 8003dde:	4b7f      	ldr	r3, [pc, #508]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a7e      	ldr	r2, [pc, #504]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	4b7c      	ldr	r3, [pc, #496]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a7b      	ldr	r2, [pc, #492]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	e01d      	b.n	8003e34 <HAL_RCC_OscConfig+0xd8>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e00:	d10c      	bne.n	8003e1c <HAL_RCC_OscConfig+0xc0>
 8003e02:	4b76      	ldr	r3, [pc, #472]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a75      	ldr	r2, [pc, #468]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	4b73      	ldr	r3, [pc, #460]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a72      	ldr	r2, [pc, #456]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	e00b      	b.n	8003e34 <HAL_RCC_OscConfig+0xd8>
 8003e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a6e      	ldr	r2, [pc, #440]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	4b6c      	ldr	r3, [pc, #432]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a6b      	ldr	r2, [pc, #428]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d013      	beq.n	8003e64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3c:	f7fd fb4a 	bl	80014d4 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e44:	f7fd fb46 	bl	80014d4 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b64      	cmp	r3, #100	@ 0x64
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e229      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e56:	4b61      	ldr	r3, [pc, #388]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0f0      	beq.n	8003e44 <HAL_RCC_OscConfig+0xe8>
 8003e62:	e014      	b.n	8003e8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e64:	f7fd fb36 	bl	80014d4 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e6c:	f7fd fb32 	bl	80014d4 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b64      	cmp	r3, #100	@ 0x64
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e215      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e7e:	4b57      	ldr	r3, [pc, #348]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x110>
 8003e8a:	e000      	b.n	8003e8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d069      	beq.n	8003f6e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e9a:	4b50      	ldr	r3, [pc, #320]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 030c 	and.w	r3, r3, #12
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00b      	beq.n	8003ebe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ea6:	4b4d      	ldr	r3, [pc, #308]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d11c      	bne.n	8003eec <HAL_RCC_OscConfig+0x190>
 8003eb2:	4b4a      	ldr	r3, [pc, #296]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d116      	bne.n	8003eec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ebe:	4b47      	ldr	r3, [pc, #284]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d005      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x17a>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d001      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e1e9      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ed6:	4b41      	ldr	r3, [pc, #260]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	493d      	ldr	r1, [pc, #244]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eea:	e040      	b.n	8003f6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d023      	beq.n	8003f3c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef4:	4b39      	ldr	r3, [pc, #228]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a38      	ldr	r2, [pc, #224]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f00:	f7fd fae8 	bl	80014d4 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f08:	f7fd fae4 	bl	80014d4 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e1c7      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f1a:	4b30      	ldr	r3, [pc, #192]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f26:	4b2d      	ldr	r3, [pc, #180]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4929      	ldr	r1, [pc, #164]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	600b      	str	r3, [r1, #0]
 8003f3a:	e018      	b.n	8003f6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f3c:	4b27      	ldr	r3, [pc, #156]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a26      	ldr	r2, [pc, #152]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f42:	f023 0301 	bic.w	r3, r3, #1
 8003f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f48:	f7fd fac4 	bl	80014d4 <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f50:	f7fd fac0 	bl	80014d4 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e1a3      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f62:	4b1e      	ldr	r3, [pc, #120]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1f0      	bne.n	8003f50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0308 	and.w	r3, r3, #8
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d038      	beq.n	8003fec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d019      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f82:	4b16      	ldr	r3, [pc, #88]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f86:	4a15      	ldr	r2, [pc, #84]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7fd faa1 	bl	80014d4 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f96:	f7fd fa9d 	bl	80014d4 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e180      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f0      	beq.n	8003f96 <HAL_RCC_OscConfig+0x23a>
 8003fb4:	e01a      	b.n	8003fec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fb6:	4b09      	ldr	r3, [pc, #36]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fba:	4a08      	ldr	r2, [pc, #32]	@ (8003fdc <HAL_RCC_OscConfig+0x280>)
 8003fbc:	f023 0301 	bic.w	r3, r3, #1
 8003fc0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc2:	f7fd fa87 	bl	80014d4 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc8:	e00a      	b.n	8003fe0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fca:	f7fd fa83 	bl	80014d4 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d903      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e166      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
 8003fdc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe0:	4b92      	ldr	r3, [pc, #584]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8003fe2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1ee      	bne.n	8003fca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 80a4 	beq.w	8004142 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ffa:	4b8c      	ldr	r3, [pc, #560]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10d      	bne.n	8004022 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	4b89      	ldr	r3, [pc, #548]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	4a88      	ldr	r2, [pc, #544]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800400c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004010:	6413      	str	r3, [r2, #64]	@ 0x40
 8004012:	4b86      	ldr	r3, [pc, #536]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800401e:	2301      	movs	r3, #1
 8004020:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004022:	4b83      	ldr	r3, [pc, #524]	@ (8004230 <HAL_RCC_OscConfig+0x4d4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402a:	2b00      	cmp	r3, #0
 800402c:	d118      	bne.n	8004060 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800402e:	4b80      	ldr	r3, [pc, #512]	@ (8004230 <HAL_RCC_OscConfig+0x4d4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a7f      	ldr	r2, [pc, #508]	@ (8004230 <HAL_RCC_OscConfig+0x4d4>)
 8004034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004038:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800403a:	f7fd fa4b 	bl	80014d4 <HAL_GetTick>
 800403e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004040:	e008      	b.n	8004054 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004042:	f7fd fa47 	bl	80014d4 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b64      	cmp	r3, #100	@ 0x64
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e12a      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004054:	4b76      	ldr	r3, [pc, #472]	@ (8004230 <HAL_RCC_OscConfig+0x4d4>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0f0      	beq.n	8004042 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d106      	bne.n	8004076 <HAL_RCC_OscConfig+0x31a>
 8004068:	4b70      	ldr	r3, [pc, #448]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800406a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406c:	4a6f      	ldr	r2, [pc, #444]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800406e:	f043 0301 	orr.w	r3, r3, #1
 8004072:	6713      	str	r3, [r2, #112]	@ 0x70
 8004074:	e02d      	b.n	80040d2 <HAL_RCC_OscConfig+0x376>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d10c      	bne.n	8004098 <HAL_RCC_OscConfig+0x33c>
 800407e:	4b6b      	ldr	r3, [pc, #428]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004082:	4a6a      	ldr	r2, [pc, #424]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004084:	f023 0301 	bic.w	r3, r3, #1
 8004088:	6713      	str	r3, [r2, #112]	@ 0x70
 800408a:	4b68      	ldr	r3, [pc, #416]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408e:	4a67      	ldr	r2, [pc, #412]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004090:	f023 0304 	bic.w	r3, r3, #4
 8004094:	6713      	str	r3, [r2, #112]	@ 0x70
 8004096:	e01c      	b.n	80040d2 <HAL_RCC_OscConfig+0x376>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b05      	cmp	r3, #5
 800409e:	d10c      	bne.n	80040ba <HAL_RCC_OscConfig+0x35e>
 80040a0:	4b62      	ldr	r3, [pc, #392]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a4:	4a61      	ldr	r2, [pc, #388]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040a6:	f043 0304 	orr.w	r3, r3, #4
 80040aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ac:	4b5f      	ldr	r3, [pc, #380]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b0:	4a5e      	ldr	r2, [pc, #376]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80040b8:	e00b      	b.n	80040d2 <HAL_RCC_OscConfig+0x376>
 80040ba:	4b5c      	ldr	r3, [pc, #368]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040be:	4a5b      	ldr	r2, [pc, #364]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040c6:	4b59      	ldr	r3, [pc, #356]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ca:	4a58      	ldr	r2, [pc, #352]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040cc:	f023 0304 	bic.w	r3, r3, #4
 80040d0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d015      	beq.n	8004106 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040da:	f7fd f9fb 	bl	80014d4 <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e0:	e00a      	b.n	80040f8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fd f9f7 	bl	80014d4 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e0d8      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f8:	4b4c      	ldr	r3, [pc, #304]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0ee      	beq.n	80040e2 <HAL_RCC_OscConfig+0x386>
 8004104:	e014      	b.n	8004130 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004106:	f7fd f9e5 	bl	80014d4 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410c:	e00a      	b.n	8004124 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410e:	f7fd f9e1 	bl	80014d4 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800411c:	4293      	cmp	r3, r2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e0c2      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004124:	4b41      	ldr	r3, [pc, #260]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1ee      	bne.n	800410e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004130:	7dfb      	ldrb	r3, [r7, #23]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d105      	bne.n	8004142 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004136:	4b3d      	ldr	r3, [pc, #244]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	4a3c      	ldr	r2, [pc, #240]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800413c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004140:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 80ae 	beq.w	80042a8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800414c:	4b37      	ldr	r3, [pc, #220]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d06d      	beq.n	8004234 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d14b      	bne.n	80041f8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b32      	ldr	r3, [pc, #200]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a31      	ldr	r2, [pc, #196]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004166:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800416a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416c:	f7fd f9b2 	bl	80014d4 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004174:	f7fd f9ae 	bl	80014d4 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b02      	cmp	r3, #2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e091      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004186:	4b29      	ldr	r3, [pc, #164]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69da      	ldr	r2, [r3, #28]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a0:	019b      	lsls	r3, r3, #6
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	3b01      	subs	r3, #1
 80041ac:	041b      	lsls	r3, r3, #16
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b4:	061b      	lsls	r3, r3, #24
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041bc:	071b      	lsls	r3, r3, #28
 80041be:	491b      	ldr	r1, [pc, #108]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c4:	4b19      	ldr	r3, [pc, #100]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a18      	ldr	r2, [pc, #96]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d0:	f7fd f980 	bl	80014d4 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d8:	f7fd f97c 	bl	80014d4 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e05f      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041ea:	4b10      	ldr	r3, [pc, #64]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d0f0      	beq.n	80041d8 <HAL_RCC_OscConfig+0x47c>
 80041f6:	e057      	b.n	80042a8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041f8:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a0b      	ldr	r2, [pc, #44]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 80041fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004204:	f7fd f966 	bl	80014d4 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800420c:	f7fd f962 	bl	80014d4 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e045      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421e:	4b03      	ldr	r3, [pc, #12]	@ (800422c <HAL_RCC_OscConfig+0x4d0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f0      	bne.n	800420c <HAL_RCC_OscConfig+0x4b0>
 800422a:	e03d      	b.n	80042a8 <HAL_RCC_OscConfig+0x54c>
 800422c:	40023800 	.word	0x40023800
 8004230:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004234:	4b1f      	ldr	r3, [pc, #124]	@ (80042b4 <HAL_RCC_OscConfig+0x558>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d030      	beq.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800424c:	429a      	cmp	r2, r3
 800424e:	d129      	bne.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800425a:	429a      	cmp	r2, r3
 800425c:	d122      	bne.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004264:	4013      	ands	r3, r2
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800426a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800426c:	4293      	cmp	r3, r2
 800426e:	d119      	bne.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800427a:	085b      	lsrs	r3, r3, #1
 800427c:	3b01      	subs	r3, #1
 800427e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d10f      	bne.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004290:	429a      	cmp	r2, r3
 8004292:	d107      	bne.n	80042a4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d001      	beq.n	80042a8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e000      	b.n	80042aa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3718      	adds	r7, #24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	40023800 	.word	0x40023800

080042b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e0d0      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d0:	4b6a      	ldr	r3, [pc, #424]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 030f 	and.w	r3, r3, #15
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d910      	bls.n	8004300 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042de:	4b67      	ldr	r3, [pc, #412]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 020f 	bic.w	r2, r3, #15
 80042e6:	4965      	ldr	r1, [pc, #404]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ee:	4b63      	ldr	r3, [pc, #396]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d001      	beq.n	8004300 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e0b8      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d020      	beq.n	800434e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d005      	beq.n	8004324 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004318:	4b59      	ldr	r3, [pc, #356]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	4a58      	ldr	r2, [pc, #352]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800431e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004322:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0308 	and.w	r3, r3, #8
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004330:	4b53      	ldr	r3, [pc, #332]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a52      	ldr	r2, [pc, #328]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004336:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800433a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800433c:	4b50      	ldr	r3, [pc, #320]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	494d      	ldr	r1, [pc, #308]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d040      	beq.n	80043dc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d107      	bne.n	8004372 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004362:	4b47      	ldr	r3, [pc, #284]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d115      	bne.n	800439a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e07f      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d107      	bne.n	800438a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800437a:	4b41      	ldr	r3, [pc, #260]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d109      	bne.n	800439a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e073      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438a:	4b3d      	ldr	r3, [pc, #244]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e06b      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800439a:	4b39      	ldr	r3, [pc, #228]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f023 0203 	bic.w	r2, r3, #3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	4936      	ldr	r1, [pc, #216]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043ac:	f7fd f892 	bl	80014d4 <HAL_GetTick>
 80043b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043b2:	e00a      	b.n	80043ca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043b4:	f7fd f88e 	bl	80014d4 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e053      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 020c 	and.w	r2, r3, #12
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	429a      	cmp	r2, r3
 80043da:	d1eb      	bne.n	80043b4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043dc:	4b27      	ldr	r3, [pc, #156]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 030f 	and.w	r3, r3, #15
 80043e4:	683a      	ldr	r2, [r7, #0]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d210      	bcs.n	800440c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ea:	4b24      	ldr	r3, [pc, #144]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f023 020f 	bic.w	r2, r3, #15
 80043f2:	4922      	ldr	r1, [pc, #136]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fa:	4b20      	ldr	r3, [pc, #128]	@ (800447c <HAL_RCC_ClockConfig+0x1c4>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	429a      	cmp	r2, r3
 8004406:	d001      	beq.n	800440c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e032      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004418:	4b19      	ldr	r3, [pc, #100]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	4916      	ldr	r1, [pc, #88]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004426:	4313      	orrs	r3, r2
 8004428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d009      	beq.n	800444a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004436:	4b12      	ldr	r3, [pc, #72]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	490e      	ldr	r1, [pc, #56]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004446:	4313      	orrs	r3, r2
 8004448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800444a:	f000 f821 	bl	8004490 <HAL_RCC_GetSysClockFreq>
 800444e:	4602      	mov	r2, r0
 8004450:	4b0b      	ldr	r3, [pc, #44]	@ (8004480 <HAL_RCC_ClockConfig+0x1c8>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	091b      	lsrs	r3, r3, #4
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	490a      	ldr	r1, [pc, #40]	@ (8004484 <HAL_RCC_ClockConfig+0x1cc>)
 800445c:	5ccb      	ldrb	r3, [r1, r3]
 800445e:	fa22 f303 	lsr.w	r3, r2, r3
 8004462:	4a09      	ldr	r2, [pc, #36]	@ (8004488 <HAL_RCC_ClockConfig+0x1d0>)
 8004464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004466:	4b09      	ldr	r3, [pc, #36]	@ (800448c <HAL_RCC_ClockConfig+0x1d4>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f7fc fd48 	bl	8000f00 <HAL_InitTick>

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40023c00 	.word	0x40023c00
 8004480:	40023800 	.word	0x40023800
 8004484:	08012b70 	.word	0x08012b70
 8004488:	20000000 	.word	0x20000000
 800448c:	20000004 	.word	0x20000004

08004490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004494:	b094      	sub	sp, #80	@ 0x50
 8004496:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004498:	2300      	movs	r3, #0
 800449a:	647b      	str	r3, [r7, #68]	@ 0x44
 800449c:	2300      	movs	r3, #0
 800449e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044a0:	2300      	movs	r3, #0
 80044a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80044a4:	2300      	movs	r3, #0
 80044a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044a8:	4b79      	ldr	r3, [pc, #484]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 030c 	and.w	r3, r3, #12
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d00d      	beq.n	80044d0 <HAL_RCC_GetSysClockFreq+0x40>
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	f200 80e1 	bhi.w	800467c <HAL_RCC_GetSysClockFreq+0x1ec>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_RCC_GetSysClockFreq+0x34>
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d003      	beq.n	80044ca <HAL_RCC_GetSysClockFreq+0x3a>
 80044c2:	e0db      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044c4:	4b73      	ldr	r3, [pc, #460]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x204>)
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044c8:	e0db      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044ca:	4b73      	ldr	r3, [pc, #460]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x208>)
 80044cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044ce:	e0d8      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80044da:	4b6d      	ldr	r3, [pc, #436]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d063      	beq.n	80045ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	099b      	lsrs	r3, r3, #6
 80044ec:	2200      	movs	r2, #0
 80044ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044fa:	2300      	movs	r3, #0
 80044fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004502:	4622      	mov	r2, r4
 8004504:	462b      	mov	r3, r5
 8004506:	f04f 0000 	mov.w	r0, #0
 800450a:	f04f 0100 	mov.w	r1, #0
 800450e:	0159      	lsls	r1, r3, #5
 8004510:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004514:	0150      	lsls	r0, r2, #5
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4621      	mov	r1, r4
 800451c:	1a51      	subs	r1, r2, r1
 800451e:	6139      	str	r1, [r7, #16]
 8004520:	4629      	mov	r1, r5
 8004522:	eb63 0301 	sbc.w	r3, r3, r1
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	f04f 0200 	mov.w	r2, #0
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004534:	4659      	mov	r1, fp
 8004536:	018b      	lsls	r3, r1, #6
 8004538:	4651      	mov	r1, sl
 800453a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800453e:	4651      	mov	r1, sl
 8004540:	018a      	lsls	r2, r1, #6
 8004542:	4651      	mov	r1, sl
 8004544:	ebb2 0801 	subs.w	r8, r2, r1
 8004548:	4659      	mov	r1, fp
 800454a:	eb63 0901 	sbc.w	r9, r3, r1
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800455a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800455e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004562:	4690      	mov	r8, r2
 8004564:	4699      	mov	r9, r3
 8004566:	4623      	mov	r3, r4
 8004568:	eb18 0303 	adds.w	r3, r8, r3
 800456c:	60bb      	str	r3, [r7, #8]
 800456e:	462b      	mov	r3, r5
 8004570:	eb49 0303 	adc.w	r3, r9, r3
 8004574:	60fb      	str	r3, [r7, #12]
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004582:	4629      	mov	r1, r5
 8004584:	024b      	lsls	r3, r1, #9
 8004586:	4621      	mov	r1, r4
 8004588:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800458c:	4621      	mov	r1, r4
 800458e:	024a      	lsls	r2, r1, #9
 8004590:	4610      	mov	r0, r2
 8004592:	4619      	mov	r1, r3
 8004594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004596:	2200      	movs	r2, #0
 8004598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800459a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800459c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045a0:	f7fb fe9e 	bl	80002e0 <__aeabi_uldivmod>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4613      	mov	r3, r2
 80045aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045ac:	e058      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ae:	4b38      	ldr	r3, [pc, #224]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	099b      	lsrs	r3, r3, #6
 80045b4:	2200      	movs	r2, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	4611      	mov	r1, r2
 80045ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80045be:	623b      	str	r3, [r7, #32]
 80045c0:	2300      	movs	r3, #0
 80045c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045c8:	4642      	mov	r2, r8
 80045ca:	464b      	mov	r3, r9
 80045cc:	f04f 0000 	mov.w	r0, #0
 80045d0:	f04f 0100 	mov.w	r1, #0
 80045d4:	0159      	lsls	r1, r3, #5
 80045d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045da:	0150      	lsls	r0, r2, #5
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	4641      	mov	r1, r8
 80045e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80045e6:	4649      	mov	r1, r9
 80045e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80045ec:	f04f 0200 	mov.w	r2, #0
 80045f0:	f04f 0300 	mov.w	r3, #0
 80045f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004600:	ebb2 040a 	subs.w	r4, r2, sl
 8004604:	eb63 050b 	sbc.w	r5, r3, fp
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	00eb      	lsls	r3, r5, #3
 8004612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004616:	00e2      	lsls	r2, r4, #3
 8004618:	4614      	mov	r4, r2
 800461a:	461d      	mov	r5, r3
 800461c:	4643      	mov	r3, r8
 800461e:	18e3      	adds	r3, r4, r3
 8004620:	603b      	str	r3, [r7, #0]
 8004622:	464b      	mov	r3, r9
 8004624:	eb45 0303 	adc.w	r3, r5, r3
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004636:	4629      	mov	r1, r5
 8004638:	028b      	lsls	r3, r1, #10
 800463a:	4621      	mov	r1, r4
 800463c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004640:	4621      	mov	r1, r4
 8004642:	028a      	lsls	r2, r1, #10
 8004644:	4610      	mov	r0, r2
 8004646:	4619      	mov	r1, r3
 8004648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800464a:	2200      	movs	r2, #0
 800464c:	61bb      	str	r3, [r7, #24]
 800464e:	61fa      	str	r2, [r7, #28]
 8004650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004654:	f7fb fe44 	bl	80002e0 <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4613      	mov	r3, r2
 800465e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004660:	4b0b      	ldr	r3, [pc, #44]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	0c1b      	lsrs	r3, r3, #16
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	3301      	adds	r3, #1
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004670:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004674:	fbb2 f3f3 	udiv	r3, r2, r3
 8004678:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800467a:	e002      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x204>)
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004684:	4618      	mov	r0, r3
 8004686:	3750      	adds	r7, #80	@ 0x50
 8004688:	46bd      	mov	sp, r7
 800468a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	00f42400 	.word	0x00f42400
 8004698:	007a1200 	.word	0x007a1200

0800469c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a0:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046a2:	681b      	ldr	r3, [r3, #0]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20000000 	.word	0x20000000

080046b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046b8:	f7ff fff0 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b05      	ldr	r3, [pc, #20]	@ (80046d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0a9b      	lsrs	r3, r3, #10
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4903      	ldr	r1, [pc, #12]	@ (80046d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40023800 	.word	0x40023800
 80046d8:	08012b80 	.word	0x08012b80

080046dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	220f      	movs	r2, #15
 80046ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80046ec:	4b12      	ldr	r3, [pc, #72]	@ (8004738 <HAL_RCC_GetClockConfig+0x5c>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f003 0203 	and.w	r2, r3, #3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80046f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004738 <HAL_RCC_GetClockConfig+0x5c>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004704:	4b0c      	ldr	r3, [pc, #48]	@ (8004738 <HAL_RCC_GetClockConfig+0x5c>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004710:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <HAL_RCC_GetClockConfig+0x5c>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	08db      	lsrs	r3, r3, #3
 8004716:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800471e:	4b07      	ldr	r3, [pc, #28]	@ (800473c <HAL_RCC_GetClockConfig+0x60>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 020f 	and.w	r2, r3, #15
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	601a      	str	r2, [r3, #0]
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40023800 	.word	0x40023800
 800473c:	40023c00 	.word	0x40023c00

08004740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e049      	b.n	80047e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d106      	bne.n	800476c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f841 	bl	80047ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3304      	adds	r3, #4
 800477c:	4619      	mov	r1, r3
 800477e:	4610      	mov	r0, r2
 8004780:	f000 f9e8 	bl	8004b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
	...

08004804 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b01      	cmp	r3, #1
 8004816:	d001      	beq.n	800481c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e054      	b.n	80048c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a26      	ldr	r2, [pc, #152]	@ (80048d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d022      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004846:	d01d      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a22      	ldr	r2, [pc, #136]	@ (80048d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d018      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a21      	ldr	r2, [pc, #132]	@ (80048dc <HAL_TIM_Base_Start_IT+0xd8>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d013      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1f      	ldr	r2, [pc, #124]	@ (80048e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d00e      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a1e      	ldr	r2, [pc, #120]	@ (80048e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d009      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a1c      	ldr	r2, [pc, #112]	@ (80048e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d004      	beq.n	8004884 <HAL_TIM_Base_Start_IT+0x80>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a1b      	ldr	r2, [pc, #108]	@ (80048ec <HAL_TIM_Base_Start_IT+0xe8>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d115      	bne.n	80048b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	4b19      	ldr	r3, [pc, #100]	@ (80048f0 <HAL_TIM_Base_Start_IT+0xec>)
 800488c:	4013      	ands	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2b06      	cmp	r3, #6
 8004894:	d015      	beq.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800489c:	d011      	beq.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 0201 	orr.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ae:	e008      	b.n	80048c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e000      	b.n	80048c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40010000 	.word	0x40010000
 80048d8:	40000400 	.word	0x40000400
 80048dc:	40000800 	.word	0x40000800
 80048e0:	40000c00 	.word	0x40000c00
 80048e4:	40010400 	.word	0x40010400
 80048e8:	40014000 	.word	0x40014000
 80048ec:	40001800 	.word	0x40001800
 80048f0:	00010007 	.word	0x00010007

080048f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d020      	beq.n	8004958 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d01b      	beq.n	8004958 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f06f 0202 	mvn.w	r2, #2
 8004928:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2201      	movs	r2, #1
 800492e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	f003 0303 	and.w	r3, r3, #3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d003      	beq.n	8004946 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f8e9 	bl	8004b16 <HAL_TIM_IC_CaptureCallback>
 8004944:	e005      	b.n	8004952 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f8db 	bl	8004b02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f8ec 	bl	8004b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 0304 	and.w	r3, r3, #4
 800495e:	2b00      	cmp	r3, #0
 8004960:	d020      	beq.n	80049a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b00      	cmp	r3, #0
 800496a:	d01b      	beq.n	80049a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0204 	mvn.w	r2, #4
 8004974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2202      	movs	r2, #2
 800497a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f8c3 	bl	8004b16 <HAL_TIM_IC_CaptureCallback>
 8004990:	e005      	b.n	800499e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f8b5 	bl	8004b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f8c6 	bl	8004b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d020      	beq.n	80049f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01b      	beq.n	80049f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f06f 0208 	mvn.w	r2, #8
 80049c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2204      	movs	r2, #4
 80049c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f89d 	bl	8004b16 <HAL_TIM_IC_CaptureCallback>
 80049dc:	e005      	b.n	80049ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f88f 	bl	8004b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 f8a0 	bl	8004b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f003 0310 	and.w	r3, r3, #16
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d020      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f003 0310 	and.w	r3, r3, #16
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d01b      	beq.n	8004a3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f06f 0210 	mvn.w	r2, #16
 8004a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2208      	movs	r2, #8
 8004a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f877 	bl	8004b16 <HAL_TIM_IC_CaptureCallback>
 8004a28:	e005      	b.n	8004a36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f869 	bl	8004b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f87a 	bl	8004b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00c      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d007      	beq.n	8004a60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0201 	mvn.w	r2, #1
 8004a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7fc f97e 	bl	8000d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d104      	bne.n	8004a74 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00c      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d007      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 f919 	bl	8004cc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00c      	beq.n	8004ab2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 f911 	bl	8004cd4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00c      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d007      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f834 	bl	8004b3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d00c      	beq.n	8004afa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d007      	beq.n	8004afa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f06f 0220 	mvn.w	r2, #32
 8004af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 f8d9 	bl	8004cac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004afa:	bf00      	nop
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b16:	b480      	push	{r7}
 8004b18:	b083      	sub	sp, #12
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b083      	sub	sp, #12
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b32:	bf00      	nop
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a46      	ldr	r2, [pc, #280]	@ (8004c80 <TIM_Base_SetConfig+0x12c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d013      	beq.n	8004b94 <TIM_Base_SetConfig+0x40>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b72:	d00f      	beq.n	8004b94 <TIM_Base_SetConfig+0x40>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a43      	ldr	r2, [pc, #268]	@ (8004c84 <TIM_Base_SetConfig+0x130>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d00b      	beq.n	8004b94 <TIM_Base_SetConfig+0x40>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a42      	ldr	r2, [pc, #264]	@ (8004c88 <TIM_Base_SetConfig+0x134>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d007      	beq.n	8004b94 <TIM_Base_SetConfig+0x40>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a41      	ldr	r2, [pc, #260]	@ (8004c8c <TIM_Base_SetConfig+0x138>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d003      	beq.n	8004b94 <TIM_Base_SetConfig+0x40>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a40      	ldr	r2, [pc, #256]	@ (8004c90 <TIM_Base_SetConfig+0x13c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d108      	bne.n	8004ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a35      	ldr	r2, [pc, #212]	@ (8004c80 <TIM_Base_SetConfig+0x12c>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d02b      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb4:	d027      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a32      	ldr	r2, [pc, #200]	@ (8004c84 <TIM_Base_SetConfig+0x130>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d023      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a31      	ldr	r2, [pc, #196]	@ (8004c88 <TIM_Base_SetConfig+0x134>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d01f      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a30      	ldr	r2, [pc, #192]	@ (8004c8c <TIM_Base_SetConfig+0x138>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d01b      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a2f      	ldr	r2, [pc, #188]	@ (8004c90 <TIM_Base_SetConfig+0x13c>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d017      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8004c94 <TIM_Base_SetConfig+0x140>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d013      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a2d      	ldr	r2, [pc, #180]	@ (8004c98 <TIM_Base_SetConfig+0x144>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00f      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a2c      	ldr	r2, [pc, #176]	@ (8004c9c <TIM_Base_SetConfig+0x148>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00b      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a2b      	ldr	r2, [pc, #172]	@ (8004ca0 <TIM_Base_SetConfig+0x14c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2a      	ldr	r2, [pc, #168]	@ (8004ca4 <TIM_Base_SetConfig+0x150>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d003      	beq.n	8004c06 <TIM_Base_SetConfig+0xb2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a29      	ldr	r2, [pc, #164]	@ (8004ca8 <TIM_Base_SetConfig+0x154>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d108      	bne.n	8004c18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	689a      	ldr	r2, [r3, #8]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a10      	ldr	r2, [pc, #64]	@ (8004c80 <TIM_Base_SetConfig+0x12c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d003      	beq.n	8004c4c <TIM_Base_SetConfig+0xf8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a12      	ldr	r2, [pc, #72]	@ (8004c90 <TIM_Base_SetConfig+0x13c>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d103      	bne.n	8004c54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	691a      	ldr	r2, [r3, #16]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d105      	bne.n	8004c72 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	f023 0201 	bic.w	r2, r3, #1
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	611a      	str	r2, [r3, #16]
  }
}
 8004c72:	bf00      	nop
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40000400 	.word	0x40000400
 8004c88:	40000800 	.word	0x40000800
 8004c8c:	40000c00 	.word	0x40000c00
 8004c90:	40010400 	.word	0x40010400
 8004c94:	40014000 	.word	0x40014000
 8004c98:	40014400 	.word	0x40014400
 8004c9c:	40014800 	.word	0x40014800
 8004ca0:	40001800 	.word	0x40001800
 8004ca4:	40001c00 	.word	0x40001c00
 8004ca8:	40002000 	.word	0x40002000

08004cac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8004ce8:	b5b0      	push	{r4, r5, r7, lr}
 8004cea:	b08c      	sub	sp, #48	@ 0x30
 8004cec:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8004cee:	4b8f      	ldr	r3, [pc, #572]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004cf0:	22c0      	movs	r2, #192	@ 0xc0
 8004cf2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8004cf4:	4b8d      	ldr	r3, [pc, #564]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004cf6:	22a8      	movs	r2, #168	@ 0xa8
 8004cf8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 21;
 8004cfa:	4b8c      	ldr	r3, [pc, #560]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004cfc:	2215      	movs	r2, #21
 8004cfe:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 111;
 8004d00:	4b8a      	ldr	r3, [pc, #552]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d02:	226f      	movs	r2, #111	@ 0x6f
 8004d04:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8004d06:	4b8a      	ldr	r3, [pc, #552]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004d08:	22ff      	movs	r2, #255	@ 0xff
 8004d0a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8004d0c:	4b88      	ldr	r3, [pc, #544]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004d0e:	22ff      	movs	r2, #255	@ 0xff
 8004d10:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8004d12:	4b87      	ldr	r3, [pc, #540]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004d14:	22ff      	movs	r2, #255	@ 0xff
 8004d16:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8004d18:	4b85      	ldr	r3, [pc, #532]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8004d1e:	4b85      	ldr	r3, [pc, #532]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004d20:	22c0      	movs	r2, #192	@ 0xc0
 8004d22:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8004d24:	4b83      	ldr	r3, [pc, #524]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004d26:	22a8      	movs	r2, #168	@ 0xa8
 8004d28:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 21;
 8004d2a:	4b82      	ldr	r3, [pc, #520]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004d2c:	2215      	movs	r2, #21
 8004d2e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8004d30:	4b80      	ldr	r3, [pc, #512]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004d32:	2201      	movs	r2, #1
 8004d34:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8004d36:	2100      	movs	r1, #0
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f005 fbb7 	bl	800a4ac <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8004d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	061a      	lsls	r2, r3, #24
 8004d44:	4b79      	ldr	r3, [pc, #484]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d46:	785b      	ldrb	r3, [r3, #1]
 8004d48:	041b      	lsls	r3, r3, #16
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	4b77      	ldr	r3, [pc, #476]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d4e:	789b      	ldrb	r3, [r3, #2]
 8004d50:	021b      	lsls	r3, r3, #8
 8004d52:	4313      	orrs	r3, r2
 8004d54:	4a75      	ldr	r2, [pc, #468]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d56:	78d2      	ldrb	r2, [r2, #3]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	061a      	lsls	r2, r3, #24
 8004d5c:	4b73      	ldr	r3, [pc, #460]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d5e:	781b      	ldrb	r3, [r3, #0]
 8004d60:	0619      	lsls	r1, r3, #24
 8004d62:	4b72      	ldr	r3, [pc, #456]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d64:	785b      	ldrb	r3, [r3, #1]
 8004d66:	041b      	lsls	r3, r3, #16
 8004d68:	4319      	orrs	r1, r3
 8004d6a:	4b70      	ldr	r3, [pc, #448]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d6c:	789b      	ldrb	r3, [r3, #2]
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	430b      	orrs	r3, r1
 8004d72:	496e      	ldr	r1, [pc, #440]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d74:	78c9      	ldrb	r1, [r1, #3]
 8004d76:	430b      	orrs	r3, r1
 8004d78:	021b      	lsls	r3, r3, #8
 8004d7a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	4b6a      	ldr	r3, [pc, #424]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	0619      	lsls	r1, r3, #24
 8004d86:	4b69      	ldr	r3, [pc, #420]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d88:	785b      	ldrb	r3, [r3, #1]
 8004d8a:	041b      	lsls	r3, r3, #16
 8004d8c:	4319      	orrs	r1, r3
 8004d8e:	4b67      	ldr	r3, [pc, #412]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d90:	789b      	ldrb	r3, [r3, #2]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	430b      	orrs	r3, r1
 8004d96:	4965      	ldr	r1, [pc, #404]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004d98:	78c9      	ldrb	r1, [r1, #3]
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	0a1b      	lsrs	r3, r3, #8
 8004d9e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004da2:	431a      	orrs	r2, r3
 8004da4:	4b61      	ldr	r3, [pc, #388]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	0619      	lsls	r1, r3, #24
 8004daa:	4b60      	ldr	r3, [pc, #384]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004dac:	785b      	ldrb	r3, [r3, #1]
 8004dae:	041b      	lsls	r3, r3, #16
 8004db0:	4319      	orrs	r1, r3
 8004db2:	4b5e      	ldr	r3, [pc, #376]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004db4:	789b      	ldrb	r3, [r3, #2]
 8004db6:	021b      	lsls	r3, r3, #8
 8004db8:	430b      	orrs	r3, r1
 8004dba:	495c      	ldr	r1, [pc, #368]	@ (8004f2c <MX_LWIP_Init+0x244>)
 8004dbc:	78c9      	ldrb	r1, [r1, #3]
 8004dbe:	430b      	orrs	r3, r1
 8004dc0:	0e1b      	lsrs	r3, r3, #24
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	4a5c      	ldr	r2, [pc, #368]	@ (8004f38 <MX_LWIP_Init+0x250>)
 8004dc6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8004dc8:	4b59      	ldr	r3, [pc, #356]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	061a      	lsls	r2, r3, #24
 8004dce:	4b58      	ldr	r3, [pc, #352]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004dd0:	785b      	ldrb	r3, [r3, #1]
 8004dd2:	041b      	lsls	r3, r3, #16
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	4b56      	ldr	r3, [pc, #344]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004dd8:	789b      	ldrb	r3, [r3, #2]
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	4a54      	ldr	r2, [pc, #336]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004de0:	78d2      	ldrb	r2, [r2, #3]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	061a      	lsls	r2, r3, #24
 8004de6:	4b52      	ldr	r3, [pc, #328]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	0619      	lsls	r1, r3, #24
 8004dec:	4b50      	ldr	r3, [pc, #320]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004dee:	785b      	ldrb	r3, [r3, #1]
 8004df0:	041b      	lsls	r3, r3, #16
 8004df2:	4319      	orrs	r1, r3
 8004df4:	4b4e      	ldr	r3, [pc, #312]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004df6:	789b      	ldrb	r3, [r3, #2]
 8004df8:	021b      	lsls	r3, r3, #8
 8004dfa:	430b      	orrs	r3, r1
 8004dfc:	494c      	ldr	r1, [pc, #304]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004dfe:	78c9      	ldrb	r1, [r1, #3]
 8004e00:	430b      	orrs	r3, r1
 8004e02:	021b      	lsls	r3, r3, #8
 8004e04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	4b49      	ldr	r3, [pc, #292]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	0619      	lsls	r1, r3, #24
 8004e10:	4b47      	ldr	r3, [pc, #284]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e12:	785b      	ldrb	r3, [r3, #1]
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	4319      	orrs	r1, r3
 8004e18:	4b45      	ldr	r3, [pc, #276]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e1a:	789b      	ldrb	r3, [r3, #2]
 8004e1c:	021b      	lsls	r3, r3, #8
 8004e1e:	430b      	orrs	r3, r1
 8004e20:	4943      	ldr	r1, [pc, #268]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e22:	78c9      	ldrb	r1, [r1, #3]
 8004e24:	430b      	orrs	r3, r1
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	4b40      	ldr	r3, [pc, #256]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	0619      	lsls	r1, r3, #24
 8004e34:	4b3e      	ldr	r3, [pc, #248]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e36:	785b      	ldrb	r3, [r3, #1]
 8004e38:	041b      	lsls	r3, r3, #16
 8004e3a:	4319      	orrs	r1, r3
 8004e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e3e:	789b      	ldrb	r3, [r3, #2]
 8004e40:	021b      	lsls	r3, r3, #8
 8004e42:	430b      	orrs	r3, r1
 8004e44:	493a      	ldr	r1, [pc, #232]	@ (8004f30 <MX_LWIP_Init+0x248>)
 8004e46:	78c9      	ldrb	r1, [r1, #3]
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	0e1b      	lsrs	r3, r3, #24
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	4a3b      	ldr	r2, [pc, #236]	@ (8004f3c <MX_LWIP_Init+0x254>)
 8004e50:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8004e52:	4b38      	ldr	r3, [pc, #224]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	061a      	lsls	r2, r3, #24
 8004e58:	4b36      	ldr	r3, [pc, #216]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e5a:	785b      	ldrb	r3, [r3, #1]
 8004e5c:	041b      	lsls	r3, r3, #16
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	4b34      	ldr	r3, [pc, #208]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e62:	789b      	ldrb	r3, [r3, #2]
 8004e64:	021b      	lsls	r3, r3, #8
 8004e66:	4313      	orrs	r3, r2
 8004e68:	4a32      	ldr	r2, [pc, #200]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e6a:	78d2      	ldrb	r2, [r2, #3]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	061a      	lsls	r2, r3, #24
 8004e70:	4b30      	ldr	r3, [pc, #192]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	0619      	lsls	r1, r3, #24
 8004e76:	4b2f      	ldr	r3, [pc, #188]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e78:	785b      	ldrb	r3, [r3, #1]
 8004e7a:	041b      	lsls	r3, r3, #16
 8004e7c:	4319      	orrs	r1, r3
 8004e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e80:	789b      	ldrb	r3, [r3, #2]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	430b      	orrs	r3, r1
 8004e86:	492b      	ldr	r1, [pc, #172]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e88:	78c9      	ldrb	r1, [r1, #3]
 8004e8a:	430b      	orrs	r3, r1
 8004e8c:	021b      	lsls	r3, r3, #8
 8004e8e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004e92:	431a      	orrs	r2, r3
 8004e94:	4b27      	ldr	r3, [pc, #156]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	0619      	lsls	r1, r3, #24
 8004e9a:	4b26      	ldr	r3, [pc, #152]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004e9c:	785b      	ldrb	r3, [r3, #1]
 8004e9e:	041b      	lsls	r3, r3, #16
 8004ea0:	4319      	orrs	r1, r3
 8004ea2:	4b24      	ldr	r3, [pc, #144]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004ea4:	789b      	ldrb	r3, [r3, #2]
 8004ea6:	021b      	lsls	r3, r3, #8
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	4922      	ldr	r1, [pc, #136]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004eac:	78c9      	ldrb	r1, [r1, #3]
 8004eae:	430b      	orrs	r3, r1
 8004eb0:	0a1b      	lsrs	r3, r3, #8
 8004eb2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	0619      	lsls	r1, r3, #24
 8004ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004ec0:	785b      	ldrb	r3, [r3, #1]
 8004ec2:	041b      	lsls	r3, r3, #16
 8004ec4:	4319      	orrs	r1, r3
 8004ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004ec8:	789b      	ldrb	r3, [r3, #2]
 8004eca:	021b      	lsls	r3, r3, #8
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	4919      	ldr	r1, [pc, #100]	@ (8004f34 <MX_LWIP_Init+0x24c>)
 8004ed0:	78c9      	ldrb	r1, [r1, #3]
 8004ed2:	430b      	orrs	r3, r1
 8004ed4:	0e1b      	lsrs	r3, r3, #24
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	4a19      	ldr	r2, [pc, #100]	@ (8004f40 <MX_LWIP_Init+0x258>)
 8004eda:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8004edc:	4b19      	ldr	r3, [pc, #100]	@ (8004f44 <MX_LWIP_Init+0x25c>)
 8004ede:	9302      	str	r3, [sp, #8]
 8004ee0:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <MX_LWIP_Init+0x260>)
 8004ee2:	9301      	str	r3, [sp, #4]
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	4b15      	ldr	r3, [pc, #84]	@ (8004f40 <MX_LWIP_Init+0x258>)
 8004eea:	4a14      	ldr	r2, [pc, #80]	@ (8004f3c <MX_LWIP_Init+0x254>)
 8004eec:	4912      	ldr	r1, [pc, #72]	@ (8004f38 <MX_LWIP_Init+0x250>)
 8004eee:	4817      	ldr	r0, [pc, #92]	@ (8004f4c <MX_LWIP_Init+0x264>)
 8004ef0:	f006 f8a4 	bl	800b03c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8004ef4:	4815      	ldr	r0, [pc, #84]	@ (8004f4c <MX_LWIP_Init+0x264>)
 8004ef6:	f006 fa4f 	bl	800b398 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8004efa:	4814      	ldr	r0, [pc, #80]	@ (8004f4c <MX_LWIP_Init+0x264>)
 8004efc:	f006 fa5c 	bl	800b3b8 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8004f00:	4913      	ldr	r1, [pc, #76]	@ (8004f50 <MX_LWIP_Init+0x268>)
 8004f02:	4812      	ldr	r0, [pc, #72]	@ (8004f4c <MX_LWIP_Init+0x264>)
 8004f04:	f006 fb5a 	bl	800b5bc <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8004f08:	4b12      	ldr	r3, [pc, #72]	@ (8004f54 <MX_LWIP_Init+0x26c>)
 8004f0a:	1d3c      	adds	r4, r7, #4
 8004f0c:	461d      	mov	r5, r3
 8004f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f12:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004f16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8004f1a:	1d3b      	adds	r3, r7, #4
 8004f1c:	490b      	ldr	r1, [pc, #44]	@ (8004f4c <MX_LWIP_Init+0x264>)
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 fdbb 	bl	8005a9a <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8004f24:	bf00      	nop
 8004f26:	3720      	adds	r7, #32
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f2c:	20001414 	.word	0x20001414
 8004f30:	20001418 	.word	0x20001418
 8004f34:	2000141c 	.word	0x2000141c
 8004f38:	20001408 	.word	0x20001408
 8004f3c:	2000140c 	.word	0x2000140c
 8004f40:	20001410 	.word	0x20001410
 8004f44:	0800a43d 	.word	0x0800a43d
 8004f48:	080054c9 	.word	0x080054c9
 8004f4c:	200013d4 	.word	0x200013d4
 8004f50:	08004f59 	.word	0x08004f59
 8004f54:	08010ad0 	.word	0x08010ad0

08004f58 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b087      	sub	sp, #28
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8004f7e:	2320      	movs	r3, #32
 8004f80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004f82:	f3bf 8f4f 	dsb	sy
}
 8004f86:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8004f88:	e00b      	b.n	8004fa2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8004f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8004fc0 <SCB_InvalidateDCache_by_Addr+0x54>)
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	4413      	add	r3, r2
 8004f98:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	dcf0      	bgt.n	8004f8a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8004fa8:	f3bf 8f4f 	dsb	sy
}
 8004fac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004fae:	f3bf 8f6f 	isb	sy
}
 8004fb2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8004fb4:	bf00      	nop
 8004fb6:	371c      	adds	r7, #28
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr
 8004fc0:	e000ed00 	.word	0xe000ed00

08004fc4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8004fcc:	4b04      	ldr	r3, [pc, #16]	@ (8004fe0 <HAL_ETH_RxCpltCallback+0x1c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 feeb 	bl	8005dac <osSemaphoreRelease>
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20005dac 	.word	0x20005dac

08004fe4 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8004fec:	4b04      	ldr	r3, [pc, #16]	@ (8005000 <HAL_ETH_TxCpltCallback+0x1c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f000 fedb 	bl	8005dac <osSemaphoreRelease>
}
 8004ff6:	bf00      	nop
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20005db0 	.word	0x20005db0

08005004 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7fe f863 	bl	80030d8 <HAL_ETH_GetDMAError>
 8005012:	4603      	mov	r3, r0
 8005014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005018:	2b80      	cmp	r3, #128	@ 0x80
 800501a:	d104      	bne.n	8005026 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800501c:	4b04      	ldr	r3, [pc, #16]	@ (8005030 <HAL_ETH_ErrorCallback+0x2c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fec3 	bl	8005dac <osSemaphoreRelease>
  }
}
 8005026:	bf00      	nop
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20005dac 	.word	0x20005dac

08005034 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8005034:	b5b0      	push	{r4, r5, r7, lr}
 8005036:	b0b4      	sub	sp, #208	@ 0xd0
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800503c:	2300      	movs	r3, #0
 800503e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8005042:	2300      	movs	r3, #0
 8005044:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8005048:	2300      	movs	r3, #0
 800504a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800504e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005052:	2264      	movs	r2, #100	@ 0x64
 8005054:	2100      	movs	r1, #0
 8005056:	4618      	mov	r0, r3
 8005058:	f00a fe55 	bl	800fd06 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800505c:	4b9f      	ldr	r3, [pc, #636]	@ (80052dc <low_level_init+0x2a8>)
 800505e:	4aa0      	ldr	r2, [pc, #640]	@ (80052e0 <low_level_init+0x2ac>)
 8005060:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8005062:	2300      	movs	r3, #0
 8005064:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8005068:	2380      	movs	r3, #128	@ 0x80
 800506a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800506e:	23e1      	movs	r3, #225	@ 0xe1
 8005070:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8005074:	2300      	movs	r3, #0
 8005076:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800507a:	2300      	movs	r3, #0
 800507c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8005080:	2300      	movs	r3, #0
 8005082:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8005086:	4a95      	ldr	r2, [pc, #596]	@ (80052dc <low_level_init+0x2a8>)
 8005088:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800508c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800508e:	4b93      	ldr	r3, [pc, #588]	@ (80052dc <low_level_init+0x2a8>)
 8005090:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005094:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8005096:	4b91      	ldr	r3, [pc, #580]	@ (80052dc <low_level_init+0x2a8>)
 8005098:	4a92      	ldr	r2, [pc, #584]	@ (80052e4 <low_level_init+0x2b0>)
 800509a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800509c:	4b8f      	ldr	r3, [pc, #572]	@ (80052dc <low_level_init+0x2a8>)
 800509e:	4a92      	ldr	r2, [pc, #584]	@ (80052e8 <low_level_init+0x2b4>)
 80050a0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80050a2:	4b8e      	ldr	r3, [pc, #568]	@ (80052dc <low_level_init+0x2a8>)
 80050a4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80050a8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80050aa:	488c      	ldr	r0, [pc, #560]	@ (80052dc <low_level_init+0x2a8>)
 80050ac:	f7fd f9d8 	bl	8002460 <HAL_ETH_Init>
 80050b0:	4603      	mov	r3, r0
 80050b2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80050b6:	2238      	movs	r2, #56	@ 0x38
 80050b8:	2100      	movs	r1, #0
 80050ba:	488c      	ldr	r0, [pc, #560]	@ (80052ec <low_level_init+0x2b8>)
 80050bc:	f00a fe23 	bl	800fd06 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80050c0:	4b8a      	ldr	r3, [pc, #552]	@ (80052ec <low_level_init+0x2b8>)
 80050c2:	2221      	movs	r2, #33	@ 0x21
 80050c4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80050c6:	4b89      	ldr	r3, [pc, #548]	@ (80052ec <low_level_init+0x2b8>)
 80050c8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80050cc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80050ce:	4b87      	ldr	r3, [pc, #540]	@ (80052ec <low_level_init+0x2b8>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 80050d4:	4886      	ldr	r0, [pc, #536]	@ (80052f0 <low_level_init+0x2bc>)
 80050d6:	f005 fe6b 	bl	800adb0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2206      	movs	r2, #6
 80050de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80050e2:	4b7e      	ldr	r3, [pc, #504]	@ (80052dc <low_level_init+0x2a8>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	781a      	ldrb	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80050ee:	4b7b      	ldr	r3, [pc, #492]	@ (80052dc <low_level_init+0x2a8>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	785a      	ldrb	r2, [r3, #1]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80050fa:	4b78      	ldr	r3, [pc, #480]	@ (80052dc <low_level_init+0x2a8>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	789a      	ldrb	r2, [r3, #2]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8005106:	4b75      	ldr	r3, [pc, #468]	@ (80052dc <low_level_init+0x2a8>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	78da      	ldrb	r2, [r3, #3]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8005112:	4b72      	ldr	r3, [pc, #456]	@ (80052dc <low_level_init+0x2a8>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	791a      	ldrb	r2, [r3, #4]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800511e:	4b6f      	ldr	r3, [pc, #444]	@ (80052dc <low_level_init+0x2a8>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	795a      	ldrb	r2, [r3, #5]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005130:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005138:	f043 030a 	orr.w	r3, r3, #10
 800513c:	b2da      	uxtb	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8005144:	2300      	movs	r3, #0
 8005146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005148:	2300      	movs	r3, #0
 800514a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800514c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005150:	2101      	movs	r1, #1
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fdaa 	bl	8005cac <osSemaphoreCreate>
 8005158:	4603      	mov	r3, r0
 800515a:	4a66      	ldr	r2, [pc, #408]	@ (80052f4 <low_level_init+0x2c0>)
 800515c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800515e:	2300      	movs	r3, #0
 8005160:	647b      	str	r3, [r7, #68]	@ 0x44
 8005162:	2300      	movs	r3, #0
 8005164:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8005166:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800516a:	2101      	movs	r1, #1
 800516c:	4618      	mov	r0, r3
 800516e:	f000 fd9d 	bl	8005cac <osSemaphoreCreate>
 8005172:	4603      	mov	r3, r0
 8005174:	4a60      	ldr	r2, [pc, #384]	@ (80052f8 <low_level_init+0x2c4>)
 8005176:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 8005178:	4b5e      	ldr	r3, [pc, #376]	@ (80052f4 <low_level_init+0x2c0>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2100      	movs	r1, #0
 800517e:	4618      	mov	r0, r3
 8005180:	f000 fdc6 	bl	8005d10 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 8005184:	4b5c      	ldr	r3, [pc, #368]	@ (80052f8 <low_level_init+0x2c4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2100      	movs	r1, #0
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fdc0 	bl	8005d10 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8005190:	4b5a      	ldr	r3, [pc, #360]	@ (80052fc <low_level_init+0x2c8>)
 8005192:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005196:	461d      	mov	r5, r3
 8005198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800519a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800519c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80051a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80051a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051a8:	6879      	ldr	r1, [r7, #4]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fc75 	bl	8005a9a <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80051b0:	4953      	ldr	r1, [pc, #332]	@ (8005300 <low_level_init+0x2cc>)
 80051b2:	4854      	ldr	r0, [pc, #336]	@ (8005304 <low_level_init+0x2d0>)
 80051b4:	f7fc f867 	bl	8001286 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80051b8:	4852      	ldr	r0, [pc, #328]	@ (8005304 <low_level_init+0x2d0>)
 80051ba:	f7fc f896 	bl	80012ea <LAN8742_Init>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d006      	beq.n	80051d2 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f006 f9c9 	bl	800b55c <netif_set_link_down>
    netif_set_down(netif);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f006 f960 	bl	800b490 <netif_set_down>
 80051d0:	e081      	b.n	80052d6 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 80051d2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d165      	bne.n	80052a6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80051da:	484a      	ldr	r0, [pc, #296]	@ (8005304 <low_level_init+0x2d0>)
 80051dc:	f7fc f8d2 	bl	8001384 <LAN8742_GetLinkState>
 80051e0:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 80051e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	dc06      	bgt.n	80051fa <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f006 f9b5 	bl	800b55c <netif_set_link_down>
      netif_set_down(netif);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f006 f94c 	bl	800b490 <netif_set_down>
 80051f8:	e057      	b.n	80052aa <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 80051fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80051fe:	3b02      	subs	r3, #2
 8005200:	2b03      	cmp	r3, #3
 8005202:	d82b      	bhi.n	800525c <low_level_init+0x228>
 8005204:	a201      	add	r2, pc, #4	@ (adr r2, 800520c <low_level_init+0x1d8>)
 8005206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520a:	bf00      	nop
 800520c:	0800521d 	.word	0x0800521d
 8005210:	0800522f 	.word	0x0800522f
 8005214:	0800523f 	.word	0x0800523f
 8005218:	0800524f 	.word	0x0800524f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800521c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005220:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8005224:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005228:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800522c:	e01f      	b.n	800526e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800522e:	2300      	movs	r3, #0
 8005230:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8005234:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005238:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800523c:	e017      	b.n	800526e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800523e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005242:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8005246:	2300      	movs	r3, #0
 8005248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800524c:	e00f      	b.n	800526e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800524e:	2300      	movs	r3, #0
 8005250:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8005254:	2300      	movs	r3, #0
 8005256:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800525a:	e008      	b.n	800526e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800525c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005260:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8005264:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005268:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800526c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800526e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005272:	4619      	mov	r1, r3
 8005274:	4819      	ldr	r0, [pc, #100]	@ (80052dc <low_level_init+0x2a8>)
 8005276:	f7fd fddb 	bl	8002e30 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800527a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800527e:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 8005280:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005284:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8005286:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800528a:	4619      	mov	r1, r3
 800528c:	4813      	ldr	r0, [pc, #76]	@ (80052dc <low_level_init+0x2a8>)
 800528e:	f7fd fec6 	bl	800301e <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8005292:	4812      	ldr	r0, [pc, #72]	@ (80052dc <low_level_init+0x2a8>)
 8005294:	f7fd f97e 	bl	8002594 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f006 f88d 	bl	800b3b8 <netif_set_up>
    netif_set_link_up(netif);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f006 f928 	bl	800b4f4 <netif_set_link_up>
 80052a4:	e001      	b.n	80052aa <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80052a6:	f7fb fd6b 	bl	8000d80 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80052aa:	f7fc f943 	bl	8001534 <HAL_GetREVID>
 80052ae:	4603      	mov	r3, r0
 80052b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b4:	d10f      	bne.n	80052d6 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 80052b6:	4b14      	ldr	r3, [pc, #80]	@ (8005308 <low_level_init+0x2d4>)
 80052b8:	f107 040c 	add.w	r4, r7, #12
 80052bc:	461d      	mov	r5, r3
 80052be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80052c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80052c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80052c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 80052ca:	f107 030c 	add.w	r3, r7, #12
 80052ce:	2100      	movs	r1, #0
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 fbe2 	bl	8005a9a <osThreadCreate>
  }
}
 80052d6:	37d0      	adds	r7, #208	@ 0xd0
 80052d8:	46bd      	mov	sp, r7
 80052da:	bdb0      	pop	{r4, r5, r7, pc}
 80052dc:	20005db4 	.word	0x20005db4
 80052e0:	40028000 	.word	0x40028000
 80052e4:	20000124 	.word	0x20000124
 80052e8:	20000084 	.word	0x20000084
 80052ec:	20005e64 	.word	0x20005e64
 80052f0:	08012b88 	.word	0x08012b88
 80052f4:	20005dac 	.word	0x20005dac
 80052f8:	20005db0 	.word	0x20005db0
 80052fc:	08010af4 	.word	0x08010af4
 8005300:	2000000c 	.word	0x2000000c
 8005304:	20005e9c 	.word	0x20005e9c
 8005308:	08010b20 	.word	0x08010b20

0800530c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b092      	sub	sp, #72	@ 0x48
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800531a:	2300      	movs	r3, #0
 800531c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8005324:	f107 030c 	add.w	r3, r7, #12
 8005328:	2230      	movs	r2, #48	@ 0x30
 800532a:	2100      	movs	r1, #0
 800532c:	4618      	mov	r0, r3
 800532e:	f00a fcea 	bl	800fd06 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8005332:	f107 030c 	add.w	r3, r7, #12
 8005336:	2230      	movs	r2, #48	@ 0x30
 8005338:	2100      	movs	r1, #0
 800533a:	4618      	mov	r0, r3
 800533c:	f00a fce3 	bl	800fd06 <memset>

  for(q = p; q != NULL; q = q->next)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	643b      	str	r3, [r7, #64]	@ 0x40
 8005344:	e045      	b.n	80053d2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8005346:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005348:	2b03      	cmp	r3, #3
 800534a:	d902      	bls.n	8005352 <low_level_output+0x46>
      return ERR_IF;
 800534c:	f06f 030b 	mvn.w	r3, #11
 8005350:	e06c      	b.n	800542c <low_level_output+0x120>

    Txbuffer[i].buffer = q->payload;
 8005352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005354:	6859      	ldr	r1, [r3, #4]
 8005356:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005358:	4613      	mov	r3, r2
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	3348      	adds	r3, #72	@ 0x48
 8005362:	443b      	add	r3, r7
 8005364:	3b3c      	subs	r3, #60	@ 0x3c
 8005366:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8005368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800536a:	895b      	ldrh	r3, [r3, #10]
 800536c:	4619      	mov	r1, r3
 800536e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005370:	4613      	mov	r3, r2
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	4413      	add	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	3348      	adds	r3, #72	@ 0x48
 800537a:	443b      	add	r3, r7
 800537c:	3b38      	subs	r3, #56	@ 0x38
 800537e:	6019      	str	r1, [r3, #0]

    if(i>0)
 8005380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005382:	2b00      	cmp	r3, #0
 8005384:	d011      	beq.n	80053aa <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8005386:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005388:	1e5a      	subs	r2, r3, #1
 800538a:	f107 000c 	add.w	r0, r7, #12
 800538e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005390:	460b      	mov	r3, r1
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	440b      	add	r3, r1
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	18c1      	adds	r1, r0, r3
 800539a:	4613      	mov	r3, r2
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	4413      	add	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	3348      	adds	r3, #72	@ 0x48
 80053a4:	443b      	add	r3, r7
 80053a6:	3b34      	subs	r3, #52	@ 0x34
 80053a8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80053aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80053b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053b4:	4613      	mov	r3, r2
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	4413      	add	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	3348      	adds	r3, #72	@ 0x48
 80053be:	443b      	add	r3, r7
 80053c0:	3b34      	subs	r3, #52	@ 0x34
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
    }

    i++;
 80053c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053c8:	3301      	adds	r3, #1
 80053ca:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80053cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80053d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1b6      	bne.n	8005346 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	891b      	ldrh	r3, [r3, #8]
 80053dc:	461a      	mov	r2, r3
 80053de:	4b15      	ldr	r3, [pc, #84]	@ (8005434 <low_level_output+0x128>)
 80053e0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80053e2:	4a14      	ldr	r2, [pc, #80]	@ (8005434 <low_level_output+0x128>)
 80053e4:	f107 030c 	add.w	r3, r7, #12
 80053e8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80053ea:	4a12      	ldr	r2, [pc, #72]	@ (8005434 <low_level_output+0x128>)
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 80053f0:	6838      	ldr	r0, [r7, #0]
 80053f2:	f006 fcdb 	bl	800bdac <pbuf_ref>

  if (HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK) {
 80053f6:	490f      	ldr	r1, [pc, #60]	@ (8005434 <low_level_output+0x128>)
 80053f8:	480f      	ldr	r0, [pc, #60]	@ (8005438 <low_level_output+0x12c>)
 80053fa:	f7fd f9bb 	bl	8002774 <HAL_ETH_Transmit_IT>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10e      	bne.n	8005422 <low_level_output+0x116>
    while(osSemaphoreWait(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 8005404:	bf00      	nop
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <low_level_output+0x130>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f04f 31ff 	mov.w	r1, #4294967295
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fc7e 	bl	8005d10 <osSemaphoreWait>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f5      	bne.n	8005406 <low_level_output+0xfa>

    {
    }

    HAL_ETH_ReleaseTxPacket(&heth);
 800541a:	4807      	ldr	r0, [pc, #28]	@ (8005438 <low_level_output+0x12c>)
 800541c:	f7fd fb4a 	bl	8002ab4 <HAL_ETH_ReleaseTxPacket>
 8005420:	e002      	b.n	8005428 <low_level_output+0x11c>
  } else {
    pbuf_free(p);
 8005422:	6838      	ldr	r0, [r7, #0]
 8005424:	f006 fc1c 	bl	800bc60 <pbuf_free>
  }

  return errval;
 8005428:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800542c:	4618      	mov	r0, r3
 800542e:	3748      	adds	r7, #72	@ 0x48
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20005e64 	.word	0x20005e64
 8005438:	20005db4 	.word	0x20005db4
 800543c:	20005db0 	.word	0x20005db0

08005440 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800544c:	4b07      	ldr	r3, [pc, #28]	@ (800546c <low_level_input+0x2c>)
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d105      	bne.n	8005460 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8005454:	f107 030c 	add.w	r3, r7, #12
 8005458:	4619      	mov	r1, r3
 800545a:	4805      	ldr	r0, [pc, #20]	@ (8005470 <low_level_input+0x30>)
 800545c:	f7fd f9e6 	bl	800282c <HAL_ETH_ReadData>
  }

  return p;
 8005460:	68fb      	ldr	r3, [r7, #12]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	20005da8 	.word	0x20005da8
 8005470:	20005db4 	.word	0x20005db4

08005474 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005484:	4b0f      	ldr	r3, [pc, #60]	@ (80054c4 <ethernetif_input+0x50>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f04f 31ff 	mov.w	r1, #4294967295
 800548c:	4618      	mov	r0, r3
 800548e:	f000 fc3f 	bl	8005d10 <osSemaphoreWait>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1f5      	bne.n	8005484 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8005498:	68b8      	ldr	r0, [r7, #8]
 800549a:	f7ff ffd1 	bl	8005440 <low_level_input>
 800549e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	68b9      	ldr	r1, [r7, #8]
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	4798      	blx	r3
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f006 fbd2 	bl	800bc60 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1ea      	bne.n	8005498 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80054c2:	e7df      	b.n	8005484 <ethernetif_input+0x10>
 80054c4:	20005dac 	.word	0x20005dac

080054c8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d106      	bne.n	80054e4 <ethernetif_init+0x1c>
 80054d6:	4b0e      	ldr	r3, [pc, #56]	@ (8005510 <ethernetif_init+0x48>)
 80054d8:	f240 2207 	movw	r2, #519	@ 0x207
 80054dc:	490d      	ldr	r1, [pc, #52]	@ (8005514 <ethernetif_init+0x4c>)
 80054de:	480e      	ldr	r0, [pc, #56]	@ (8005518 <ethernetif_init+0x50>)
 80054e0:	f00a fbac 	bl	800fc3c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2273      	movs	r2, #115	@ 0x73
 80054e8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2274      	movs	r2, #116	@ 0x74
 80054f0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a09      	ldr	r2, [pc, #36]	@ (800551c <ethernetif_init+0x54>)
 80054f8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a08      	ldr	r2, [pc, #32]	@ (8005520 <ethernetif_init+0x58>)
 80054fe:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff fd97 	bl	8005034 <low_level_init>

  return ERR_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	08010b3c 	.word	0x08010b3c
 8005514:	08010b58 	.word	0x08010b58
 8005518:	08010b68 	.word	0x08010b68
 800551c:	0800d6d5 	.word	0x0800d6d5
 8005520:	0800530d 	.word	0x0800530d

08005524 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8005530:	68f9      	ldr	r1, [r7, #12]
 8005532:	4809      	ldr	r0, [pc, #36]	@ (8005558 <pbuf_free_custom+0x34>)
 8005534:	f005 fd2c 	bl	800af90 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8005538:	4b08      	ldr	r3, [pc, #32]	@ (800555c <pbuf_free_custom+0x38>)
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d107      	bne.n	8005550 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8005540:	4b06      	ldr	r3, [pc, #24]	@ (800555c <pbuf_free_custom+0x38>)
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8005546:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <pbuf_free_custom+0x3c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f000 fc2e 	bl	8005dac <osSemaphoreRelease>
  }
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	08012b88 	.word	0x08012b88
 800555c:	20005da8 	.word	0x20005da8
 8005560:	20005dac 	.word	0x20005dac

08005564 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005568:	f7fb ffb4 	bl	80014d4 <HAL_GetTick>
 800556c:	4603      	mov	r3, r0
}
 800556e:	4618      	mov	r0, r3
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b08e      	sub	sp, #56	@ 0x38
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800557c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]
 8005584:	605a      	str	r2, [r3, #4]
 8005586:	609a      	str	r2, [r3, #8]
 8005588:	60da      	str	r2, [r3, #12]
 800558a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a52      	ldr	r2, [pc, #328]	@ (80056dc <HAL_ETH_MspInit+0x168>)
 8005592:	4293      	cmp	r3, r2
 8005594:	f040 809e 	bne.w	80056d4 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005598:	4b51      	ldr	r3, [pc, #324]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 800559a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800559c:	4a50      	ldr	r2, [pc, #320]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 800559e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80055a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80055a4:	4b4e      	ldr	r3, [pc, #312]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055ac:	623b      	str	r3, [r7, #32]
 80055ae:	6a3b      	ldr	r3, [r7, #32]
 80055b0:	4b4b      	ldr	r3, [pc, #300]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b4:	4a4a      	ldr	r2, [pc, #296]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80055bc:	4b48      	ldr	r3, [pc, #288]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055c4:	61fb      	str	r3, [r7, #28]
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	4b45      	ldr	r3, [pc, #276]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055cc:	4a44      	ldr	r2, [pc, #272]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80055d4:	4b42      	ldr	r3, [pc, #264]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055dc:	61bb      	str	r3, [r7, #24]
 80055de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055e0:	4b3f      	ldr	r3, [pc, #252]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055e4:	4a3e      	ldr	r2, [pc, #248]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055e6:	f043 0304 	orr.w	r3, r3, #4
 80055ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80055ec:	4b3c      	ldr	r3, [pc, #240]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	617b      	str	r3, [r7, #20]
 80055f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055f8:	4b39      	ldr	r3, [pc, #228]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fc:	4a38      	ldr	r2, [pc, #224]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 80055fe:	f043 0301 	orr.w	r3, r3, #1
 8005602:	6313      	str	r3, [r2, #48]	@ 0x30
 8005604:	4b36      	ldr	r3, [pc, #216]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 8005606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005608:	f003 0301 	and.w	r3, r3, #1
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005610:	4b33      	ldr	r3, [pc, #204]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 8005612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005614:	4a32      	ldr	r2, [pc, #200]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 8005616:	f043 0302 	orr.w	r3, r3, #2
 800561a:	6313      	str	r3, [r2, #48]	@ 0x30
 800561c:	4b30      	ldr	r3, [pc, #192]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 800561e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	60fb      	str	r3, [r7, #12]
 8005626:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005628:	4b2d      	ldr	r3, [pc, #180]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 800562a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562c:	4a2c      	ldr	r2, [pc, #176]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 800562e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005632:	6313      	str	r3, [r2, #48]	@ 0x30
 8005634:	4b2a      	ldr	r3, [pc, #168]	@ (80056e0 <HAL_ETH_MspInit+0x16c>)
 8005636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800563c:	60bb      	str	r3, [r7, #8]
 800563e:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8005640:	2332      	movs	r3, #50	@ 0x32
 8005642:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005644:	2302      	movs	r3, #2
 8005646:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005648:	2300      	movs	r3, #0
 800564a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800564c:	2303      	movs	r3, #3
 800564e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005650:	230b      	movs	r3, #11
 8005652:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005658:	4619      	mov	r1, r3
 800565a:	4822      	ldr	r0, [pc, #136]	@ (80056e4 <HAL_ETH_MspInit+0x170>)
 800565c:	f7fe f968 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005660:	2386      	movs	r3, #134	@ 0x86
 8005662:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005664:	2302      	movs	r3, #2
 8005666:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005668:	2300      	movs	r3, #0
 800566a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800566c:	2303      	movs	r3, #3
 800566e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005670:	230b      	movs	r3, #11
 8005672:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005678:	4619      	mov	r1, r3
 800567a:	481b      	ldr	r0, [pc, #108]	@ (80056e8 <HAL_ETH_MspInit+0x174>)
 800567c:	f7fe f958 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|RMII_TXD0_Pin|RMII_TXD1_Pin;
 8005680:	f243 0301 	movw	r3, #12289	@ 0x3001
 8005684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005686:	2302      	movs	r3, #2
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800568a:	2300      	movs	r3, #0
 800568c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800568e:	2303      	movs	r3, #3
 8005690:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005692:	230b      	movs	r3, #11
 8005694:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005696:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800569a:	4619      	mov	r1, r3
 800569c:	4813      	ldr	r0, [pc, #76]	@ (80056ec <HAL_ETH_MspInit+0x178>)
 800569e:	f7fe f947 	bl	8003930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin;
 80056a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80056a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056a8:	2302      	movs	r3, #2
 80056aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ac:	2300      	movs	r3, #0
 80056ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056b0:	2303      	movs	r3, #3
 80056b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80056b4:	230b      	movs	r3, #11
 80056b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TX_EN_GPIO_Port, &GPIO_InitStruct);
 80056b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056bc:	4619      	mov	r1, r3
 80056be:	480c      	ldr	r0, [pc, #48]	@ (80056f0 <HAL_ETH_MspInit+0x17c>)
 80056c0:	f7fe f936 	bl	8003930 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80056c4:	2200      	movs	r2, #0
 80056c6:	2105      	movs	r1, #5
 80056c8:	203d      	movs	r0, #61	@ 0x3d
 80056ca:	f7fc fe9f 	bl	800240c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80056ce:	203d      	movs	r0, #61	@ 0x3d
 80056d0:	f7fc feb8 	bl	8002444 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80056d4:	bf00      	nop
 80056d6:	3738      	adds	r7, #56	@ 0x38
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40028000 	.word	0x40028000
 80056e0:	40023800 	.word	0x40023800
 80056e4:	40020800 	.word	0x40020800
 80056e8:	40020000 	.word	0x40020000
 80056ec:	40020400 	.word	0x40020400
 80056f0:	40021800 	.word	0x40021800

080056f4 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 80056f8:	4802      	ldr	r0, [pc, #8]	@ (8005704 <ETH_PHY_IO_Init+0x10>)
 80056fa:	f7fd fcab 	bl	8003054 <HAL_ETH_SetMDIOClockRange>

  return 0;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	bd80      	pop	{r7, pc}
 8005704:	20005db4 	.word	0x20005db4

08005708 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  return 0;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	68f9      	ldr	r1, [r7, #12]
 800572a:	4807      	ldr	r0, [pc, #28]	@ (8005748 <ETH_PHY_IO_ReadReg+0x30>)
 800572c:	f7fd faec 	bl	8002d08 <HAL_ETH_ReadPHYRegister>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d002      	beq.n	800573c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8005736:	f04f 33ff 	mov.w	r3, #4294967295
 800573a:	e000      	b.n	800573e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	20005db4 	.word	0x20005db4

0800574c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	68f9      	ldr	r1, [r7, #12]
 800575e:	4807      	ldr	r0, [pc, #28]	@ (800577c <ETH_PHY_IO_WriteReg+0x30>)
 8005760:	f7fd fb1d 	bl	8002d9e <HAL_ETH_WritePHYRegister>
 8005764:	4603      	mov	r3, r0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800576a:	f04f 33ff 	mov.w	r3, #4294967295
 800576e:	e000      	b.n	8005772 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20005db4 	.word	0x20005db4

08005780 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	af00      	add	r7, sp, #0
	HAL_Delay(600);
 8005784:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8005788:	f7fb feb0 	bl	80014ec <HAL_Delay>
  return HAL_GetTick();
 800578c:	f7fb fea2 	bl	80014d4 <HAL_GetTick>
 8005790:	4603      	mov	r3, r0
}
 8005792:	4618      	mov	r0, r3
 8005794:	bd80      	pop	{r7, pc}
	...

08005798 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b0a0      	sub	sp, #128	@ 0x80
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80057a0:	f107 0308 	add.w	r3, r7, #8
 80057a4:	2264      	movs	r2, #100	@ 0x64
 80057a6:	2100      	movs	r1, #0
 80057a8:	4618      	mov	r0, r3
 80057aa:	f00a faac 	bl	800fd06 <memset>
  int32_t PHYLinkState = 0;
 80057ae:	2300      	movs	r3, #0
 80057b0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80057b6:	2300      	movs	r3, #0
 80057b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057ba:	2300      	movs	r3, #0
 80057bc:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80057c2:	483a      	ldr	r0, [pc, #232]	@ (80058ac <ethernet_link_thread+0x114>)
 80057c4:	f7fb fdde 	bl	8001384 <LAN8742_GetLinkState>
 80057c8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 80057ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80057d0:	089b      	lsrs	r3, r3, #2
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00c      	beq.n	80057f6 <ethernet_link_thread+0x5e>
 80057dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057de:	2b01      	cmp	r3, #1
 80057e0:	dc09      	bgt.n	80057f6 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 80057e2:	4833      	ldr	r0, [pc, #204]	@ (80058b0 <ethernet_link_thread+0x118>)
 80057e4:	f7fc ff46 	bl	8002674 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 80057e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80057ea:	f005 fe51 	bl	800b490 <netif_set_down>
    netif_set_link_down(netif);
 80057ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80057f0:	f005 feb4 	bl	800b55c <netif_set_link_down>
 80057f4:	e055      	b.n	80058a2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 80057f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d14e      	bne.n	80058a2 <ethernet_link_thread+0x10a>
 8005804:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005806:	2b01      	cmp	r3, #1
 8005808:	dd4b      	ble.n	80058a2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800580a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800580c:	3b02      	subs	r3, #2
 800580e:	2b03      	cmp	r3, #3
 8005810:	d82a      	bhi.n	8005868 <ethernet_link_thread+0xd0>
 8005812:	a201      	add	r2, pc, #4	@ (adr r2, 8005818 <ethernet_link_thread+0x80>)
 8005814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005818:	08005829 	.word	0x08005829
 800581c:	0800583b 	.word	0x0800583b
 8005820:	0800584b 	.word	0x0800584b
 8005824:	0800585b 	.word	0x0800585b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8005828:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800582c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800582e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005832:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005834:	2301      	movs	r3, #1
 8005836:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005838:	e017      	b.n	800586a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800583a:	2300      	movs	r3, #0
 800583c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800583e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005842:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005844:	2301      	movs	r3, #1
 8005846:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005848:	e00f      	b.n	800586a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800584a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800584e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8005850:	2300      	movs	r3, #0
 8005852:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005854:	2301      	movs	r3, #1
 8005856:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005858:	e007      	b.n	800586a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800585a:	2300      	movs	r3, #0
 800585c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800585e:	2300      	movs	r3, #0
 8005860:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8005862:	2301      	movs	r3, #1
 8005864:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8005866:	e000      	b.n	800586a <ethernet_link_thread+0xd2>
    default:
      break;
 8005868:	bf00      	nop
    }

    if(linkchanged)
 800586a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d018      	beq.n	80058a2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8005870:	f107 0308 	add.w	r3, r7, #8
 8005874:	4619      	mov	r1, r3
 8005876:	480e      	ldr	r0, [pc, #56]	@ (80058b0 <ethernet_link_thread+0x118>)
 8005878:	f7fd fada 	bl	8002e30 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800587c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800587e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8005880:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005882:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8005884:	f107 0308 	add.w	r3, r7, #8
 8005888:	4619      	mov	r1, r3
 800588a:	4809      	ldr	r0, [pc, #36]	@ (80058b0 <ethernet_link_thread+0x118>)
 800588c:	f7fd fbc7 	bl	800301e <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8005890:	4807      	ldr	r0, [pc, #28]	@ (80058b0 <ethernet_link_thread+0x118>)
 8005892:	f7fc fe7f 	bl	8002594 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8005896:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005898:	f005 fd8e 	bl	800b3b8 <netif_set_up>
      netif_set_link_up(netif);
 800589c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800589e:	f005 fe29 	bl	800b4f4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80058a2:	2064      	movs	r0, #100	@ 0x64
 80058a4:	f000 f951 	bl	8005b4a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80058a8:	e78b      	b.n	80057c2 <ethernet_link_thread+0x2a>
 80058aa:	bf00      	nop
 80058ac:	20005e9c 	.word	0x20005e9c
 80058b0:	20005db4 	.word	0x20005db4

080058b4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80058bc:	4812      	ldr	r0, [pc, #72]	@ (8005908 <HAL_ETH_RxAllocateCallback+0x54>)
 80058be:	f005 faf3 	bl	800aea8 <memp_malloc_pool>
 80058c2:	60f8      	str	r0, [r7, #12]
  if (p)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d014      	beq.n	80058f4 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f103 0220 	add.w	r2, r3, #32
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4a0d      	ldr	r2, [pc, #52]	@ (800590c <HAL_ETH_RxAllocateCallback+0x58>)
 80058d8:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80058e2:	9201      	str	r2, [sp, #4]
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2241      	movs	r2, #65	@ 0x41
 80058ea:	2100      	movs	r1, #0
 80058ec:	2000      	movs	r0, #0
 80058ee:	f005 fffd 	bl	800b8ec <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 80058f2:	e005      	b.n	8005900 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 80058f4:	4b06      	ldr	r3, [pc, #24]	@ (8005910 <HAL_ETH_RxAllocateCallback+0x5c>)
 80058f6:	2201      	movs	r2, #1
 80058f8:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]
}
 8005900:	bf00      	nop
 8005902:	3710      	adds	r7, #16
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	08012b88 	.word	0x08012b88
 800590c:	08005525 	.word	0x08005525
 8005910:	20005da8 	.word	0x20005da8

08005914 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	3b20      	subs	r3, #32
 8005932:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	2200      	movs	r2, #0
 8005938:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	2200      	movs	r2, #0
 800593e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	887a      	ldrh	r2, [r7, #2]
 8005944:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d103      	bne.n	8005956 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	69fa      	ldr	r2, [r7, #28]
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	e003      	b.n	800595e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	69fa      	ldr	r2, [r7, #28]
 800595c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	69fa      	ldr	r2, [r7, #28]
 8005962:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	61fb      	str	r3, [r7, #28]
 800596a:	e009      	b.n	8005980 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	891a      	ldrh	r2, [r3, #8]
 8005970:	887b      	ldrh	r3, [r7, #2]
 8005972:	4413      	add	r3, r2
 8005974:	b29a      	uxth	r2, r3
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	61fb      	str	r3, [r7, #28]
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1f2      	bne.n	800596c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8005986:	887b      	ldrh	r3, [r7, #2]
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7ff faee 	bl	8004f6c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8005990:	bf00      	nop
 8005992:	3720      	adds	r7, #32
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}

08005998 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f006 f95d 	bl	800bc60 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 80059a6:	bf00      	nop
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
	...

080059b0 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 80059b8:	4b15      	ldr	r3, [pc, #84]	@ (8005a10 <RMII_Thread+0x60>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 80059c4:	2000      	movs	r0, #0
 80059c6:	f000 f8b4 	bl	8005b32 <osThreadTerminate>
 80059ca:	e7f5      	b.n	80059b8 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 80059cc:	4b10      	ldr	r3, [pc, #64]	@ (8005a10 <RMII_Thread+0x60>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 80059d4:	2b0a      	cmp	r3, #10
 80059d6:	d916      	bls.n	8005a06 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 80059d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a14 <RMII_Thread+0x64>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005a14 <RMII_Thread+0x64>)
 80059de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80059e2:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 80059e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a14 <RMII_Thread+0x64>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005a14 <RMII_Thread+0x64>)
 80059ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059ee:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 80059f0:	4b07      	ldr	r3, [pc, #28]	@ (8005a10 <RMII_Thread+0x60>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80059f8:	4b05      	ldr	r3, [pc, #20]	@ (8005a10 <RMII_Thread+0x60>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 0201 	orr.w	r2, r2, #1
 8005a00:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005a04:	e7d8      	b.n	80059b8 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8005a06:	20c8      	movs	r0, #200	@ 0xc8
 8005a08:	f000 f89f 	bl	8005b4a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8005a0c:	e7d4      	b.n	80059b8 <RMII_Thread+0x8>
 8005a0e:	bf00      	nop
 8005a10:	20005db4 	.word	0x20005db4
 8005a14:	40013800 	.word	0x40013800

08005a18 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005a22:	2300      	movs	r3, #0
 8005a24:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005a26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a2a:	2b84      	cmp	r3, #132	@ 0x84
 8005a2c:	d005      	beq.n	8005a3a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005a2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	4413      	add	r3, r2
 8005a36:	3303      	adds	r3, #3
 8005a38:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a4e:	f3ef 8305 	mrs	r3, IPSR
 8005a52:	607b      	str	r3, [r7, #4]
  return(result);
 8005a54:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	bf14      	ite	ne
 8005a5a:	2301      	movne	r3, #1
 8005a5c:	2300      	moveq	r3, #0
 8005a5e:	b2db      	uxtb	r3, r3
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005a70:	f001 fe34 	bl	80076dc <vTaskStartScheduler>
  
  return osOK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005a7e:	f7ff ffe3 	bl	8005a48 <inHandlerMode>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005a88:	f001 ff4c 	bl	8007924 <xTaskGetTickCountFromISR>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	e002      	b.n	8005a96 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005a90:	f001 ff38 	bl	8007904 <xTaskGetTickCount>
 8005a94:	4603      	mov	r3, r0
  }
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005a9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a9c:	b089      	sub	sp, #36	@ 0x24
 8005a9e:	af04      	add	r7, sp, #16
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d020      	beq.n	8005aee <osThreadCreate+0x54>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d01c      	beq.n	8005aee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685c      	ldr	r4, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691e      	ldr	r6, [r3, #16]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f7ff ffa6 	bl	8005a18 <makeFreeRtosPriority>
 8005acc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	695b      	ldr	r3, [r3, #20]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ad6:	9202      	str	r2, [sp, #8]
 8005ad8:	9301      	str	r3, [sp, #4]
 8005ada:	9100      	str	r1, [sp, #0]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	4632      	mov	r2, r6
 8005ae0:	4629      	mov	r1, r5
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	f001 fb90 	bl	8007208 <xTaskCreateStatic>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	e01c      	b.n	8005b28 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685c      	ldr	r4, [r3, #4]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005afa:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff ff88 	bl	8005a18 <makeFreeRtosPriority>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	f107 030c 	add.w	r3, r7, #12
 8005b0e:	9301      	str	r3, [sp, #4]
 8005b10:	9200      	str	r2, [sp, #0]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	4632      	mov	r2, r6
 8005b16:	4629      	mov	r1, r5
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f001 fbdb 	bl	80072d4 <xTaskCreate>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d001      	beq.n	8005b28 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005b24:	2300      	movs	r3, #0
 8005b26:	e000      	b.n	8005b2a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005b28:	68fb      	ldr	r3, [r7, #12]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b32 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b082      	sub	sp, #8
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f001 fd04 	bl	8007548 <vTaskDelete>
  return osOK;
 8005b40:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3708      	adds	r7, #8
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b084      	sub	sp, #16
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <osDelay+0x16>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	e000      	b.n	8005b62 <osDelay+0x18>
 8005b60:	2301      	movs	r3, #1
 8005b62:	4618      	mov	r0, r3
 8005b64:	f001 fd82 	bl	800766c <vTaskDelay>
  
  return osOK;
 8005b68:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b082      	sub	sp, #8
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d007      	beq.n	8005b92 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	4619      	mov	r1, r3
 8005b88:	2001      	movs	r0, #1
 8005b8a:	f000 fc9a 	bl	80064c2 <xQueueCreateMutexStatic>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	e003      	b.n	8005b9a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005b92:	2001      	movs	r0, #1
 8005b94:	f000 fc7d 	bl	8006492 <xQueueCreateMutex>
 8005b98:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <osMutexWait+0x18>
    return osErrorParameter;
 8005bb8:	2380      	movs	r3, #128	@ 0x80
 8005bba:	e03a      	b.n	8005c32 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc6:	d103      	bne.n	8005bd0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bcc:	60fb      	str	r3, [r7, #12]
 8005bce:	e009      	b.n	8005be4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d006      	beq.n	8005be4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <osMutexWait+0x40>
      ticks = 1;
 8005be0:	2301      	movs	r3, #1
 8005be2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005be4:	f7ff ff30 	bl	8005a48 <inHandlerMode>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d017      	beq.n	8005c1e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005bee:	f107 0308 	add.w	r3, r7, #8
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f001 f8c4 	bl	8006d84 <xQueueReceiveFromISR>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d001      	beq.n	8005c06 <osMutexWait+0x62>
      return osErrorOS;
 8005c02:	23ff      	movs	r3, #255	@ 0xff
 8005c04:	e015      	b.n	8005c32 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d011      	beq.n	8005c30 <osMutexWait+0x8c>
 8005c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c3c <osMutexWait+0x98>)
 8005c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	f3bf 8f4f 	dsb	sy
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	e008      	b.n	8005c30 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005c1e:	68f9      	ldr	r1, [r7, #12]
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 ff97 	bl	8006b54 <xQueueSemaphoreTake>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d001      	beq.n	8005c30 <osMutexWait+0x8c>
    return osErrorOS;
 8005c2c:	23ff      	movs	r3, #255	@ 0xff
 8005c2e:	e000      	b.n	8005c32 <osMutexWait+0x8e>
  }
  
  return osOK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	e000ed04 	.word	0xe000ed04

08005c40 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005c50:	f7ff fefa 	bl	8005a48 <inHandlerMode>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d016      	beq.n	8005c88 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005c5a:	f107 0308 	add.w	r3, r7, #8
 8005c5e:	4619      	mov	r1, r3
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 fdf6 	bl	8006852 <xQueueGiveFromISR>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d001      	beq.n	8005c70 <osMutexRelease+0x30>
      return osErrorOS;
 8005c6c:	23ff      	movs	r3, #255	@ 0xff
 8005c6e:	e017      	b.n	8005ca0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d013      	beq.n	8005c9e <osMutexRelease+0x5e>
 8005c76:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca8 <osMutexRelease+0x68>)
 8005c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c7c:	601a      	str	r2, [r3, #0]
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	e00a      	b.n	8005c9e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005c88:	2300      	movs	r3, #0
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	2100      	movs	r1, #0
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fc32 	bl	80064f8 <xQueueGenericSend>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d001      	beq.n	8005c9e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005c9a:	23ff      	movs	r3, #255	@ 0xff
 8005c9c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	e000ed04 	.word	0xe000ed04

08005cac <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af02      	add	r7, sp, #8
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00f      	beq.n	8005cde <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d10a      	bne.n	8005cda <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2203      	movs	r2, #3
 8005cca:	9200      	str	r2, [sp, #0]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2100      	movs	r1, #0
 8005cd0:	2001      	movs	r0, #1
 8005cd2:	f000 fadb 	bl	800628c <xQueueGenericCreateStatic>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	e016      	b.n	8005d08 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e014      	b.n	8005d08 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d110      	bne.n	8005d06 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	2001      	movs	r0, #1
 8005cea:	f000 fb56 	bl	800639a <xQueueGenericCreate>
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <osSemaphoreCreate+0x56>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f000 fbfb 	bl	80064f8 <xQueueGenericSend>
      return sema;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	e000      	b.n	8005d08 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8005d06:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d101      	bne.n	8005d28 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8005d24:	2380      	movs	r3, #128	@ 0x80
 8005d26:	e03a      	b.n	8005d9e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d32:	d103      	bne.n	8005d3c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005d34:	f04f 33ff 	mov.w	r3, #4294967295
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	e009      	b.n	8005d50 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d006      	beq.n	8005d50 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <osSemaphoreWait+0x40>
      ticks = 1;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005d50:	f7ff fe7a 	bl	8005a48 <inHandlerMode>
 8005d54:	4603      	mov	r3, r0
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d017      	beq.n	8005d8a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005d5a:	f107 0308 	add.w	r3, r7, #8
 8005d5e:	461a      	mov	r2, r3
 8005d60:	2100      	movs	r1, #0
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f001 f80e 	bl	8006d84 <xQueueReceiveFromISR>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d001      	beq.n	8005d72 <osSemaphoreWait+0x62>
      return osErrorOS;
 8005d6e:	23ff      	movs	r3, #255	@ 0xff
 8005d70:	e015      	b.n	8005d9e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d011      	beq.n	8005d9c <osSemaphoreWait+0x8c>
 8005d78:	4b0b      	ldr	r3, [pc, #44]	@ (8005da8 <osSemaphoreWait+0x98>)
 8005d7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	f3bf 8f6f 	isb	sy
 8005d88:	e008      	b.n	8005d9c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005d8a:	68f9      	ldr	r1, [r7, #12]
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fee1 	bl	8006b54 <xQueueSemaphoreTake>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d001      	beq.n	8005d9c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005d98:	23ff      	movs	r3, #255	@ 0xff
 8005d9a:	e000      	b.n	8005d9e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005db8:	2300      	movs	r3, #0
 8005dba:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005dbc:	f7ff fe44 	bl	8005a48 <inHandlerMode>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d016      	beq.n	8005df4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005dc6:	f107 0308 	add.w	r3, r7, #8
 8005dca:	4619      	mov	r1, r3
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 fd40 	bl	8006852 <xQueueGiveFromISR>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d001      	beq.n	8005ddc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8005dd8:	23ff      	movs	r3, #255	@ 0xff
 8005dda:	e017      	b.n	8005e0c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d013      	beq.n	8005e0a <osSemaphoreRelease+0x5e>
 8005de2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e14 <osSemaphoreRelease+0x68>)
 8005de4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	e00a      	b.n	8005e0a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8005df4:	2300      	movs	r3, #0
 8005df6:	2200      	movs	r2, #0
 8005df8:	2100      	movs	r1, #0
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 fb7c 	bl	80064f8 <xQueueGenericSend>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d001      	beq.n	8005e0a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8005e06:	23ff      	movs	r3, #255	@ 0xff
 8005e08:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3710      	adds	r7, #16
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	e000ed04 	.word	0xe000ed04

08005e18 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8005e20:	f7ff fe12 	bl	8005a48 <inHandlerMode>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <osSemaphoreDelete+0x16>
    return osErrorISR;
 8005e2a:	2382      	movs	r3, #130	@ 0x82
 8005e2c:	e003      	b.n	8005e36 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 f872 	bl	8006f18 <vQueueDelete>

  return osOK; 
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005e3e:	b590      	push	{r4, r7, lr}
 8005e40:	b085      	sub	sp, #20
 8005e42:	af02      	add	r7, sp, #8
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d011      	beq.n	8005e74 <osMessageCreate+0x36>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00d      	beq.n	8005e74 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6818      	ldr	r0, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6859      	ldr	r1, [r3, #4]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	2400      	movs	r4, #0
 8005e6a:	9400      	str	r4, [sp, #0]
 8005e6c:	f000 fa0e 	bl	800628c <xQueueGenericCreateStatic>
 8005e70:	4603      	mov	r3, r0
 8005e72:	e008      	b.n	8005e86 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6818      	ldr	r0, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	4619      	mov	r1, r3
 8005e80:	f000 fa8b 	bl	800639a <xQueueGenericCreate>
 8005e84:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd90      	pop	{r4, r7, pc}
	...

08005e90 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <osMessagePut+0x1e>
    ticks = 1;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005eae:	f7ff fdcb 	bl	8005a48 <inHandlerMode>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d018      	beq.n	8005eea <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8005eb8:	f107 0210 	add.w	r2, r7, #16
 8005ebc:	f107 0108 	add.w	r1, r7, #8
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 fc22 	bl	800670c <xQueueGenericSendFromISR>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d001      	beq.n	8005ed2 <osMessagePut+0x42>
      return osErrorOS;
 8005ece:	23ff      	movs	r3, #255	@ 0xff
 8005ed0:	e018      	b.n	8005f04 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d014      	beq.n	8005f02 <osMessagePut+0x72>
 8005ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8005f0c <osMessagePut+0x7c>)
 8005eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	e00b      	b.n	8005f02 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8005eea:	f107 0108 	add.w	r1, r7, #8
 8005eee:	2300      	movs	r3, #0
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 fb00 	bl	80064f8 <xQueueGenericSend>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d001      	beq.n	8005f02 <osMessagePut+0x72>
      return osErrorOS;
 8005efe:	23ff      	movs	r3, #255	@ 0xff
 8005f00:	e000      	b.n	8005f04 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	e000ed04 	.word	0xe000ed04

08005f10 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8005f10:	b590      	push	{r4, r7, lr}
 8005f12:	b08b      	sub	sp, #44	@ 0x2c
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10a      	bne.n	8005f40 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005f2a:	2380      	movs	r3, #128	@ 0x80
 8005f2c:	617b      	str	r3, [r7, #20]
    return event;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	461c      	mov	r4, r3
 8005f32:	f107 0314 	add.w	r3, r7, #20
 8005f36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f3e:	e054      	b.n	8005fea <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005f40:	2300      	movs	r3, #0
 8005f42:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005f44:	2300      	movs	r3, #0
 8005f46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d103      	bne.n	8005f58 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005f50:	f04f 33ff 	mov.w	r3, #4294967295
 8005f54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f56:	e009      	b.n	8005f6c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d006      	beq.n	8005f6c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8005f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <osMessageGet+0x5c>
      ticks = 1;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005f6c:	f7ff fd6c 	bl	8005a48 <inHandlerMode>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d01c      	beq.n	8005fb0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8005f76:	f107 0220 	add.w	r2, r7, #32
 8005f7a:	f107 0314 	add.w	r3, r7, #20
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4619      	mov	r1, r3
 8005f82:	68b8      	ldr	r0, [r7, #8]
 8005f84:	f000 fefe 	bl	8006d84 <xQueueReceiveFromISR>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d102      	bne.n	8005f94 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005f8e:	2310      	movs	r3, #16
 8005f90:	617b      	str	r3, [r7, #20]
 8005f92:	e001      	b.n	8005f98 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d01d      	beq.n	8005fda <osMessageGet+0xca>
 8005f9e:	4b15      	ldr	r3, [pc, #84]	@ (8005ff4 <osMessageGet+0xe4>)
 8005fa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	e014      	b.n	8005fda <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005fb0:	f107 0314 	add.w	r3, r7, #20
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fb8:	4619      	mov	r1, r3
 8005fba:	68b8      	ldr	r0, [r7, #8]
 8005fbc:	f000 fce2 	bl	8006984 <xQueueReceive>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d102      	bne.n	8005fcc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8005fc6:	2310      	movs	r3, #16
 8005fc8:	617b      	str	r3, [r7, #20]
 8005fca:	e006      	b.n	8005fda <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <osMessageGet+0xc6>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e000      	b.n	8005fd8 <osMessageGet+0xc8>
 8005fd6:	2340      	movs	r3, #64	@ 0x40
 8005fd8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	461c      	mov	r4, r3
 8005fde:	f107 0314 	add.w	r3, r7, #20
 8005fe2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005fe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	372c      	adds	r7, #44	@ 0x2c
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd90      	pop	{r4, r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	e000ed04 	.word	0xe000ed04

08005ff8 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8006000:	f7ff fd22 	bl	8005a48 <inHandlerMode>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d004      	beq.n	8006014 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 ff63 	bl	8006ed6 <uxQueueMessagesWaitingFromISR>
 8006010:	4603      	mov	r3, r0
 8006012:	e003      	b.n	800601c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 ff3d 	bl	8006e94 <uxQueueMessagesWaiting>
 800601a:	4603      	mov	r3, r0
  }
}
 800601c:	4618      	mov	r0, r3
 800601e:	3708      	adds	r7, #8
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800602c:	f7ff fd0c 	bl	8005a48 <inHandlerMode>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <osMessageDelete+0x16>
    return osErrorISR;
 8006036:	2382      	movs	r3, #130	@ 0x82
 8006038:	e003      	b.n	8006042 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 ff6c 	bl	8006f18 <vQueueDelete>

  return osOK; 
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3708      	adds	r7, #8
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f103 0208 	add.w	r2, r3, #8
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f04f 32ff 	mov.w	r2, #4294967295
 8006062:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f103 0208 	add.w	r2, r3, #8
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f103 0208 	add.w	r2, r3, #8
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800607e:	bf00      	nop
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800608a:	b480      	push	{r7}
 800608c:	b083      	sub	sp, #12
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689a      	ldr	r2, [r3, #8]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	601a      	str	r2, [r3, #0]
}
 80060e0:	bf00      	nop
 80060e2:	3714      	adds	r7, #20
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006102:	d103      	bne.n	800610c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	e00c      	b.n	8006126 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3308      	adds	r3, #8
 8006110:	60fb      	str	r3, [r7, #12]
 8006112:	e002      	b.n	800611a <vListInsert+0x2e>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	429a      	cmp	r2, r3
 8006124:	d2f6      	bcs.n	8006114 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	683a      	ldr	r2, [r7, #0]
 8006140:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	1c5a      	adds	r2, r3, #1
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	601a      	str	r2, [r3, #0]
}
 8006152:	bf00      	nop
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800615e:	b480      	push	{r7}
 8006160:	b085      	sub	sp, #20
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6892      	ldr	r2, [r2, #8]
 8006174:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6852      	ldr	r2, [r2, #4]
 800617e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	429a      	cmp	r2, r3
 8006188:	d103      	bne.n	8006192 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689a      	ldr	r2, [r3, #8]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	1e5a      	subs	r2, r3, #1
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
	...

080061b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10d      	bne.n	80061e4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061cc:	b672      	cpsid	i
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	b662      	cpsie	i
 80061dc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061de:	bf00      	nop
 80061e0:	bf00      	nop
 80061e2:	e7fd      	b.n	80061e0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80061e4:	f002 fa0a 	bl	80085fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f0:	68f9      	ldr	r1, [r7, #12]
 80061f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80061f4:	fb01 f303 	mul.w	r3, r1, r3
 80061f8:	441a      	add	r2, r3
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006214:	3b01      	subs	r3, #1
 8006216:	68f9      	ldr	r1, [r7, #12]
 8006218:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800621a:	fb01 f303 	mul.w	r3, r1, r3
 800621e:	441a      	add	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	22ff      	movs	r2, #255	@ 0xff
 8006228:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	22ff      	movs	r2, #255	@ 0xff
 8006230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d114      	bne.n	8006264 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d01a      	beq.n	8006278 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	3310      	adds	r3, #16
 8006246:	4618      	mov	r0, r3
 8006248:	f001 fcc0 	bl	8007bcc <xTaskRemoveFromEventList>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d012      	beq.n	8006278 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006252:	4b0d      	ldr	r3, [pc, #52]	@ (8006288 <xQueueGenericReset+0xd4>)
 8006254:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	f3bf 8f4f 	dsb	sy
 800625e:	f3bf 8f6f 	isb	sy
 8006262:	e009      	b.n	8006278 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	3310      	adds	r3, #16
 8006268:	4618      	mov	r0, r3
 800626a:	f7ff feee 	bl	800604a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3324      	adds	r3, #36	@ 0x24
 8006272:	4618      	mov	r0, r3
 8006274:	f7ff fee9 	bl	800604a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006278:	f002 f9f6 	bl	8008668 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800627c:	2301      	movs	r3, #1
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	e000ed04 	.word	0xe000ed04

0800628c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800628c:	b580      	push	{r7, lr}
 800628e:	b08e      	sub	sp, #56	@ 0x38
 8006290:	af02      	add	r7, sp, #8
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10d      	bne.n	80062bc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a4:	b672      	cpsid	i
 80062a6:	f383 8811 	msr	BASEPRI, r3
 80062aa:	f3bf 8f6f 	isb	sy
 80062ae:	f3bf 8f4f 	dsb	sy
 80062b2:	b662      	cpsie	i
 80062b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80062b6:	bf00      	nop
 80062b8:	bf00      	nop
 80062ba:	e7fd      	b.n	80062b8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10d      	bne.n	80062de <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80062c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c6:	b672      	cpsid	i
 80062c8:	f383 8811 	msr	BASEPRI, r3
 80062cc:	f3bf 8f6f 	isb	sy
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	b662      	cpsie	i
 80062d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062d8:	bf00      	nop
 80062da:	bf00      	nop
 80062dc:	e7fd      	b.n	80062da <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d002      	beq.n	80062ea <xQueueGenericCreateStatic+0x5e>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <xQueueGenericCreateStatic+0x62>
 80062ea:	2301      	movs	r3, #1
 80062ec:	e000      	b.n	80062f0 <xQueueGenericCreateStatic+0x64>
 80062ee:	2300      	movs	r3, #0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10d      	bne.n	8006310 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	b672      	cpsid	i
 80062fa:	f383 8811 	msr	BASEPRI, r3
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f3bf 8f4f 	dsb	sy
 8006306:	b662      	cpsie	i
 8006308:	623b      	str	r3, [r7, #32]
}
 800630a:	bf00      	nop
 800630c:	bf00      	nop
 800630e:	e7fd      	b.n	800630c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d102      	bne.n	800631c <xQueueGenericCreateStatic+0x90>
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <xQueueGenericCreateStatic+0x94>
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <xQueueGenericCreateStatic+0x96>
 8006320:	2300      	movs	r3, #0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10d      	bne.n	8006342 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	b672      	cpsid	i
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	b662      	cpsie	i
 800633a:	61fb      	str	r3, [r7, #28]
}
 800633c:	bf00      	nop
 800633e:	bf00      	nop
 8006340:	e7fd      	b.n	800633e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006342:	2348      	movs	r3, #72	@ 0x48
 8006344:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b48      	cmp	r3, #72	@ 0x48
 800634a:	d00d      	beq.n	8006368 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006350:	b672      	cpsid	i
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	b662      	cpsie	i
 8006360:	61bb      	str	r3, [r7, #24]
}
 8006362:	bf00      	nop
 8006364:	bf00      	nop
 8006366:	e7fd      	b.n	8006364 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006368:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800636e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00d      	beq.n	8006390 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800637c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006382:	9300      	str	r3, [sp, #0]
 8006384:	4613      	mov	r3, r2
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	68b9      	ldr	r1, [r7, #8]
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 f848 	bl	8006420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006392:	4618      	mov	r0, r3
 8006394:	3730      	adds	r7, #48	@ 0x30
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800639a:	b580      	push	{r7, lr}
 800639c:	b08a      	sub	sp, #40	@ 0x28
 800639e:	af02      	add	r7, sp, #8
 80063a0:	60f8      	str	r0, [r7, #12]
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	4613      	mov	r3, r2
 80063a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10d      	bne.n	80063ca <xQueueGenericCreate+0x30>
	__asm volatile
 80063ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b2:	b672      	cpsid	i
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	b662      	cpsie	i
 80063c2:	613b      	str	r3, [r7, #16]
}
 80063c4:	bf00      	nop
 80063c6:	bf00      	nop
 80063c8:	e7fd      	b.n	80063c6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d102      	bne.n	80063d6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80063d0:	2300      	movs	r3, #0
 80063d2:	61fb      	str	r3, [r7, #28]
 80063d4:	e004      	b.n	80063e0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	fb02 f303 	mul.w	r3, r2, r3
 80063de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	3348      	adds	r3, #72	@ 0x48
 80063e4:	4618      	mov	r0, r3
 80063e6:	f002 fa37 	bl	8008858 <pvPortMalloc>
 80063ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d011      	beq.n	8006416 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	3348      	adds	r3, #72	@ 0x48
 80063fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006404:	79fa      	ldrb	r2, [r7, #7]
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	4613      	mov	r3, r2
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	68b9      	ldr	r1, [r7, #8]
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f000 f805 	bl	8006420 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006416:	69bb      	ldr	r3, [r7, #24]
	}
 8006418:	4618      	mov	r0, r3
 800641a:	3720      	adds	r7, #32
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d103      	bne.n	800643c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	69ba      	ldr	r2, [r7, #24]
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	e002      	b.n	8006442 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800644e:	2101      	movs	r1, #1
 8006450:	69b8      	ldr	r0, [r7, #24]
 8006452:	f7ff feaf 	bl	80061b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006456:	bf00      	nop
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800645e:	b580      	push	{r7, lr}
 8006460:	b082      	sub	sp, #8
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00e      	beq.n	800648a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800647e:	2300      	movs	r3, #0
 8006480:	2200      	movs	r2, #0
 8006482:	2100      	movs	r1, #0
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f837 	bl	80064f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800648a:	bf00      	nop
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006492:	b580      	push	{r7, lr}
 8006494:	b086      	sub	sp, #24
 8006496:	af00      	add	r7, sp, #0
 8006498:	4603      	mov	r3, r0
 800649a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800649c:	2301      	movs	r3, #1
 800649e:	617b      	str	r3, [r7, #20]
 80064a0:	2300      	movs	r3, #0
 80064a2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80064a4:	79fb      	ldrb	r3, [r7, #7]
 80064a6:	461a      	mov	r2, r3
 80064a8:	6939      	ldr	r1, [r7, #16]
 80064aa:	6978      	ldr	r0, [r7, #20]
 80064ac:	f7ff ff75 	bl	800639a <xQueueGenericCreate>
 80064b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f7ff ffd3 	bl	800645e <prvInitialiseMutex>

		return xNewQueue;
 80064b8:	68fb      	ldr	r3, [r7, #12]
	}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b088      	sub	sp, #32
 80064c6:	af02      	add	r7, sp, #8
 80064c8:	4603      	mov	r3, r0
 80064ca:	6039      	str	r1, [r7, #0]
 80064cc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80064ce:	2301      	movs	r3, #1
 80064d0:	617b      	str	r3, [r7, #20]
 80064d2:	2300      	movs	r3, #0
 80064d4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80064d6:	79fb      	ldrb	r3, [r7, #7]
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2200      	movs	r2, #0
 80064de:	6939      	ldr	r1, [r7, #16]
 80064e0:	6978      	ldr	r0, [r7, #20]
 80064e2:	f7ff fed3 	bl	800628c <xQueueGenericCreateStatic>
 80064e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f7ff ffb8 	bl	800645e <prvInitialiseMutex>

		return xNewQueue;
 80064ee:	68fb      	ldr	r3, [r7, #12]
	}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b08e      	sub	sp, #56	@ 0x38
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006506:	2300      	movs	r3, #0
 8006508:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10d      	bne.n	8006530 <xQueueGenericSend+0x38>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	b672      	cpsid	i
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	b662      	cpsie	i
 8006528:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800652a:	bf00      	nop
 800652c:	bf00      	nop
 800652e:	e7fd      	b.n	800652c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d103      	bne.n	800653e <xQueueGenericSend+0x46>
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <xQueueGenericSend+0x4a>
 800653e:	2301      	movs	r3, #1
 8006540:	e000      	b.n	8006544 <xQueueGenericSend+0x4c>
 8006542:	2300      	movs	r3, #0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d10d      	bne.n	8006564 <xQueueGenericSend+0x6c>
	__asm volatile
 8006548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654c:	b672      	cpsid	i
 800654e:	f383 8811 	msr	BASEPRI, r3
 8006552:	f3bf 8f6f 	isb	sy
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	b662      	cpsie	i
 800655c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	2b02      	cmp	r3, #2
 8006568:	d103      	bne.n	8006572 <xQueueGenericSend+0x7a>
 800656a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656e:	2b01      	cmp	r3, #1
 8006570:	d101      	bne.n	8006576 <xQueueGenericSend+0x7e>
 8006572:	2301      	movs	r3, #1
 8006574:	e000      	b.n	8006578 <xQueueGenericSend+0x80>
 8006576:	2300      	movs	r3, #0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d10d      	bne.n	8006598 <xQueueGenericSend+0xa0>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	b672      	cpsid	i
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	b662      	cpsie	i
 8006590:	623b      	str	r3, [r7, #32]
}
 8006592:	bf00      	nop
 8006594:	bf00      	nop
 8006596:	e7fd      	b.n	8006594 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006598:	f001 fce0 	bl	8007f5c <xTaskGetSchedulerState>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d102      	bne.n	80065a8 <xQueueGenericSend+0xb0>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <xQueueGenericSend+0xb4>
 80065a8:	2301      	movs	r3, #1
 80065aa:	e000      	b.n	80065ae <xQueueGenericSend+0xb6>
 80065ac:	2300      	movs	r3, #0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10d      	bne.n	80065ce <xQueueGenericSend+0xd6>
	__asm volatile
 80065b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b6:	b672      	cpsid	i
 80065b8:	f383 8811 	msr	BASEPRI, r3
 80065bc:	f3bf 8f6f 	isb	sy
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	b662      	cpsie	i
 80065c6:	61fb      	str	r3, [r7, #28]
}
 80065c8:	bf00      	nop
 80065ca:	bf00      	nop
 80065cc:	e7fd      	b.n	80065ca <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065ce:	f002 f815 	bl	80085fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065da:	429a      	cmp	r2, r3
 80065dc:	d302      	bcc.n	80065e4 <xQueueGenericSend+0xec>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d129      	bne.n	8006638 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	68b9      	ldr	r1, [r7, #8]
 80065e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065ea:	f000 fcd3 	bl	8006f94 <prvCopyDataToQueue>
 80065ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d010      	beq.n	800661a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fa:	3324      	adds	r3, #36	@ 0x24
 80065fc:	4618      	mov	r0, r3
 80065fe:	f001 fae5 	bl	8007bcc <xTaskRemoveFromEventList>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d013      	beq.n	8006630 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006608:	4b3f      	ldr	r3, [pc, #252]	@ (8006708 <xQueueGenericSend+0x210>)
 800660a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800660e:	601a      	str	r2, [r3, #0]
 8006610:	f3bf 8f4f 	dsb	sy
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	e00a      	b.n	8006630 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800661a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661c:	2b00      	cmp	r3, #0
 800661e:	d007      	beq.n	8006630 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006620:	4b39      	ldr	r3, [pc, #228]	@ (8006708 <xQueueGenericSend+0x210>)
 8006622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006630:	f002 f81a 	bl	8008668 <vPortExitCritical>
				return pdPASS;
 8006634:	2301      	movs	r3, #1
 8006636:	e063      	b.n	8006700 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d103      	bne.n	8006646 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800663e:	f002 f813 	bl	8008668 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006642:	2300      	movs	r3, #0
 8006644:	e05c      	b.n	8006700 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006648:	2b00      	cmp	r3, #0
 800664a:	d106      	bne.n	800665a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800664c:	f107 0314 	add.w	r3, r7, #20
 8006650:	4618      	mov	r0, r3
 8006652:	f001 fb21 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006656:	2301      	movs	r3, #1
 8006658:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800665a:	f002 f805 	bl	8008668 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800665e:	f001 f8a3 	bl	80077a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006662:	f001 ffcb 	bl	80085fc <vPortEnterCritical>
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800666c:	b25b      	sxtb	r3, r3
 800666e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006672:	d103      	bne.n	800667c <xQueueGenericSend+0x184>
 8006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006682:	b25b      	sxtb	r3, r3
 8006684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006688:	d103      	bne.n	8006692 <xQueueGenericSend+0x19a>
 800668a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006692:	f001 ffe9 	bl	8008668 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006696:	1d3a      	adds	r2, r7, #4
 8006698:	f107 0314 	add.w	r3, r7, #20
 800669c:	4611      	mov	r1, r2
 800669e:	4618      	mov	r0, r3
 80066a0:	f001 fb10 	bl	8007cc4 <xTaskCheckForTimeOut>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d124      	bne.n	80066f4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066ac:	f000 fd6a 	bl	8007184 <prvIsQueueFull>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d018      	beq.n	80066e8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b8:	3310      	adds	r3, #16
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4611      	mov	r1, r2
 80066be:	4618      	mov	r0, r3
 80066c0:	f001 fa5c 	bl	8007b7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066c6:	f000 fcf5 	bl	80070b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066ca:	f001 f87b 	bl	80077c4 <xTaskResumeAll>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f47f af7c 	bne.w	80065ce <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80066d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <xQueueGenericSend+0x210>)
 80066d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	f3bf 8f6f 	isb	sy
 80066e6:	e772      	b.n	80065ce <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066ea:	f000 fce3 	bl	80070b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066ee:	f001 f869 	bl	80077c4 <xTaskResumeAll>
 80066f2:	e76c      	b.n	80065ce <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066f6:	f000 fcdd 	bl	80070b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066fa:	f001 f863 	bl	80077c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006700:	4618      	mov	r0, r3
 8006702:	3738      	adds	r7, #56	@ 0x38
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	e000ed04 	.word	0xe000ed04

0800670c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b08e      	sub	sp, #56	@ 0x38
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
 8006718:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10d      	bne.n	8006740 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8006724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006728:	b672      	cpsid	i
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	b662      	cpsie	i
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800673a:	bf00      	nop
 800673c:	bf00      	nop
 800673e:	e7fd      	b.n	800673c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d103      	bne.n	800674e <xQueueGenericSendFromISR+0x42>
 8006746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674a:	2b00      	cmp	r3, #0
 800674c:	d101      	bne.n	8006752 <xQueueGenericSendFromISR+0x46>
 800674e:	2301      	movs	r3, #1
 8006750:	e000      	b.n	8006754 <xQueueGenericSendFromISR+0x48>
 8006752:	2300      	movs	r3, #0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d10d      	bne.n	8006774 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8006758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675c:	b672      	cpsid	i
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	b662      	cpsie	i
 800676c:	623b      	str	r3, [r7, #32]
}
 800676e:	bf00      	nop
 8006770:	bf00      	nop
 8006772:	e7fd      	b.n	8006770 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d103      	bne.n	8006782 <xQueueGenericSendFromISR+0x76>
 800677a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800677e:	2b01      	cmp	r3, #1
 8006780:	d101      	bne.n	8006786 <xQueueGenericSendFromISR+0x7a>
 8006782:	2301      	movs	r3, #1
 8006784:	e000      	b.n	8006788 <xQueueGenericSendFromISR+0x7c>
 8006786:	2300      	movs	r3, #0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d10d      	bne.n	80067a8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006790:	b672      	cpsid	i
 8006792:	f383 8811 	msr	BASEPRI, r3
 8006796:	f3bf 8f6f 	isb	sy
 800679a:	f3bf 8f4f 	dsb	sy
 800679e:	b662      	cpsie	i
 80067a0:	61fb      	str	r3, [r7, #28]
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	e7fd      	b.n	80067a4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067a8:	f002 f810 	bl	80087cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80067ac:	f3ef 8211 	mrs	r2, BASEPRI
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	b672      	cpsid	i
 80067b6:	f383 8811 	msr	BASEPRI, r3
 80067ba:	f3bf 8f6f 	isb	sy
 80067be:	f3bf 8f4f 	dsb	sy
 80067c2:	b662      	cpsie	i
 80067c4:	61ba      	str	r2, [r7, #24]
 80067c6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d302      	bcc.n	80067de <xQueueGenericSendFromISR+0xd2>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d12c      	bne.n	8006838 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067e8:	683a      	ldr	r2, [r7, #0]
 80067ea:	68b9      	ldr	r1, [r7, #8]
 80067ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80067ee:	f000 fbd1 	bl	8006f94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80067f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fa:	d112      	bne.n	8006822 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	d016      	beq.n	8006832 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006806:	3324      	adds	r3, #36	@ 0x24
 8006808:	4618      	mov	r0, r3
 800680a:	f001 f9df 	bl	8007bcc <xTaskRemoveFromEventList>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00e      	beq.n	8006832 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	601a      	str	r2, [r3, #0]
 8006820:	e007      	b.n	8006832 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006822:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006826:	3301      	adds	r3, #1
 8006828:	b2db      	uxtb	r3, r3
 800682a:	b25a      	sxtb	r2, r3
 800682c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006832:	2301      	movs	r3, #1
 8006834:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8006836:	e001      	b.n	800683c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006838:	2300      	movs	r3, #0
 800683a:	637b      	str	r3, [r7, #52]	@ 0x34
 800683c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006846:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800684a:	4618      	mov	r0, r3
 800684c:	3738      	adds	r7, #56	@ 0x38
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b08e      	sub	sp, #56	@ 0x38
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006862:	2b00      	cmp	r3, #0
 8006864:	d10d      	bne.n	8006882 <xQueueGiveFromISR+0x30>
	__asm volatile
 8006866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800686a:	b672      	cpsid	i
 800686c:	f383 8811 	msr	BASEPRI, r3
 8006870:	f3bf 8f6f 	isb	sy
 8006874:	f3bf 8f4f 	dsb	sy
 8006878:	b662      	cpsie	i
 800687a:	623b      	str	r3, [r7, #32]
}
 800687c:	bf00      	nop
 800687e:	bf00      	nop
 8006880:	e7fd      	b.n	800687e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00d      	beq.n	80068a6 <xQueueGiveFromISR+0x54>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800688e:	b672      	cpsid	i
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	b662      	cpsie	i
 800689e:	61fb      	str	r3, [r7, #28]
}
 80068a0:	bf00      	nop
 80068a2:	bf00      	nop
 80068a4:	e7fd      	b.n	80068a2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d103      	bne.n	80068b6 <xQueueGiveFromISR+0x64>
 80068ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d101      	bne.n	80068ba <xQueueGiveFromISR+0x68>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e000      	b.n	80068bc <xQueueGiveFromISR+0x6a>
 80068ba:	2300      	movs	r3, #0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10d      	bne.n	80068dc <xQueueGiveFromISR+0x8a>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c4:	b672      	cpsid	i
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	b662      	cpsie	i
 80068d4:	61bb      	str	r3, [r7, #24]
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	e7fd      	b.n	80068d8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068dc:	f001 ff76 	bl	80087cc <vPortValidateInterruptPriority>
	__asm volatile
 80068e0:	f3ef 8211 	mrs	r2, BASEPRI
 80068e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e8:	b672      	cpsid	i
 80068ea:	f383 8811 	msr	BASEPRI, r3
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f3bf 8f4f 	dsb	sy
 80068f6:	b662      	cpsie	i
 80068f8:	617a      	str	r2, [r7, #20]
 80068fa:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80068fc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006904:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800690a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800690c:	429a      	cmp	r2, r3
 800690e:	d22b      	bcs.n	8006968 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006912:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006920:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006922:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692a:	d112      	bne.n	8006952 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800692c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006930:	2b00      	cmp	r3, #0
 8006932:	d016      	beq.n	8006962 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006936:	3324      	adds	r3, #36	@ 0x24
 8006938:	4618      	mov	r0, r3
 800693a:	f001 f947 	bl	8007bcc <xTaskRemoveFromEventList>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00e      	beq.n	8006962 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00b      	beq.n	8006962 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2201      	movs	r2, #1
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	e007      	b.n	8006962 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006952:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006956:	3301      	adds	r3, #1
 8006958:	b2db      	uxtb	r3, r3
 800695a:	b25a      	sxtb	r2, r3
 800695c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006962:	2301      	movs	r3, #1
 8006964:	637b      	str	r3, [r7, #52]	@ 0x34
 8006966:	e001      	b.n	800696c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006968:	2300      	movs	r3, #0
 800696a:	637b      	str	r3, [r7, #52]	@ 0x34
 800696c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f383 8811 	msr	BASEPRI, r3
}
 8006976:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800697a:	4618      	mov	r0, r3
 800697c:	3738      	adds	r7, #56	@ 0x38
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
	...

08006984 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b08c      	sub	sp, #48	@ 0x30
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006990:	2300      	movs	r3, #0
 8006992:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10d      	bne.n	80069ba <xQueueReceive+0x36>
	__asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a2:	b672      	cpsid	i
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	b662      	cpsie	i
 80069b2:	623b      	str	r3, [r7, #32]
}
 80069b4:	bf00      	nop
 80069b6:	bf00      	nop
 80069b8:	e7fd      	b.n	80069b6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d103      	bne.n	80069c8 <xQueueReceive+0x44>
 80069c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <xQueueReceive+0x48>
 80069c8:	2301      	movs	r3, #1
 80069ca:	e000      	b.n	80069ce <xQueueReceive+0x4a>
 80069cc:	2300      	movs	r3, #0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10d      	bne.n	80069ee <xQueueReceive+0x6a>
	__asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d6:	b672      	cpsid	i
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	b662      	cpsie	i
 80069e6:	61fb      	str	r3, [r7, #28]
}
 80069e8:	bf00      	nop
 80069ea:	bf00      	nop
 80069ec:	e7fd      	b.n	80069ea <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069ee:	f001 fab5 	bl	8007f5c <xTaskGetSchedulerState>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d102      	bne.n	80069fe <xQueueReceive+0x7a>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d101      	bne.n	8006a02 <xQueueReceive+0x7e>
 80069fe:	2301      	movs	r3, #1
 8006a00:	e000      	b.n	8006a04 <xQueueReceive+0x80>
 8006a02:	2300      	movs	r3, #0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10d      	bne.n	8006a24 <xQueueReceive+0xa0>
	__asm volatile
 8006a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a0c:	b672      	cpsid	i
 8006a0e:	f383 8811 	msr	BASEPRI, r3
 8006a12:	f3bf 8f6f 	isb	sy
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	b662      	cpsie	i
 8006a1c:	61bb      	str	r3, [r7, #24]
}
 8006a1e:	bf00      	nop
 8006a20:	bf00      	nop
 8006a22:	e7fd      	b.n	8006a20 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a24:	f001 fdea 	bl	80085fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d01f      	beq.n	8006a74 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a34:	68b9      	ldr	r1, [r7, #8]
 8006a36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a38:	f000 fb16 	bl	8007068 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	1e5a      	subs	r2, r3, #1
 8006a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a42:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00f      	beq.n	8006a6c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4e:	3310      	adds	r3, #16
 8006a50:	4618      	mov	r0, r3
 8006a52:	f001 f8bb 	bl	8007bcc <xTaskRemoveFromEventList>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a5c:	4b3c      	ldr	r3, [pc, #240]	@ (8006b50 <xQueueReceive+0x1cc>)
 8006a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	f3bf 8f4f 	dsb	sy
 8006a68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a6c:	f001 fdfc 	bl	8008668 <vPortExitCritical>
				return pdPASS;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e069      	b.n	8006b48 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d103      	bne.n	8006a82 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a7a:	f001 fdf5 	bl	8008668 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	e062      	b.n	8006b48 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d106      	bne.n	8006a96 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a88:	f107 0310 	add.w	r3, r7, #16
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f001 f903 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a92:	2301      	movs	r3, #1
 8006a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a96:	f001 fde7 	bl	8008668 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a9a:	f000 fe85 	bl	80077a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a9e:	f001 fdad 	bl	80085fc <vPortEnterCritical>
 8006aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aa8:	b25b      	sxtb	r3, r3
 8006aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aae:	d103      	bne.n	8006ab8 <xQueueReceive+0x134>
 8006ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006abe:	b25b      	sxtb	r3, r3
 8006ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac4:	d103      	bne.n	8006ace <xQueueReceive+0x14a>
 8006ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ace:	f001 fdcb 	bl	8008668 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ad2:	1d3a      	adds	r2, r7, #4
 8006ad4:	f107 0310 	add.w	r3, r7, #16
 8006ad8:	4611      	mov	r1, r2
 8006ada:	4618      	mov	r0, r3
 8006adc:	f001 f8f2 	bl	8007cc4 <xTaskCheckForTimeOut>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d123      	bne.n	8006b2e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ae8:	f000 fb36 	bl	8007158 <prvIsQueueEmpty>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d017      	beq.n	8006b22 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af4:	3324      	adds	r3, #36	@ 0x24
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	4611      	mov	r1, r2
 8006afa:	4618      	mov	r0, r3
 8006afc:	f001 f83e 	bl	8007b7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b02:	f000 fad7 	bl	80070b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b06:	f000 fe5d 	bl	80077c4 <xTaskResumeAll>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d189      	bne.n	8006a24 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006b10:	4b0f      	ldr	r3, [pc, #60]	@ (8006b50 <xQueueReceive+0x1cc>)
 8006b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b16:	601a      	str	r2, [r3, #0]
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	e780      	b.n	8006a24 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b24:	f000 fac6 	bl	80070b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b28:	f000 fe4c 	bl	80077c4 <xTaskResumeAll>
 8006b2c:	e77a      	b.n	8006a24 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b30:	f000 fac0 	bl	80070b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b34:	f000 fe46 	bl	80077c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b3a:	f000 fb0d 	bl	8007158 <prvIsQueueEmpty>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f43f af6f 	beq.w	8006a24 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3730      	adds	r7, #48	@ 0x30
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	e000ed04 	.word	0xe000ed04

08006b54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b08e      	sub	sp, #56	@ 0x38
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006b66:	2300      	movs	r3, #0
 8006b68:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d10d      	bne.n	8006b8c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8006b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b74:	b672      	cpsid	i
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	b662      	cpsie	i
 8006b84:	623b      	str	r3, [r7, #32]
}
 8006b86:	bf00      	nop
 8006b88:	bf00      	nop
 8006b8a:	e7fd      	b.n	8006b88 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00d      	beq.n	8006bb0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	b672      	cpsid	i
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	b662      	cpsie	i
 8006ba8:	61fb      	str	r3, [r7, #28]
}
 8006baa:	bf00      	nop
 8006bac:	bf00      	nop
 8006bae:	e7fd      	b.n	8006bac <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bb0:	f001 f9d4 	bl	8007f5c <xTaskGetSchedulerState>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d102      	bne.n	8006bc0 <xQueueSemaphoreTake+0x6c>
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <xQueueSemaphoreTake+0x70>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e000      	b.n	8006bc6 <xQueueSemaphoreTake+0x72>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10d      	bne.n	8006be6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	b672      	cpsid	i
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	b662      	cpsie	i
 8006bde:	61bb      	str	r3, [r7, #24]
}
 8006be0:	bf00      	nop
 8006be2:	bf00      	nop
 8006be4:	e7fd      	b.n	8006be2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006be6:	f001 fd09 	bl	80085fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d024      	beq.n	8006c40 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf8:	1e5a      	subs	r2, r3, #1
 8006bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d104      	bne.n	8006c10 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006c06:	f001 fb73 	bl	80082f0 <pvTaskIncrementMutexHeldCount>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c0e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00f      	beq.n	8006c38 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c1a:	3310      	adds	r3, #16
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 ffd5 	bl	8007bcc <xTaskRemoveFromEventList>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d007      	beq.n	8006c38 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c28:	4b55      	ldr	r3, [pc, #340]	@ (8006d80 <xQueueSemaphoreTake+0x22c>)
 8006c2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c38:	f001 fd16 	bl	8008668 <vPortExitCritical>
				return pdPASS;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e09a      	b.n	8006d76 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d114      	bne.n	8006c70 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00d      	beq.n	8006c68 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c50:	b672      	cpsid	i
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	b662      	cpsie	i
 8006c60:	617b      	str	r3, [r7, #20]
}
 8006c62:	bf00      	nop
 8006c64:	bf00      	nop
 8006c66:	e7fd      	b.n	8006c64 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006c68:	f001 fcfe 	bl	8008668 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e082      	b.n	8006d76 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d106      	bne.n	8006c84 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c76:	f107 030c 	add.w	r3, r7, #12
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f001 f80c 	bl	8007c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c80:	2301      	movs	r3, #1
 8006c82:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c84:	f001 fcf0 	bl	8008668 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c88:	f000 fd8e 	bl	80077a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c8c:	f001 fcb6 	bl	80085fc <vPortEnterCritical>
 8006c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c96:	b25b      	sxtb	r3, r3
 8006c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9c:	d103      	bne.n	8006ca6 <xQueueSemaphoreTake+0x152>
 8006c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cac:	b25b      	sxtb	r3, r3
 8006cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb2:	d103      	bne.n	8006cbc <xQueueSemaphoreTake+0x168>
 8006cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cbc:	f001 fcd4 	bl	8008668 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cc0:	463a      	mov	r2, r7
 8006cc2:	f107 030c 	add.w	r3, r7, #12
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fffb 	bl	8007cc4 <xTaskCheckForTimeOut>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d132      	bne.n	8006d3a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cd4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cd6:	f000 fa3f 	bl	8007158 <prvIsQueueEmpty>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d026      	beq.n	8006d2e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d109      	bne.n	8006cfc <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006ce8:	f001 fc88 	bl	80085fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f001 f951 	bl	8007f98 <xTaskPriorityInherit>
 8006cf6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006cf8:	f001 fcb6 	bl	8008668 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cfe:	3324      	adds	r3, #36	@ 0x24
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	4611      	mov	r1, r2
 8006d04:	4618      	mov	r0, r3
 8006d06:	f000 ff39 	bl	8007b7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d0c:	f000 f9d2 	bl	80070b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d10:	f000 fd58 	bl	80077c4 <xTaskResumeAll>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f47f af65 	bne.w	8006be6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8006d1c:	4b18      	ldr	r3, [pc, #96]	@ (8006d80 <xQueueSemaphoreTake+0x22c>)
 8006d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d22:	601a      	str	r2, [r3, #0]
 8006d24:	f3bf 8f4f 	dsb	sy
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	e75b      	b.n	8006be6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006d2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d30:	f000 f9c0 	bl	80070b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d34:	f000 fd46 	bl	80077c4 <xTaskResumeAll>
 8006d38:	e755      	b.n	8006be6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006d3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d3c:	f000 f9ba 	bl	80070b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d40:	f000 fd40 	bl	80077c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d46:	f000 fa07 	bl	8007158 <prvIsQueueEmpty>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f43f af4a 	beq.w	8006be6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d00d      	beq.n	8006d74 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8006d58:	f001 fc50 	bl	80085fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006d5c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d5e:	f000 f901 	bl	8006f64 <prvGetDisinheritPriorityAfterTimeout>
 8006d62:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f001 fa20 	bl	80081b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006d70:	f001 fc7a 	bl	8008668 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d74:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3738      	adds	r7, #56	@ 0x38
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	e000ed04 	.word	0xe000ed04

08006d84 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b08e      	sub	sp, #56	@ 0x38
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10d      	bne.n	8006db6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8006d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9e:	b672      	cpsid	i
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	b662      	cpsie	i
 8006dae:	623b      	str	r3, [r7, #32]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d103      	bne.n	8006dc4 <xQueueReceiveFromISR+0x40>
 8006dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d101      	bne.n	8006dc8 <xQueueReceiveFromISR+0x44>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e000      	b.n	8006dca <xQueueReceiveFromISR+0x46>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10d      	bne.n	8006dea <xQueueReceiveFromISR+0x66>
	__asm volatile
 8006dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dd2:	b672      	cpsid	i
 8006dd4:	f383 8811 	msr	BASEPRI, r3
 8006dd8:	f3bf 8f6f 	isb	sy
 8006ddc:	f3bf 8f4f 	dsb	sy
 8006de0:	b662      	cpsie	i
 8006de2:	61fb      	str	r3, [r7, #28]
}
 8006de4:	bf00      	nop
 8006de6:	bf00      	nop
 8006de8:	e7fd      	b.n	8006de6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006dea:	f001 fcef 	bl	80087cc <vPortValidateInterruptPriority>
	__asm volatile
 8006dee:	f3ef 8211 	mrs	r2, BASEPRI
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	b672      	cpsid	i
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	b662      	cpsie	i
 8006e06:	61ba      	str	r2, [r7, #24]
 8006e08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006e0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e12:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d02f      	beq.n	8006e7a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e28:	f000 f91e 	bl	8007068 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	1e5a      	subs	r2, r3, #1
 8006e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006e34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3c:	d112      	bne.n	8006e64 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d016      	beq.n	8006e74 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e48:	3310      	adds	r3, #16
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f000 febe 	bl	8007bcc <xTaskRemoveFromEventList>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00e      	beq.n	8006e74 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00b      	beq.n	8006e74 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	e007      	b.n	8006e74 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006e64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e68:	3301      	adds	r3, #1
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	b25a      	sxtb	r2, r3
 8006e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006e74:	2301      	movs	r3, #1
 8006e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e78:	e001      	b.n	8006e7e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f383 8811 	msr	BASEPRI, r3
}
 8006e88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3738      	adds	r7, #56	@ 0x38
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10d      	bne.n	8006ebe <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8006ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea6:	b672      	cpsid	i
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	b662      	cpsie	i
 8006eb6:	60bb      	str	r3, [r7, #8]
}
 8006eb8:	bf00      	nop
 8006eba:	bf00      	nop
 8006ebc:	e7fd      	b.n	8006eba <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8006ebe:	f001 fb9d 	bl	80085fc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006ec8:	f001 fbce 	bl	8008668 <vPortExitCritical>

	return uxReturn;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3710      	adds	r7, #16
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}

08006ed6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b087      	sub	sp, #28
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10d      	bne.n	8006f04 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8006ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eec:	b672      	cpsid	i
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	b662      	cpsie	i
 8006efc:	60fb      	str	r3, [r7, #12]
}
 8006efe:	bf00      	nop
 8006f00:	bf00      	nop
 8006f02:	e7fd      	b.n	8006f00 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f08:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006f0a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	371c      	adds	r7, #28
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10d      	bne.n	8006f46 <vQueueDelete+0x2e>
	__asm volatile
 8006f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2e:	b672      	cpsid	i
 8006f30:	f383 8811 	msr	BASEPRI, r3
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	f3bf 8f4f 	dsb	sy
 8006f3c:	b662      	cpsie	i
 8006f3e:	60bb      	str	r3, [r7, #8]
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	e7fd      	b.n	8006f42 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f000 f934 	bl	80071b4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d102      	bne.n	8006f5c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f001 fd4c 	bl	80089f4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006f5c:	bf00      	nop
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d006      	beq.n	8006f82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f1c3 0307 	rsb	r3, r3, #7
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	e001      	b.n	8006f86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006f82:	2300      	movs	r3, #0
 8006f84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006f86:	68fb      	ldr	r3, [r7, #12]
	}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3714      	adds	r7, #20
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10d      	bne.n	8006fce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d14d      	bne.n	8007056 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f001 f86a 	bl	8008098 <xTaskPriorityDisinherit>
 8006fc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	609a      	str	r2, [r3, #8]
 8006fcc:	e043      	b.n	8007056 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d119      	bne.n	8007008 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6858      	ldr	r0, [r3, #4]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	f008 ff07 	bl	800fdf2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fec:	441a      	add	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	685a      	ldr	r2, [r3, #4]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d32b      	bcc.n	8007056 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	605a      	str	r2, [r3, #4]
 8007006:	e026      	b.n	8007056 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	68d8      	ldr	r0, [r3, #12]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007010:	461a      	mov	r2, r3
 8007012:	68b9      	ldr	r1, [r7, #8]
 8007014:	f008 feed 	bl	800fdf2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	68da      	ldr	r2, [r3, #12]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007020:	425b      	negs	r3, r3
 8007022:	441a      	add	r2, r3
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	68da      	ldr	r2, [r3, #12]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d207      	bcs.n	8007044 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703c:	425b      	negs	r3, r3
 800703e:	441a      	add	r2, r3
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b02      	cmp	r3, #2
 8007048:	d105      	bne.n	8007056 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d002      	beq.n	8007056 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	3b01      	subs	r3, #1
 8007054:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	1c5a      	adds	r2, r3, #1
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800705e:	697b      	ldr	r3, [r7, #20]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3718      	adds	r7, #24
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007076:	2b00      	cmp	r3, #0
 8007078:	d018      	beq.n	80070ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68da      	ldr	r2, [r3, #12]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007082:	441a      	add	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	68da      	ldr	r2, [r3, #12]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	429a      	cmp	r2, r3
 8007092:	d303      	bcc.n	800709c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68d9      	ldr	r1, [r3, #12]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a4:	461a      	mov	r2, r3
 80070a6:	6838      	ldr	r0, [r7, #0]
 80070a8:	f008 fea3 	bl	800fdf2 <memcpy>
	}
}
 80070ac:	bf00      	nop
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80070bc:	f001 fa9e 	bl	80085fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070c8:	e011      	b.n	80070ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d012      	beq.n	80070f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	3324      	adds	r3, #36	@ 0x24
 80070d6:	4618      	mov	r0, r3
 80070d8:	f000 fd78 	bl	8007bcc <xTaskRemoveFromEventList>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d001      	beq.n	80070e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80070e2:	f000 fe57 	bl	8007d94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	dce9      	bgt.n	80070ca <prvUnlockQueue+0x16>
 80070f6:	e000      	b.n	80070fa <prvUnlockQueue+0x46>
					break;
 80070f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	22ff      	movs	r2, #255	@ 0xff
 80070fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007102:	f001 fab1 	bl	8008668 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007106:	f001 fa79 	bl	80085fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007110:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007112:	e011      	b.n	8007138 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d012      	beq.n	8007142 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	3310      	adds	r3, #16
 8007120:	4618      	mov	r0, r3
 8007122:	f000 fd53 	bl	8007bcc <xTaskRemoveFromEventList>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d001      	beq.n	8007130 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800712c:	f000 fe32 	bl	8007d94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007130:	7bbb      	ldrb	r3, [r7, #14]
 8007132:	3b01      	subs	r3, #1
 8007134:	b2db      	uxtb	r3, r3
 8007136:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800713c:	2b00      	cmp	r3, #0
 800713e:	dce9      	bgt.n	8007114 <prvUnlockQueue+0x60>
 8007140:	e000      	b.n	8007144 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007142:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	22ff      	movs	r2, #255	@ 0xff
 8007148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800714c:	f001 fa8c 	bl	8008668 <vPortExitCritical>
}
 8007150:	bf00      	nop
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007160:	f001 fa4c 	bl	80085fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007168:	2b00      	cmp	r3, #0
 800716a:	d102      	bne.n	8007172 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800716c:	2301      	movs	r3, #1
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	e001      	b.n	8007176 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007172:	2300      	movs	r3, #0
 8007174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007176:	f001 fa77 	bl	8008668 <vPortExitCritical>

	return xReturn;
 800717a:	68fb      	ldr	r3, [r7, #12]
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800718c:	f001 fa36 	bl	80085fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007198:	429a      	cmp	r2, r3
 800719a:	d102      	bne.n	80071a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800719c:	2301      	movs	r3, #1
 800719e:	60fb      	str	r3, [r7, #12]
 80071a0:	e001      	b.n	80071a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071a6:	f001 fa5f 	bl	8008668 <vPortExitCritical>

	return xReturn;
 80071aa:	68fb      	ldr	r3, [r7, #12]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80071bc:	2300      	movs	r3, #0
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	e016      	b.n	80071f0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80071c2:	4a10      	ldr	r2, [pc, #64]	@ (8007204 <vQueueUnregisterQueue+0x50>)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	00db      	lsls	r3, r3, #3
 80071c8:	4413      	add	r3, r2
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d10b      	bne.n	80071ea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80071d2:	4a0c      	ldr	r2, [pc, #48]	@ (8007204 <vQueueUnregisterQueue+0x50>)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2100      	movs	r1, #0
 80071d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80071dc:	4a09      	ldr	r2, [pc, #36]	@ (8007204 <vQueueUnregisterQueue+0x50>)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	00db      	lsls	r3, r3, #3
 80071e2:	4413      	add	r3, r2
 80071e4:	2200      	movs	r2, #0
 80071e6:	605a      	str	r2, [r3, #4]
				break;
 80071e8:	e006      	b.n	80071f8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	3301      	adds	r3, #1
 80071ee:	60fb      	str	r3, [r7, #12]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2b07      	cmp	r3, #7
 80071f4:	d9e5      	bls.n	80071c2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr
 8007204:	20005ebc 	.word	0x20005ebc

08007208 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007208:	b580      	push	{r7, lr}
 800720a:	b08e      	sub	sp, #56	@ 0x38
 800720c:	af04      	add	r7, sp, #16
 800720e:	60f8      	str	r0, [r7, #12]
 8007210:	60b9      	str	r1, [r7, #8]
 8007212:	607a      	str	r2, [r7, #4]
 8007214:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10d      	bne.n	8007238 <xTaskCreateStatic+0x30>
	__asm volatile
 800721c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007220:	b672      	cpsid	i
 8007222:	f383 8811 	msr	BASEPRI, r3
 8007226:	f3bf 8f6f 	isb	sy
 800722a:	f3bf 8f4f 	dsb	sy
 800722e:	b662      	cpsie	i
 8007230:	623b      	str	r3, [r7, #32]
}
 8007232:	bf00      	nop
 8007234:	bf00      	nop
 8007236:	e7fd      	b.n	8007234 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723a:	2b00      	cmp	r3, #0
 800723c:	d10d      	bne.n	800725a <xTaskCreateStatic+0x52>
	__asm volatile
 800723e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007242:	b672      	cpsid	i
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	b662      	cpsie	i
 8007252:	61fb      	str	r3, [r7, #28]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800725a:	2354      	movs	r3, #84	@ 0x54
 800725c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2b54      	cmp	r3, #84	@ 0x54
 8007262:	d00d      	beq.n	8007280 <xTaskCreateStatic+0x78>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007268:	b672      	cpsid	i
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	b662      	cpsie	i
 8007278:	61bb      	str	r3, [r7, #24]
}
 800727a:	bf00      	nop
 800727c:	bf00      	nop
 800727e:	e7fd      	b.n	800727c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007280:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01e      	beq.n	80072c6 <xTaskCreateStatic+0xbe>
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	2b00      	cmp	r3, #0
 800728c:	d01b      	beq.n	80072c6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800728e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007290:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007294:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007296:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729a:	2202      	movs	r2, #2
 800729c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80072a0:	2300      	movs	r3, #0
 80072a2:	9303      	str	r3, [sp, #12]
 80072a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a6:	9302      	str	r3, [sp, #8]
 80072a8:	f107 0314 	add.w	r3, r7, #20
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	68b9      	ldr	r1, [r7, #8]
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 f850 	bl	800735e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80072c0:	f000 f8d8 	bl	8007474 <prvAddNewTaskToReadyList>
 80072c4:	e001      	b.n	80072ca <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80072c6:	2300      	movs	r3, #0
 80072c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072ca:	697b      	ldr	r3, [r7, #20]
	}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3728      	adds	r7, #40	@ 0x28
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08c      	sub	sp, #48	@ 0x30
 80072d8:	af04      	add	r7, sp, #16
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	4613      	mov	r3, r2
 80072e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072e4:	88fb      	ldrh	r3, [r7, #6]
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4618      	mov	r0, r3
 80072ea:	f001 fab5 	bl	8008858 <pvPortMalloc>
 80072ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00e      	beq.n	8007314 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072f6:	2054      	movs	r0, #84	@ 0x54
 80072f8:	f001 faae 	bl	8008858 <pvPortMalloc>
 80072fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	631a      	str	r2, [r3, #48]	@ 0x30
 800730a:	e005      	b.n	8007318 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800730c:	6978      	ldr	r0, [r7, #20]
 800730e:	f001 fb71 	bl	80089f4 <vPortFree>
 8007312:	e001      	b.n	8007318 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007314:	2300      	movs	r3, #0
 8007316:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d017      	beq.n	800734e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007326:	88fa      	ldrh	r2, [r7, #6]
 8007328:	2300      	movs	r3, #0
 800732a:	9303      	str	r3, [sp, #12]
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	9302      	str	r3, [sp, #8]
 8007330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007332:	9301      	str	r3, [sp, #4]
 8007334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007336:	9300      	str	r3, [sp, #0]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	68b9      	ldr	r1, [r7, #8]
 800733c:	68f8      	ldr	r0, [r7, #12]
 800733e:	f000 f80e 	bl	800735e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007342:	69f8      	ldr	r0, [r7, #28]
 8007344:	f000 f896 	bl	8007474 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007348:	2301      	movs	r3, #1
 800734a:	61bb      	str	r3, [r7, #24]
 800734c:	e002      	b.n	8007354 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800734e:	f04f 33ff 	mov.w	r3, #4294967295
 8007352:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007354:	69bb      	ldr	r3, [r7, #24]
	}
 8007356:	4618      	mov	r0, r3
 8007358:	3720      	adds	r7, #32
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b088      	sub	sp, #32
 8007362:	af00      	add	r7, sp, #0
 8007364:	60f8      	str	r0, [r7, #12]
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	607a      	str	r2, [r7, #4]
 800736a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800736c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007370:	6879      	ldr	r1, [r7, #4]
 8007372:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007376:	440b      	add	r3, r1
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	f023 0307 	bic.w	r3, r3, #7
 8007384:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	f003 0307 	and.w	r3, r3, #7
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00d      	beq.n	80073ac <prvInitialiseNewTask+0x4e>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007394:	b672      	cpsid	i
 8007396:	f383 8811 	msr	BASEPRI, r3
 800739a:	f3bf 8f6f 	isb	sy
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	b662      	cpsie	i
 80073a4:	617b      	str	r3, [r7, #20]
}
 80073a6:	bf00      	nop
 80073a8:	bf00      	nop
 80073aa:	e7fd      	b.n	80073a8 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d01f      	beq.n	80073f2 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073b2:	2300      	movs	r3, #0
 80073b4:	61fb      	str	r3, [r7, #28]
 80073b6:	e012      	b.n	80073de <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	69fb      	ldr	r3, [r7, #28]
 80073bc:	4413      	add	r3, r2
 80073be:	7819      	ldrb	r1, [r3, #0]
 80073c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	4413      	add	r3, r2
 80073c6:	3334      	adds	r3, #52	@ 0x34
 80073c8:	460a      	mov	r2, r1
 80073ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	4413      	add	r3, r2
 80073d2:	781b      	ldrb	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d006      	beq.n	80073e6 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	3301      	adds	r3, #1
 80073dc:	61fb      	str	r3, [r7, #28]
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	2b0f      	cmp	r3, #15
 80073e2:	d9e9      	bls.n	80073b8 <prvInitialiseNewTask+0x5a>
 80073e4:	e000      	b.n	80073e8 <prvInitialiseNewTask+0x8a>
			{
				break;
 80073e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073f0:	e003      	b.n	80073fa <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fc:	2b06      	cmp	r3, #6
 80073fe:	d901      	bls.n	8007404 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007400:	2306      	movs	r3, #6
 8007402:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007408:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800740e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007412:	2200      	movs	r2, #0
 8007414:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007418:	3304      	adds	r3, #4
 800741a:	4618      	mov	r0, r3
 800741c:	f7fe fe35 	bl	800608a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	3318      	adds	r3, #24
 8007424:	4618      	mov	r0, r3
 8007426:	f7fe fe30 	bl	800608a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800742e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007432:	f1c3 0207 	rsb	r2, r3, #7
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800743e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007442:	2200      	movs	r2, #0
 8007444:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	68f9      	ldr	r1, [r7, #12]
 8007452:	69b8      	ldr	r0, [r7, #24]
 8007454:	f000 ffc6 	bl	80083e4 <pxPortInitialiseStack>
 8007458:	4602      	mov	r2, r0
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800745e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007460:	2b00      	cmp	r3, #0
 8007462:	d002      	beq.n	800746a <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007468:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800746a:	bf00      	nop
 800746c:	3720      	adds	r7, #32
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
	...

08007474 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800747c:	f001 f8be 	bl	80085fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007480:	4b2a      	ldr	r3, [pc, #168]	@ (800752c <prvAddNewTaskToReadyList+0xb8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3301      	adds	r3, #1
 8007486:	4a29      	ldr	r2, [pc, #164]	@ (800752c <prvAddNewTaskToReadyList+0xb8>)
 8007488:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800748a:	4b29      	ldr	r3, [pc, #164]	@ (8007530 <prvAddNewTaskToReadyList+0xbc>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d109      	bne.n	80074a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007492:	4a27      	ldr	r2, [pc, #156]	@ (8007530 <prvAddNewTaskToReadyList+0xbc>)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007498:	4b24      	ldr	r3, [pc, #144]	@ (800752c <prvAddNewTaskToReadyList+0xb8>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d110      	bne.n	80074c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074a0:	f000 fc9c 	bl	8007ddc <prvInitialiseTaskLists>
 80074a4:	e00d      	b.n	80074c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074a6:	4b23      	ldr	r3, [pc, #140]	@ (8007534 <prvAddNewTaskToReadyList+0xc0>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d109      	bne.n	80074c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074ae:	4b20      	ldr	r3, [pc, #128]	@ (8007530 <prvAddNewTaskToReadyList+0xbc>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d802      	bhi.n	80074c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074bc:	4a1c      	ldr	r2, [pc, #112]	@ (8007530 <prvAddNewTaskToReadyList+0xbc>)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074c2:	4b1d      	ldr	r3, [pc, #116]	@ (8007538 <prvAddNewTaskToReadyList+0xc4>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3301      	adds	r3, #1
 80074c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007538 <prvAddNewTaskToReadyList+0xc4>)
 80074ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d0:	2201      	movs	r2, #1
 80074d2:	409a      	lsls	r2, r3
 80074d4:	4b19      	ldr	r3, [pc, #100]	@ (800753c <prvAddNewTaskToReadyList+0xc8>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4313      	orrs	r3, r2
 80074da:	4a18      	ldr	r2, [pc, #96]	@ (800753c <prvAddNewTaskToReadyList+0xc8>)
 80074dc:	6013      	str	r3, [r2, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e2:	4613      	mov	r3, r2
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4413      	add	r3, r2
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	4a15      	ldr	r2, [pc, #84]	@ (8007540 <prvAddNewTaskToReadyList+0xcc>)
 80074ec:	441a      	add	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	3304      	adds	r3, #4
 80074f2:	4619      	mov	r1, r3
 80074f4:	4610      	mov	r0, r2
 80074f6:	f7fe fdd5 	bl	80060a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074fa:	f001 f8b5 	bl	8008668 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007534 <prvAddNewTaskToReadyList+0xc0>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00e      	beq.n	8007524 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007506:	4b0a      	ldr	r3, [pc, #40]	@ (8007530 <prvAddNewTaskToReadyList+0xbc>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007510:	429a      	cmp	r2, r3
 8007512:	d207      	bcs.n	8007524 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007514:	4b0b      	ldr	r3, [pc, #44]	@ (8007544 <prvAddNewTaskToReadyList+0xd0>)
 8007516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800751a:	601a      	str	r2, [r3, #0]
 800751c:	f3bf 8f4f 	dsb	sy
 8007520:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007524:	bf00      	nop
 8007526:	3708      	adds	r7, #8
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}
 800752c:	20005ffc 	.word	0x20005ffc
 8007530:	20005efc 	.word	0x20005efc
 8007534:	20006008 	.word	0x20006008
 8007538:	20006018 	.word	0x20006018
 800753c:	20006004 	.word	0x20006004
 8007540:	20005f00 	.word	0x20005f00
 8007544:	e000ed04 	.word	0xe000ed04

08007548 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007550:	f001 f854 	bl	80085fc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d102      	bne.n	8007560 <vTaskDelete+0x18>
 800755a:	4b3a      	ldr	r3, [pc, #232]	@ (8007644 <vTaskDelete+0xfc>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	e000      	b.n	8007562 <vTaskDelete+0x1a>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3304      	adds	r3, #4
 8007568:	4618      	mov	r0, r3
 800756a:	f7fe fdf8 	bl	800615e <uxListRemove>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d115      	bne.n	80075a0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007578:	4933      	ldr	r1, [pc, #204]	@ (8007648 <vTaskDelete+0x100>)
 800757a:	4613      	mov	r3, r2
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	4413      	add	r3, r2
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	440b      	add	r3, r1
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10a      	bne.n	80075a0 <vTaskDelete+0x58>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758e:	2201      	movs	r2, #1
 8007590:	fa02 f303 	lsl.w	r3, r2, r3
 8007594:	43da      	mvns	r2, r3
 8007596:	4b2d      	ldr	r3, [pc, #180]	@ (800764c <vTaskDelete+0x104>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4013      	ands	r3, r2
 800759c:	4a2b      	ldr	r2, [pc, #172]	@ (800764c <vTaskDelete+0x104>)
 800759e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d004      	beq.n	80075b2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	3318      	adds	r3, #24
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7fe fdd6 	bl	800615e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80075b2:	4b27      	ldr	r3, [pc, #156]	@ (8007650 <vTaskDelete+0x108>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3301      	adds	r3, #1
 80075b8:	4a25      	ldr	r2, [pc, #148]	@ (8007650 <vTaskDelete+0x108>)
 80075ba:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80075bc:	4b21      	ldr	r3, [pc, #132]	@ (8007644 <vTaskDelete+0xfc>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68fa      	ldr	r2, [r7, #12]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d10b      	bne.n	80075de <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	3304      	adds	r3, #4
 80075ca:	4619      	mov	r1, r3
 80075cc:	4821      	ldr	r0, [pc, #132]	@ (8007654 <vTaskDelete+0x10c>)
 80075ce:	f7fe fd69 	bl	80060a4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80075d2:	4b21      	ldr	r3, [pc, #132]	@ (8007658 <vTaskDelete+0x110>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	3301      	adds	r3, #1
 80075d8:	4a1f      	ldr	r2, [pc, #124]	@ (8007658 <vTaskDelete+0x110>)
 80075da:	6013      	str	r3, [r2, #0]
 80075dc:	e009      	b.n	80075f2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80075de:	4b1f      	ldr	r3, [pc, #124]	@ (800765c <vTaskDelete+0x114>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3b01      	subs	r3, #1
 80075e4:	4a1d      	ldr	r2, [pc, #116]	@ (800765c <vTaskDelete+0x114>)
 80075e6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 fc65 	bl	8007eb8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80075ee:	f000 fc95 	bl	8007f1c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80075f2:	f001 f839 	bl	8008668 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80075f6:	4b1a      	ldr	r3, [pc, #104]	@ (8007660 <vTaskDelete+0x118>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d01e      	beq.n	800763c <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 80075fe:	4b11      	ldr	r3, [pc, #68]	@ (8007644 <vTaskDelete+0xfc>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	429a      	cmp	r2, r3
 8007606:	d119      	bne.n	800763c <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8007608:	4b16      	ldr	r3, [pc, #88]	@ (8007664 <vTaskDelete+0x11c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00d      	beq.n	800762c <vTaskDelete+0xe4>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007614:	b672      	cpsid	i
 8007616:	f383 8811 	msr	BASEPRI, r3
 800761a:	f3bf 8f6f 	isb	sy
 800761e:	f3bf 8f4f 	dsb	sy
 8007622:	b662      	cpsie	i
 8007624:	60bb      	str	r3, [r7, #8]
}
 8007626:	bf00      	nop
 8007628:	bf00      	nop
 800762a:	e7fd      	b.n	8007628 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800762c:	4b0e      	ldr	r3, [pc, #56]	@ (8007668 <vTaskDelete+0x120>)
 800762e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	f3bf 8f4f 	dsb	sy
 8007638:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800763c:	bf00      	nop
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20005efc 	.word	0x20005efc
 8007648:	20005f00 	.word	0x20005f00
 800764c:	20006004 	.word	0x20006004
 8007650:	20006018 	.word	0x20006018
 8007654:	20005fd0 	.word	0x20005fd0
 8007658:	20005fe4 	.word	0x20005fe4
 800765c:	20005ffc 	.word	0x20005ffc
 8007660:	20006008 	.word	0x20006008
 8007664:	20006024 	.word	0x20006024
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007674:	2300      	movs	r3, #0
 8007676:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d01a      	beq.n	80076b4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800767e:	4b15      	ldr	r3, [pc, #84]	@ (80076d4 <vTaskDelay+0x68>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d00d      	beq.n	80076a2 <vTaskDelay+0x36>
	__asm volatile
 8007686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800768a:	b672      	cpsid	i
 800768c:	f383 8811 	msr	BASEPRI, r3
 8007690:	f3bf 8f6f 	isb	sy
 8007694:	f3bf 8f4f 	dsb	sy
 8007698:	b662      	cpsie	i
 800769a:	60bb      	str	r3, [r7, #8]
}
 800769c:	bf00      	nop
 800769e:	bf00      	nop
 80076a0:	e7fd      	b.n	800769e <vTaskDelay+0x32>
			vTaskSuspendAll();
 80076a2:	f000 f881 	bl	80077a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80076a6:	2100      	movs	r1, #0
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 fe35 	bl	8008318 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80076ae:	f000 f889 	bl	80077c4 <xTaskResumeAll>
 80076b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d107      	bne.n	80076ca <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80076ba:	4b07      	ldr	r3, [pc, #28]	@ (80076d8 <vTaskDelay+0x6c>)
 80076bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076c0:	601a      	str	r2, [r3, #0]
 80076c2:	f3bf 8f4f 	dsb	sy
 80076c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	20006024 	.word	0x20006024
 80076d8:	e000ed04 	.word	0xe000ed04

080076dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	@ 0x28
 80076e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80076e2:	2300      	movs	r3, #0
 80076e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80076e6:	2300      	movs	r3, #0
 80076e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80076ea:	463a      	mov	r2, r7
 80076ec:	1d39      	adds	r1, r7, #4
 80076ee:	f107 0308 	add.w	r3, r7, #8
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7f8 ff6c 	bl	80005d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80076f8:	6839      	ldr	r1, [r7, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68ba      	ldr	r2, [r7, #8]
 80076fe:	9202      	str	r2, [sp, #8]
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	2300      	movs	r3, #0
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	2300      	movs	r3, #0
 8007708:	460a      	mov	r2, r1
 800770a:	4921      	ldr	r1, [pc, #132]	@ (8007790 <vTaskStartScheduler+0xb4>)
 800770c:	4821      	ldr	r0, [pc, #132]	@ (8007794 <vTaskStartScheduler+0xb8>)
 800770e:	f7ff fd7b 	bl	8007208 <xTaskCreateStatic>
 8007712:	4603      	mov	r3, r0
 8007714:	4a20      	ldr	r2, [pc, #128]	@ (8007798 <vTaskStartScheduler+0xbc>)
 8007716:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007718:	4b1f      	ldr	r3, [pc, #124]	@ (8007798 <vTaskStartScheduler+0xbc>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d002      	beq.n	8007726 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007720:	2301      	movs	r3, #1
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	e001      	b.n	800772a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007726:	2300      	movs	r3, #0
 8007728:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d118      	bne.n	8007762 <vTaskStartScheduler+0x86>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007734:	b672      	cpsid	i
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	b662      	cpsie	i
 8007744:	613b      	str	r3, [r7, #16]
}
 8007746:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007748:	4b14      	ldr	r3, [pc, #80]	@ (800779c <vTaskStartScheduler+0xc0>)
 800774a:	f04f 32ff 	mov.w	r2, #4294967295
 800774e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007750:	4b13      	ldr	r3, [pc, #76]	@ (80077a0 <vTaskStartScheduler+0xc4>)
 8007752:	2201      	movs	r2, #1
 8007754:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007756:	4b13      	ldr	r3, [pc, #76]	@ (80077a4 <vTaskStartScheduler+0xc8>)
 8007758:	2200      	movs	r2, #0
 800775a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800775c:	f000 fed0 	bl	8008500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007760:	e011      	b.n	8007786 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007768:	d10d      	bne.n	8007786 <vTaskStartScheduler+0xaa>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	b672      	cpsid	i
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	b662      	cpsie	i
 800777e:	60fb      	str	r3, [r7, #12]
}
 8007780:	bf00      	nop
 8007782:	bf00      	nop
 8007784:	e7fd      	b.n	8007782 <vTaskStartScheduler+0xa6>
}
 8007786:	bf00      	nop
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	08010b90 	.word	0x08010b90
 8007794:	08007dad 	.word	0x08007dad
 8007798:	20006020 	.word	0x20006020
 800779c:	2000601c 	.word	0x2000601c
 80077a0:	20006008 	.word	0x20006008
 80077a4:	20006000 	.word	0x20006000

080077a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80077a8:	b480      	push	{r7}
 80077aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80077ac:	4b04      	ldr	r3, [pc, #16]	@ (80077c0 <vTaskSuspendAll+0x18>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3301      	adds	r3, #1
 80077b2:	4a03      	ldr	r2, [pc, #12]	@ (80077c0 <vTaskSuspendAll+0x18>)
 80077b4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80077b6:	bf00      	nop
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr
 80077c0:	20006024 	.word	0x20006024

080077c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077ca:	2300      	movs	r3, #0
 80077cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077d2:	4b43      	ldr	r3, [pc, #268]	@ (80078e0 <xTaskResumeAll+0x11c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10d      	bne.n	80077f6 <xTaskResumeAll+0x32>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077de:	b672      	cpsid	i
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	b662      	cpsie	i
 80077ee:	603b      	str	r3, [r7, #0]
}
 80077f0:	bf00      	nop
 80077f2:	bf00      	nop
 80077f4:	e7fd      	b.n	80077f2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80077f6:	f000 ff01 	bl	80085fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80077fa:	4b39      	ldr	r3, [pc, #228]	@ (80078e0 <xTaskResumeAll+0x11c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	3b01      	subs	r3, #1
 8007800:	4a37      	ldr	r2, [pc, #220]	@ (80078e0 <xTaskResumeAll+0x11c>)
 8007802:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007804:	4b36      	ldr	r3, [pc, #216]	@ (80078e0 <xTaskResumeAll+0x11c>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d161      	bne.n	80078d0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800780c:	4b35      	ldr	r3, [pc, #212]	@ (80078e4 <xTaskResumeAll+0x120>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d05d      	beq.n	80078d0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007814:	e02e      	b.n	8007874 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007816:	4b34      	ldr	r3, [pc, #208]	@ (80078e8 <xTaskResumeAll+0x124>)
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3318      	adds	r3, #24
 8007822:	4618      	mov	r0, r3
 8007824:	f7fe fc9b 	bl	800615e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	3304      	adds	r3, #4
 800782c:	4618      	mov	r0, r3
 800782e:	f7fe fc96 	bl	800615e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007836:	2201      	movs	r2, #1
 8007838:	409a      	lsls	r2, r3
 800783a:	4b2c      	ldr	r3, [pc, #176]	@ (80078ec <xTaskResumeAll+0x128>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4313      	orrs	r3, r2
 8007840:	4a2a      	ldr	r2, [pc, #168]	@ (80078ec <xTaskResumeAll+0x128>)
 8007842:	6013      	str	r3, [r2, #0]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007848:	4613      	mov	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4413      	add	r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4a27      	ldr	r2, [pc, #156]	@ (80078f0 <xTaskResumeAll+0x12c>)
 8007852:	441a      	add	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	3304      	adds	r3, #4
 8007858:	4619      	mov	r1, r3
 800785a:	4610      	mov	r0, r2
 800785c:	f7fe fc22 	bl	80060a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007864:	4b23      	ldr	r3, [pc, #140]	@ (80078f4 <xTaskResumeAll+0x130>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786a:	429a      	cmp	r2, r3
 800786c:	d302      	bcc.n	8007874 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800786e:	4b22      	ldr	r3, [pc, #136]	@ (80078f8 <xTaskResumeAll+0x134>)
 8007870:	2201      	movs	r2, #1
 8007872:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007874:	4b1c      	ldr	r3, [pc, #112]	@ (80078e8 <xTaskResumeAll+0x124>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1cc      	bne.n	8007816 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d001      	beq.n	8007886 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007882:	f000 fb4b 	bl	8007f1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007886:	4b1d      	ldr	r3, [pc, #116]	@ (80078fc <xTaskResumeAll+0x138>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d010      	beq.n	80078b4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007892:	f000 f859 	bl	8007948 <xTaskIncrementTick>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800789c:	4b16      	ldr	r3, [pc, #88]	@ (80078f8 <xTaskResumeAll+0x134>)
 800789e:	2201      	movs	r2, #1
 80078a0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	3b01      	subs	r3, #1
 80078a6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1f1      	bne.n	8007892 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80078ae:	4b13      	ldr	r3, [pc, #76]	@ (80078fc <xTaskResumeAll+0x138>)
 80078b0:	2200      	movs	r2, #0
 80078b2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078b4:	4b10      	ldr	r3, [pc, #64]	@ (80078f8 <xTaskResumeAll+0x134>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d009      	beq.n	80078d0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078bc:	2301      	movs	r3, #1
 80078be:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078c0:	4b0f      	ldr	r3, [pc, #60]	@ (8007900 <xTaskResumeAll+0x13c>)
 80078c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078d0:	f000 feca 	bl	8008668 <vPortExitCritical>

	return xAlreadyYielded;
 80078d4:	68bb      	ldr	r3, [r7, #8]
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20006024 	.word	0x20006024
 80078e4:	20005ffc 	.word	0x20005ffc
 80078e8:	20005fbc 	.word	0x20005fbc
 80078ec:	20006004 	.word	0x20006004
 80078f0:	20005f00 	.word	0x20005f00
 80078f4:	20005efc 	.word	0x20005efc
 80078f8:	20006010 	.word	0x20006010
 80078fc:	2000600c 	.word	0x2000600c
 8007900:	e000ed04 	.word	0xe000ed04

08007904 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800790a:	4b05      	ldr	r3, [pc, #20]	@ (8007920 <xTaskGetTickCount+0x1c>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007910:	687b      	ldr	r3, [r7, #4]
}
 8007912:	4618      	mov	r0, r3
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	20006000 	.word	0x20006000

08007924 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800792a:	f000 ff4f 	bl	80087cc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800792e:	2300      	movs	r3, #0
 8007930:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007932:	4b04      	ldr	r3, [pc, #16]	@ (8007944 <xTaskGetTickCountFromISR+0x20>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007938:	683b      	ldr	r3, [r7, #0]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20006000 	.word	0x20006000

08007948 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800794e:	2300      	movs	r3, #0
 8007950:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007952:	4b50      	ldr	r3, [pc, #320]	@ (8007a94 <xTaskIncrementTick+0x14c>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	f040 808b 	bne.w	8007a72 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800795c:	4b4e      	ldr	r3, [pc, #312]	@ (8007a98 <xTaskIncrementTick+0x150>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3301      	adds	r3, #1
 8007962:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007964:	4a4c      	ldr	r2, [pc, #304]	@ (8007a98 <xTaskIncrementTick+0x150>)
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d123      	bne.n	80079b8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8007970:	4b4a      	ldr	r3, [pc, #296]	@ (8007a9c <xTaskIncrementTick+0x154>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00d      	beq.n	8007996 <xTaskIncrementTick+0x4e>
	__asm volatile
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	b672      	cpsid	i
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	b662      	cpsie	i
 800798e:	603b      	str	r3, [r7, #0]
}
 8007990:	bf00      	nop
 8007992:	bf00      	nop
 8007994:	e7fd      	b.n	8007992 <xTaskIncrementTick+0x4a>
 8007996:	4b41      	ldr	r3, [pc, #260]	@ (8007a9c <xTaskIncrementTick+0x154>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	4b40      	ldr	r3, [pc, #256]	@ (8007aa0 <xTaskIncrementTick+0x158>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a3e      	ldr	r2, [pc, #248]	@ (8007a9c <xTaskIncrementTick+0x154>)
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	4a3e      	ldr	r2, [pc, #248]	@ (8007aa0 <xTaskIncrementTick+0x158>)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6013      	str	r3, [r2, #0]
 80079aa:	4b3e      	ldr	r3, [pc, #248]	@ (8007aa4 <xTaskIncrementTick+0x15c>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3301      	adds	r3, #1
 80079b0:	4a3c      	ldr	r2, [pc, #240]	@ (8007aa4 <xTaskIncrementTick+0x15c>)
 80079b2:	6013      	str	r3, [r2, #0]
 80079b4:	f000 fab2 	bl	8007f1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80079b8:	4b3b      	ldr	r3, [pc, #236]	@ (8007aa8 <xTaskIncrementTick+0x160>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d348      	bcc.n	8007a54 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079c2:	4b36      	ldr	r3, [pc, #216]	@ (8007a9c <xTaskIncrementTick+0x154>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d104      	bne.n	80079d6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079cc:	4b36      	ldr	r3, [pc, #216]	@ (8007aa8 <xTaskIncrementTick+0x160>)
 80079ce:	f04f 32ff 	mov.w	r2, #4294967295
 80079d2:	601a      	str	r2, [r3, #0]
					break;
 80079d4:	e03e      	b.n	8007a54 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079d6:	4b31      	ldr	r3, [pc, #196]	@ (8007a9c <xTaskIncrementTick+0x154>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80079e6:	693a      	ldr	r2, [r7, #16]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d203      	bcs.n	80079f6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80079ee:	4a2e      	ldr	r2, [pc, #184]	@ (8007aa8 <xTaskIncrementTick+0x160>)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80079f4:	e02e      	b.n	8007a54 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	3304      	adds	r3, #4
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe fbaf 	bl	800615e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d004      	beq.n	8007a12 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	3318      	adds	r3, #24
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7fe fba6 	bl	800615e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a16:	2201      	movs	r2, #1
 8007a18:	409a      	lsls	r2, r3
 8007a1a:	4b24      	ldr	r3, [pc, #144]	@ (8007aac <xTaskIncrementTick+0x164>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	4a22      	ldr	r2, [pc, #136]	@ (8007aac <xTaskIncrementTick+0x164>)
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a28:	4613      	mov	r3, r2
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	4413      	add	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4a1f      	ldr	r2, [pc, #124]	@ (8007ab0 <xTaskIncrementTick+0x168>)
 8007a32:	441a      	add	r2, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	3304      	adds	r3, #4
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	f7fe fb32 	bl	80060a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a44:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab4 <xTaskIncrementTick+0x16c>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d3b9      	bcc.n	80079c2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a52:	e7b6      	b.n	80079c2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a54:	4b17      	ldr	r3, [pc, #92]	@ (8007ab4 <xTaskIncrementTick+0x16c>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a5a:	4915      	ldr	r1, [pc, #84]	@ (8007ab0 <xTaskIncrementTick+0x168>)
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4413      	add	r3, r2
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	440b      	add	r3, r1
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d907      	bls.n	8007a7c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	617b      	str	r3, [r7, #20]
 8007a70:	e004      	b.n	8007a7c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007a72:	4b11      	ldr	r3, [pc, #68]	@ (8007ab8 <xTaskIncrementTick+0x170>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	3301      	adds	r3, #1
 8007a78:	4a0f      	ldr	r2, [pc, #60]	@ (8007ab8 <xTaskIncrementTick+0x170>)
 8007a7a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007abc <xTaskIncrementTick+0x174>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d001      	beq.n	8007a88 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007a84:	2301      	movs	r3, #1
 8007a86:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007a88:	697b      	ldr	r3, [r7, #20]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3718      	adds	r7, #24
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
 8007a92:	bf00      	nop
 8007a94:	20006024 	.word	0x20006024
 8007a98:	20006000 	.word	0x20006000
 8007a9c:	20005fb4 	.word	0x20005fb4
 8007aa0:	20005fb8 	.word	0x20005fb8
 8007aa4:	20006014 	.word	0x20006014
 8007aa8:	2000601c 	.word	0x2000601c
 8007aac:	20006004 	.word	0x20006004
 8007ab0:	20005f00 	.word	0x20005f00
 8007ab4:	20005efc 	.word	0x20005efc
 8007ab8:	2000600c 	.word	0x2000600c
 8007abc:	20006010 	.word	0x20006010

08007ac0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b087      	sub	sp, #28
 8007ac4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007ac6:	4b28      	ldr	r3, [pc, #160]	@ (8007b68 <vTaskSwitchContext+0xa8>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ace:	4b27      	ldr	r3, [pc, #156]	@ (8007b6c <vTaskSwitchContext+0xac>)
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ad4:	e042      	b.n	8007b5c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007ad6:	4b25      	ldr	r3, [pc, #148]	@ (8007b6c <vTaskSwitchContext+0xac>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007adc:	4b24      	ldr	r3, [pc, #144]	@ (8007b70 <vTaskSwitchContext+0xb0>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	fab3 f383 	clz	r3, r3
 8007ae8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007aea:	7afb      	ldrb	r3, [r7, #11]
 8007aec:	f1c3 031f 	rsb	r3, r3, #31
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	4920      	ldr	r1, [pc, #128]	@ (8007b74 <vTaskSwitchContext+0xb4>)
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	4613      	mov	r3, r2
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	4413      	add	r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	440b      	add	r3, r1
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d10d      	bne.n	8007b22 <vTaskSwitchContext+0x62>
	__asm volatile
 8007b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b0a:	b672      	cpsid	i
 8007b0c:	f383 8811 	msr	BASEPRI, r3
 8007b10:	f3bf 8f6f 	isb	sy
 8007b14:	f3bf 8f4f 	dsb	sy
 8007b18:	b662      	cpsie	i
 8007b1a:	607b      	str	r3, [r7, #4]
}
 8007b1c:	bf00      	nop
 8007b1e:	bf00      	nop
 8007b20:	e7fd      	b.n	8007b1e <vTaskSwitchContext+0x5e>
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	4613      	mov	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	4413      	add	r3, r2
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	4a11      	ldr	r2, [pc, #68]	@ (8007b74 <vTaskSwitchContext+0xb4>)
 8007b2e:	4413      	add	r3, r2
 8007b30:	613b      	str	r3, [r7, #16]
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	685a      	ldr	r2, [r3, #4]
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	605a      	str	r2, [r3, #4]
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	3308      	adds	r3, #8
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d104      	bne.n	8007b52 <vTaskSwitchContext+0x92>
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	605a      	str	r2, [r3, #4]
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	4a07      	ldr	r2, [pc, #28]	@ (8007b78 <vTaskSwitchContext+0xb8>)
 8007b5a:	6013      	str	r3, [r2, #0]
}
 8007b5c:	bf00      	nop
 8007b5e:	371c      	adds	r7, #28
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	20006024 	.word	0x20006024
 8007b6c:	20006010 	.word	0x20006010
 8007b70:	20006004 	.word	0x20006004
 8007b74:	20005f00 	.word	0x20005f00
 8007b78:	20005efc 	.word	0x20005efc

08007b7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10d      	bne.n	8007ba8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	b672      	cpsid	i
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	b662      	cpsie	i
 8007ba0:	60fb      	str	r3, [r7, #12]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ba8:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <vTaskPlaceOnEventList+0x4c>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3318      	adds	r3, #24
 8007bae:	4619      	mov	r1, r3
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f7fe fa9b 	bl	80060ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	6838      	ldr	r0, [r7, #0]
 8007bba:	f000 fbad 	bl	8008318 <prvAddCurrentTaskToDelayedList>
}
 8007bbe:	bf00      	nop
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20005efc 	.word	0x20005efc

08007bcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10d      	bne.n	8007bfe <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8007be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be6:	b672      	cpsid	i
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	b662      	cpsie	i
 8007bf6:	60fb      	str	r3, [r7, #12]
}
 8007bf8:	bf00      	nop
 8007bfa:	bf00      	nop
 8007bfc:	e7fd      	b.n	8007bfa <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	3318      	adds	r3, #24
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe faab 	bl	800615e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c08:	4b1d      	ldr	r3, [pc, #116]	@ (8007c80 <xTaskRemoveFromEventList+0xb4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d11c      	bne.n	8007c4a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	3304      	adds	r3, #4
 8007c14:	4618      	mov	r0, r3
 8007c16:	f7fe faa2 	bl	800615e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1e:	2201      	movs	r2, #1
 8007c20:	409a      	lsls	r2, r3
 8007c22:	4b18      	ldr	r3, [pc, #96]	@ (8007c84 <xTaskRemoveFromEventList+0xb8>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	4a16      	ldr	r2, [pc, #88]	@ (8007c84 <xTaskRemoveFromEventList+0xb8>)
 8007c2a:	6013      	str	r3, [r2, #0]
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c30:	4613      	mov	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	4413      	add	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4a13      	ldr	r2, [pc, #76]	@ (8007c88 <xTaskRemoveFromEventList+0xbc>)
 8007c3a:	441a      	add	r2, r3
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	3304      	adds	r3, #4
 8007c40:	4619      	mov	r1, r3
 8007c42:	4610      	mov	r0, r2
 8007c44:	f7fe fa2e 	bl	80060a4 <vListInsertEnd>
 8007c48:	e005      	b.n	8007c56 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	3318      	adds	r3, #24
 8007c4e:	4619      	mov	r1, r3
 8007c50:	480e      	ldr	r0, [pc, #56]	@ (8007c8c <xTaskRemoveFromEventList+0xc0>)
 8007c52:	f7fe fa27 	bl	80060a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c90 <xTaskRemoveFromEventList+0xc4>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d905      	bls.n	8007c70 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c64:	2301      	movs	r3, #1
 8007c66:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c68:	4b0a      	ldr	r3, [pc, #40]	@ (8007c94 <xTaskRemoveFromEventList+0xc8>)
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]
 8007c6e:	e001      	b.n	8007c74 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007c70:	2300      	movs	r3, #0
 8007c72:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c74:	697b      	ldr	r3, [r7, #20]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20006024 	.word	0x20006024
 8007c84:	20006004 	.word	0x20006004
 8007c88:	20005f00 	.word	0x20005f00
 8007c8c:	20005fbc 	.word	0x20005fbc
 8007c90:	20005efc 	.word	0x20005efc
 8007c94:	20006010 	.word	0x20006010

08007c98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ca0:	4b06      	ldr	r3, [pc, #24]	@ (8007cbc <vTaskInternalSetTimeOutState+0x24>)
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ca8:	4b05      	ldr	r3, [pc, #20]	@ (8007cc0 <vTaskInternalSetTimeOutState+0x28>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	605a      	str	r2, [r3, #4]
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	20006014 	.word	0x20006014
 8007cc0:	20006000 	.word	0x20006000

08007cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b088      	sub	sp, #32
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d10d      	bne.n	8007cf0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	b672      	cpsid	i
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	b662      	cpsie	i
 8007ce8:	613b      	str	r3, [r7, #16]
}
 8007cea:	bf00      	nop
 8007cec:	bf00      	nop
 8007cee:	e7fd      	b.n	8007cec <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d10d      	bne.n	8007d12 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8007cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfa:	b672      	cpsid	i
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	b662      	cpsie	i
 8007d0a:	60fb      	str	r3, [r7, #12]
}
 8007d0c:	bf00      	nop
 8007d0e:	bf00      	nop
 8007d10:	e7fd      	b.n	8007d0e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8007d12:	f000 fc73 	bl	80085fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d16:	4b1d      	ldr	r3, [pc, #116]	@ (8007d8c <xTaskCheckForTimeOut+0xc8>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	69ba      	ldr	r2, [r7, #24]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2e:	d102      	bne.n	8007d36 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d30:	2300      	movs	r3, #0
 8007d32:	61fb      	str	r3, [r7, #28]
 8007d34:	e023      	b.n	8007d7e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4b15      	ldr	r3, [pc, #84]	@ (8007d90 <xTaskCheckForTimeOut+0xcc>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d007      	beq.n	8007d52 <xTaskCheckForTimeOut+0x8e>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	69ba      	ldr	r2, [r7, #24]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d302      	bcc.n	8007d52 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	61fb      	str	r3, [r7, #28]
 8007d50:	e015      	b.n	8007d7e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d20b      	bcs.n	8007d74 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	1ad2      	subs	r2, r2, r3
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff ff95 	bl	8007c98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	61fb      	str	r3, [r7, #28]
 8007d72:	e004      	b.n	8007d7e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	2200      	movs	r2, #0
 8007d78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d7e:	f000 fc73 	bl	8008668 <vPortExitCritical>

	return xReturn;
 8007d82:	69fb      	ldr	r3, [r7, #28]
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3720      	adds	r7, #32
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	20006000 	.word	0x20006000
 8007d90:	20006014 	.word	0x20006014

08007d94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d94:	b480      	push	{r7}
 8007d96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d98:	4b03      	ldr	r3, [pc, #12]	@ (8007da8 <vTaskMissedYield+0x14>)
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	601a      	str	r2, [r3, #0]
}
 8007d9e:	bf00      	nop
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr
 8007da8:	20006010 	.word	0x20006010

08007dac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007db4:	f000 f852 	bl	8007e5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007db8:	4b06      	ldr	r3, [pc, #24]	@ (8007dd4 <prvIdleTask+0x28>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d9f9      	bls.n	8007db4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007dc0:	4b05      	ldr	r3, [pc, #20]	@ (8007dd8 <prvIdleTask+0x2c>)
 8007dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007dd0:	e7f0      	b.n	8007db4 <prvIdleTask+0x8>
 8007dd2:	bf00      	nop
 8007dd4:	20005f00 	.word	0x20005f00
 8007dd8:	e000ed04 	.word	0xe000ed04

08007ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007de2:	2300      	movs	r3, #0
 8007de4:	607b      	str	r3, [r7, #4]
 8007de6:	e00c      	b.n	8007e02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	4613      	mov	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	4a12      	ldr	r2, [pc, #72]	@ (8007e3c <prvInitialiseTaskLists+0x60>)
 8007df4:	4413      	add	r3, r2
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fe f927 	bl	800604a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	607b      	str	r3, [r7, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b06      	cmp	r3, #6
 8007e06:	d9ef      	bls.n	8007de8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e08:	480d      	ldr	r0, [pc, #52]	@ (8007e40 <prvInitialiseTaskLists+0x64>)
 8007e0a:	f7fe f91e 	bl	800604a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e0e:	480d      	ldr	r0, [pc, #52]	@ (8007e44 <prvInitialiseTaskLists+0x68>)
 8007e10:	f7fe f91b 	bl	800604a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e14:	480c      	ldr	r0, [pc, #48]	@ (8007e48 <prvInitialiseTaskLists+0x6c>)
 8007e16:	f7fe f918 	bl	800604a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e1a:	480c      	ldr	r0, [pc, #48]	@ (8007e4c <prvInitialiseTaskLists+0x70>)
 8007e1c:	f7fe f915 	bl	800604a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e20:	480b      	ldr	r0, [pc, #44]	@ (8007e50 <prvInitialiseTaskLists+0x74>)
 8007e22:	f7fe f912 	bl	800604a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e26:	4b0b      	ldr	r3, [pc, #44]	@ (8007e54 <prvInitialiseTaskLists+0x78>)
 8007e28:	4a05      	ldr	r2, [pc, #20]	@ (8007e40 <prvInitialiseTaskLists+0x64>)
 8007e2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e58 <prvInitialiseTaskLists+0x7c>)
 8007e2e:	4a05      	ldr	r2, [pc, #20]	@ (8007e44 <prvInitialiseTaskLists+0x68>)
 8007e30:	601a      	str	r2, [r3, #0]
}
 8007e32:	bf00      	nop
 8007e34:	3708      	adds	r7, #8
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	20005f00 	.word	0x20005f00
 8007e40:	20005f8c 	.word	0x20005f8c
 8007e44:	20005fa0 	.word	0x20005fa0
 8007e48:	20005fbc 	.word	0x20005fbc
 8007e4c:	20005fd0 	.word	0x20005fd0
 8007e50:	20005fe8 	.word	0x20005fe8
 8007e54:	20005fb4 	.word	0x20005fb4
 8007e58:	20005fb8 	.word	0x20005fb8

08007e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e62:	e019      	b.n	8007e98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e64:	f000 fbca 	bl	80085fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e68:	4b10      	ldr	r3, [pc, #64]	@ (8007eac <prvCheckTasksWaitingTermination+0x50>)
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	68db      	ldr	r3, [r3, #12]
 8007e6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3304      	adds	r3, #4
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7fe f972 	bl	800615e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb0 <prvCheckTasksWaitingTermination+0x54>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4a0b      	ldr	r2, [pc, #44]	@ (8007eb0 <prvCheckTasksWaitingTermination+0x54>)
 8007e82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e84:	4b0b      	ldr	r3, [pc, #44]	@ (8007eb4 <prvCheckTasksWaitingTermination+0x58>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8007eb4 <prvCheckTasksWaitingTermination+0x58>)
 8007e8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e8e:	f000 fbeb 	bl	8008668 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 f810 	bl	8007eb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e98:	4b06      	ldr	r3, [pc, #24]	@ (8007eb4 <prvCheckTasksWaitingTermination+0x58>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1e1      	bne.n	8007e64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ea0:	bf00      	nop
 8007ea2:	bf00      	nop
 8007ea4:	3708      	adds	r7, #8
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	20005fd0 	.word	0x20005fd0
 8007eb0:	20005ffc 	.word	0x20005ffc
 8007eb4:	20005fe4 	.word	0x20005fe4

08007eb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d108      	bne.n	8007edc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f000 fd90 	bl	80089f4 <vPortFree>
				vPortFree( pxTCB );
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 fd8d 	bl	80089f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007eda:	e01b      	b.n	8007f14 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d103      	bne.n	8007eee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fd84 	bl	80089f4 <vPortFree>
	}
 8007eec:	e012      	b.n	8007f14 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d00d      	beq.n	8007f14 <prvDeleteTCB+0x5c>
	__asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	b672      	cpsid	i
 8007efe:	f383 8811 	msr	BASEPRI, r3
 8007f02:	f3bf 8f6f 	isb	sy
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	b662      	cpsie	i
 8007f0c:	60fb      	str	r3, [r7, #12]
}
 8007f0e:	bf00      	nop
 8007f10:	bf00      	nop
 8007f12:	e7fd      	b.n	8007f10 <prvDeleteTCB+0x58>
	}
 8007f14:	bf00      	nop
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f22:	4b0c      	ldr	r3, [pc, #48]	@ (8007f54 <prvResetNextTaskUnblockTime+0x38>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d104      	bne.n	8007f36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f58 <prvResetNextTaskUnblockTime+0x3c>)
 8007f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f34:	e008      	b.n	8007f48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f36:	4b07      	ldr	r3, [pc, #28]	@ (8007f54 <prvResetNextTaskUnblockTime+0x38>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	4a04      	ldr	r2, [pc, #16]	@ (8007f58 <prvResetNextTaskUnblockTime+0x3c>)
 8007f46:	6013      	str	r3, [r2, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	370c      	adds	r7, #12
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f52:	4770      	bx	lr
 8007f54:	20005fb4 	.word	0x20005fb4
 8007f58:	2000601c 	.word	0x2000601c

08007f5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f62:	4b0b      	ldr	r3, [pc, #44]	@ (8007f90 <xTaskGetSchedulerState+0x34>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d102      	bne.n	8007f70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	607b      	str	r3, [r7, #4]
 8007f6e:	e008      	b.n	8007f82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f70:	4b08      	ldr	r3, [pc, #32]	@ (8007f94 <xTaskGetSchedulerState+0x38>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d102      	bne.n	8007f7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f78:	2302      	movs	r3, #2
 8007f7a:	607b      	str	r3, [r7, #4]
 8007f7c:	e001      	b.n	8007f82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f82:	687b      	ldr	r3, [r7, #4]
	}
 8007f84:	4618      	mov	r0, r3
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	20006008 	.word	0x20006008
 8007f94:	20006024 	.word	0x20006024

08007f98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d069      	beq.n	8008082 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb2:	4b36      	ldr	r3, [pc, #216]	@ (800808c <xTaskPriorityInherit+0xf4>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d259      	bcs.n	8008070 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	699b      	ldr	r3, [r3, #24]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	db06      	blt.n	8007fd2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fc4:	4b31      	ldr	r3, [pc, #196]	@ (800808c <xTaskPriorityInherit+0xf4>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fca:	f1c3 0207 	rsb	r2, r3, #7
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	6959      	ldr	r1, [r3, #20]
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8008090 <xTaskPriorityInherit+0xf8>)
 8007fe4:	4413      	add	r3, r2
 8007fe6:	4299      	cmp	r1, r3
 8007fe8:	d13a      	bne.n	8008060 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	3304      	adds	r3, #4
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7fe f8b5 	bl	800615e <uxListRemove>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d115      	bne.n	8008026 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffe:	4924      	ldr	r1, [pc, #144]	@ (8008090 <xTaskPriorityInherit+0xf8>)
 8008000:	4613      	mov	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	440b      	add	r3, r1
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10a      	bne.n	8008026 <xTaskPriorityInherit+0x8e>
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008014:	2201      	movs	r2, #1
 8008016:	fa02 f303 	lsl.w	r3, r2, r3
 800801a:	43da      	mvns	r2, r3
 800801c:	4b1d      	ldr	r3, [pc, #116]	@ (8008094 <xTaskPriorityInherit+0xfc>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4013      	ands	r3, r2
 8008022:	4a1c      	ldr	r2, [pc, #112]	@ (8008094 <xTaskPriorityInherit+0xfc>)
 8008024:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008026:	4b19      	ldr	r3, [pc, #100]	@ (800808c <xTaskPriorityInherit+0xf4>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008034:	2201      	movs	r2, #1
 8008036:	409a      	lsls	r2, r3
 8008038:	4b16      	ldr	r3, [pc, #88]	@ (8008094 <xTaskPriorityInherit+0xfc>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4313      	orrs	r3, r2
 800803e:	4a15      	ldr	r2, [pc, #84]	@ (8008094 <xTaskPriorityInherit+0xfc>)
 8008040:	6013      	str	r3, [r2, #0]
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008046:	4613      	mov	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4413      	add	r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	4a10      	ldr	r2, [pc, #64]	@ (8008090 <xTaskPriorityInherit+0xf8>)
 8008050:	441a      	add	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	3304      	adds	r3, #4
 8008056:	4619      	mov	r1, r3
 8008058:	4610      	mov	r0, r2
 800805a:	f7fe f823 	bl	80060a4 <vListInsertEnd>
 800805e:	e004      	b.n	800806a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008060:	4b0a      	ldr	r3, [pc, #40]	@ (800808c <xTaskPriorityInherit+0xf4>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800806a:	2301      	movs	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]
 800806e:	e008      	b.n	8008082 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008074:	4b05      	ldr	r3, [pc, #20]	@ (800808c <xTaskPriorityInherit+0xf4>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807a:	429a      	cmp	r2, r3
 800807c:	d201      	bcs.n	8008082 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800807e:	2301      	movs	r3, #1
 8008080:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008082:	68fb      	ldr	r3, [r7, #12]
	}
 8008084:	4618      	mov	r0, r3
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	20005efc 	.word	0x20005efc
 8008090:	20005f00 	.word	0x20005f00
 8008094:	20006004 	.word	0x20006004

08008098 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008098:	b580      	push	{r7, lr}
 800809a:	b086      	sub	sp, #24
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80080a4:	2300      	movs	r3, #0
 80080a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d074      	beq.n	8008198 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80080ae:	4b3d      	ldr	r3, [pc, #244]	@ (80081a4 <xTaskPriorityDisinherit+0x10c>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	693a      	ldr	r2, [r7, #16]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d00d      	beq.n	80080d4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080bc:	b672      	cpsid	i
 80080be:	f383 8811 	msr	BASEPRI, r3
 80080c2:	f3bf 8f6f 	isb	sy
 80080c6:	f3bf 8f4f 	dsb	sy
 80080ca:	b662      	cpsie	i
 80080cc:	60fb      	str	r3, [r7, #12]
}
 80080ce:	bf00      	nop
 80080d0:	bf00      	nop
 80080d2:	e7fd      	b.n	80080d0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10d      	bne.n	80080f8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80080dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e0:	b672      	cpsid	i
 80080e2:	f383 8811 	msr	BASEPRI, r3
 80080e6:	f3bf 8f6f 	isb	sy
 80080ea:	f3bf 8f4f 	dsb	sy
 80080ee:	b662      	cpsie	i
 80080f0:	60bb      	str	r3, [r7, #8]
}
 80080f2:	bf00      	nop
 80080f4:	bf00      	nop
 80080f6:	e7fd      	b.n	80080f4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080fc:	1e5a      	subs	r2, r3, #1
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800810a:	429a      	cmp	r2, r3
 800810c:	d044      	beq.n	8008198 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008112:	2b00      	cmp	r3, #0
 8008114:	d140      	bne.n	8008198 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	3304      	adds	r3, #4
 800811a:	4618      	mov	r0, r3
 800811c:	f7fe f81f 	bl	800615e <uxListRemove>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d115      	bne.n	8008152 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812a:	491f      	ldr	r1, [pc, #124]	@ (80081a8 <xTaskPriorityDisinherit+0x110>)
 800812c:	4613      	mov	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	440b      	add	r3, r1
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10a      	bne.n	8008152 <xTaskPriorityDisinherit+0xba>
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008140:	2201      	movs	r2, #1
 8008142:	fa02 f303 	lsl.w	r3, r2, r3
 8008146:	43da      	mvns	r2, r3
 8008148:	4b18      	ldr	r3, [pc, #96]	@ (80081ac <xTaskPriorityDisinherit+0x114>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4013      	ands	r3, r2
 800814e:	4a17      	ldr	r2, [pc, #92]	@ (80081ac <xTaskPriorityDisinherit+0x114>)
 8008150:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815e:	f1c3 0207 	rsb	r2, r3, #7
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816a:	2201      	movs	r2, #1
 800816c:	409a      	lsls	r2, r3
 800816e:	4b0f      	ldr	r3, [pc, #60]	@ (80081ac <xTaskPriorityDisinherit+0x114>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4313      	orrs	r3, r2
 8008174:	4a0d      	ldr	r2, [pc, #52]	@ (80081ac <xTaskPriorityDisinherit+0x114>)
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800817c:	4613      	mov	r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4413      	add	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4a08      	ldr	r2, [pc, #32]	@ (80081a8 <xTaskPriorityDisinherit+0x110>)
 8008186:	441a      	add	r2, r3
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	3304      	adds	r3, #4
 800818c:	4619      	mov	r1, r3
 800818e:	4610      	mov	r0, r2
 8008190:	f7fd ff88 	bl	80060a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008194:	2301      	movs	r3, #1
 8008196:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008198:	697b      	ldr	r3, [r7, #20]
	}
 800819a:	4618      	mov	r0, r3
 800819c:	3718      	adds	r7, #24
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	20005efc 	.word	0x20005efc
 80081a8:	20005f00 	.word	0x20005f00
 80081ac:	20006004 	.word	0x20006004

080081b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b088      	sub	sp, #32
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80081be:	2301      	movs	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 8089 	beq.w	80082dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10d      	bne.n	80081ee <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d6:	b672      	cpsid	i
 80081d8:	f383 8811 	msr	BASEPRI, r3
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	b662      	cpsie	i
 80081e6:	60fb      	str	r3, [r7, #12]
}
 80081e8:	bf00      	nop
 80081ea:	bf00      	nop
 80081ec:	e7fd      	b.n	80081ea <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081f2:	683a      	ldr	r2, [r7, #0]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d902      	bls.n	80081fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	61fb      	str	r3, [r7, #28]
 80081fc:	e002      	b.n	8008204 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008202:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008208:	69fa      	ldr	r2, [r7, #28]
 800820a:	429a      	cmp	r2, r3
 800820c:	d066      	beq.n	80082dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008212:	697a      	ldr	r2, [r7, #20]
 8008214:	429a      	cmp	r2, r3
 8008216:	d161      	bne.n	80082dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008218:	4b32      	ldr	r3, [pc, #200]	@ (80082e4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	69ba      	ldr	r2, [r7, #24]
 800821e:	429a      	cmp	r2, r3
 8008220:	d10d      	bne.n	800823e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8008222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008226:	b672      	cpsid	i
 8008228:	f383 8811 	msr	BASEPRI, r3
 800822c:	f3bf 8f6f 	isb	sy
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	b662      	cpsie	i
 8008236:	60bb      	str	r3, [r7, #8]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008242:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	69fa      	ldr	r2, [r7, #28]
 8008248:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800824a:	69bb      	ldr	r3, [r7, #24]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	2b00      	cmp	r3, #0
 8008250:	db04      	blt.n	800825c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	f1c3 0207 	rsb	r2, r3, #7
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	6959      	ldr	r1, [r3, #20]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	4613      	mov	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4413      	add	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4a1f      	ldr	r2, [pc, #124]	@ (80082e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800826c:	4413      	add	r3, r2
 800826e:	4299      	cmp	r1, r3
 8008270:	d134      	bne.n	80082dc <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008272:	69bb      	ldr	r3, [r7, #24]
 8008274:	3304      	adds	r3, #4
 8008276:	4618      	mov	r0, r3
 8008278:	f7fd ff71 	bl	800615e <uxListRemove>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d115      	bne.n	80082ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008286:	4918      	ldr	r1, [pc, #96]	@ (80082e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008288:	4613      	mov	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	4413      	add	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d10a      	bne.n	80082ae <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8008298:	69bb      	ldr	r3, [r7, #24]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	2201      	movs	r2, #1
 800829e:	fa02 f303 	lsl.w	r3, r2, r3
 80082a2:	43da      	mvns	r2, r3
 80082a4:	4b11      	ldr	r3, [pc, #68]	@ (80082ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4013      	ands	r3, r2
 80082aa:	4a10      	ldr	r2, [pc, #64]	@ (80082ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80082ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b2:	2201      	movs	r2, #1
 80082b4:	409a      	lsls	r2, r3
 80082b6:	4b0d      	ldr	r3, [pc, #52]	@ (80082ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	4a0b      	ldr	r2, [pc, #44]	@ (80082ec <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80082be:	6013      	str	r3, [r2, #0]
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082c4:	4613      	mov	r3, r2
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	4a06      	ldr	r2, [pc, #24]	@ (80082e8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80082ce:	441a      	add	r2, r3
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	3304      	adds	r3, #4
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f7fd fee4 	bl	80060a4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082dc:	bf00      	nop
 80082de:	3720      	adds	r7, #32
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	20005efc 	.word	0x20005efc
 80082e8:	20005f00 	.word	0x20005f00
 80082ec:	20006004 	.word	0x20006004

080082f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80082f0:	b480      	push	{r7}
 80082f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80082f4:	4b07      	ldr	r3, [pc, #28]	@ (8008314 <pvTaskIncrementMutexHeldCount+0x24>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d004      	beq.n	8008306 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80082fc:	4b05      	ldr	r3, [pc, #20]	@ (8008314 <pvTaskIncrementMutexHeldCount+0x24>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008302:	3201      	adds	r2, #1
 8008304:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008306:	4b03      	ldr	r3, [pc, #12]	@ (8008314 <pvTaskIncrementMutexHeldCount+0x24>)
 8008308:	681b      	ldr	r3, [r3, #0]
	}
 800830a:	4618      	mov	r0, r3
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr
 8008314:	20005efc 	.word	0x20005efc

08008318 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008322:	4b29      	ldr	r3, [pc, #164]	@ (80083c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008328:	4b28      	ldr	r3, [pc, #160]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	3304      	adds	r3, #4
 800832e:	4618      	mov	r0, r3
 8008330:	f7fd ff15 	bl	800615e <uxListRemove>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10b      	bne.n	8008352 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800833a:	4b24      	ldr	r3, [pc, #144]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008340:	2201      	movs	r2, #1
 8008342:	fa02 f303 	lsl.w	r3, r2, r3
 8008346:	43da      	mvns	r2, r3
 8008348:	4b21      	ldr	r3, [pc, #132]	@ (80083d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4013      	ands	r3, r2
 800834e:	4a20      	ldr	r2, [pc, #128]	@ (80083d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008350:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008358:	d10a      	bne.n	8008370 <prvAddCurrentTaskToDelayedList+0x58>
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d007      	beq.n	8008370 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008360:	4b1a      	ldr	r3, [pc, #104]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	3304      	adds	r3, #4
 8008366:	4619      	mov	r1, r3
 8008368:	481a      	ldr	r0, [pc, #104]	@ (80083d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800836a:	f7fd fe9b 	bl	80060a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800836e:	e026      	b.n	80083be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4413      	add	r3, r2
 8008376:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008378:	4b14      	ldr	r3, [pc, #80]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68ba      	ldr	r2, [r7, #8]
 800837e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d209      	bcs.n	800839c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008388:	4b13      	ldr	r3, [pc, #76]	@ (80083d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	4b0f      	ldr	r3, [pc, #60]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	3304      	adds	r3, #4
 8008392:	4619      	mov	r1, r3
 8008394:	4610      	mov	r0, r2
 8008396:	f7fd fea9 	bl	80060ec <vListInsert>
}
 800839a:	e010      	b.n	80083be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800839c:	4b0f      	ldr	r3, [pc, #60]	@ (80083dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	4b0a      	ldr	r3, [pc, #40]	@ (80083cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3304      	adds	r3, #4
 80083a6:	4619      	mov	r1, r3
 80083a8:	4610      	mov	r0, r2
 80083aa:	f7fd fe9f 	bl	80060ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80083ae:	4b0c      	ldr	r3, [pc, #48]	@ (80083e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d202      	bcs.n	80083be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80083b8:	4a09      	ldr	r2, [pc, #36]	@ (80083e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	6013      	str	r3, [r2, #0]
}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	20006000 	.word	0x20006000
 80083cc:	20005efc 	.word	0x20005efc
 80083d0:	20006004 	.word	0x20006004
 80083d4:	20005fe8 	.word	0x20005fe8
 80083d8:	20005fb8 	.word	0x20005fb8
 80083dc:	20005fb4 	.word	0x20005fb4
 80083e0:	2000601c 	.word	0x2000601c

080083e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3b04      	subs	r3, #4
 80083f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80083fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	3b04      	subs	r3, #4
 8008402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	f023 0201 	bic.w	r2, r3, #1
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	3b04      	subs	r3, #4
 8008412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008414:	4a0c      	ldr	r2, [pc, #48]	@ (8008448 <pxPortInitialiseStack+0x64>)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	3b14      	subs	r3, #20
 800841e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	3b04      	subs	r3, #4
 800842a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f06f 0202 	mvn.w	r2, #2
 8008432:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3b20      	subs	r3, #32
 8008438:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800843a:	68fb      	ldr	r3, [r7, #12]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3714      	adds	r7, #20
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr
 8008448:	0800844d 	.word	0x0800844d

0800844c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008452:	2300      	movs	r3, #0
 8008454:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008456:	4b15      	ldr	r3, [pc, #84]	@ (80084ac <prvTaskExitError+0x60>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800845e:	d00d      	beq.n	800847c <prvTaskExitError+0x30>
	__asm volatile
 8008460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008464:	b672      	cpsid	i
 8008466:	f383 8811 	msr	BASEPRI, r3
 800846a:	f3bf 8f6f 	isb	sy
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	b662      	cpsie	i
 8008474:	60fb      	str	r3, [r7, #12]
}
 8008476:	bf00      	nop
 8008478:	bf00      	nop
 800847a:	e7fd      	b.n	8008478 <prvTaskExitError+0x2c>
	__asm volatile
 800847c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008480:	b672      	cpsid	i
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	b662      	cpsie	i
 8008490:	60bb      	str	r3, [r7, #8]
}
 8008492:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008494:	bf00      	nop
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d0fc      	beq.n	8008496 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800849c:	bf00      	nop
 800849e:	bf00      	nop
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	20000020 	.word	0x20000020

080084b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084b0:	4b07      	ldr	r3, [pc, #28]	@ (80084d0 <pxCurrentTCBConst2>)
 80084b2:	6819      	ldr	r1, [r3, #0]
 80084b4:	6808      	ldr	r0, [r1, #0]
 80084b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ba:	f380 8809 	msr	PSP, r0
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f04f 0000 	mov.w	r0, #0
 80084c6:	f380 8811 	msr	BASEPRI, r0
 80084ca:	4770      	bx	lr
 80084cc:	f3af 8000 	nop.w

080084d0 <pxCurrentTCBConst2>:
 80084d0:	20005efc 	.word	0x20005efc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80084d4:	bf00      	nop
 80084d6:	bf00      	nop

080084d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80084d8:	4808      	ldr	r0, [pc, #32]	@ (80084fc <prvPortStartFirstTask+0x24>)
 80084da:	6800      	ldr	r0, [r0, #0]
 80084dc:	6800      	ldr	r0, [r0, #0]
 80084de:	f380 8808 	msr	MSP, r0
 80084e2:	f04f 0000 	mov.w	r0, #0
 80084e6:	f380 8814 	msr	CONTROL, r0
 80084ea:	b662      	cpsie	i
 80084ec:	b661      	cpsie	f
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	f3bf 8f6f 	isb	sy
 80084f6:	df00      	svc	0
 80084f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80084fa:	bf00      	nop
 80084fc:	e000ed08 	.word	0xe000ed08

08008500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008506:	4b37      	ldr	r3, [pc, #220]	@ (80085e4 <xPortStartScheduler+0xe4>)
 8008508:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	b2db      	uxtb	r3, r3
 8008510:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	22ff      	movs	r2, #255	@ 0xff
 8008516:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	b2db      	uxtb	r3, r3
 800851e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	b2db      	uxtb	r3, r3
 8008524:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008528:	b2da      	uxtb	r2, r3
 800852a:	4b2f      	ldr	r3, [pc, #188]	@ (80085e8 <xPortStartScheduler+0xe8>)
 800852c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800852e:	4b2f      	ldr	r3, [pc, #188]	@ (80085ec <xPortStartScheduler+0xec>)
 8008530:	2207      	movs	r2, #7
 8008532:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008534:	e009      	b.n	800854a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008536:	4b2d      	ldr	r3, [pc, #180]	@ (80085ec <xPortStartScheduler+0xec>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3b01      	subs	r3, #1
 800853c:	4a2b      	ldr	r2, [pc, #172]	@ (80085ec <xPortStartScheduler+0xec>)
 800853e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008540:	78fb      	ldrb	r3, [r7, #3]
 8008542:	b2db      	uxtb	r3, r3
 8008544:	005b      	lsls	r3, r3, #1
 8008546:	b2db      	uxtb	r3, r3
 8008548:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800854a:	78fb      	ldrb	r3, [r7, #3]
 800854c:	b2db      	uxtb	r3, r3
 800854e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008552:	2b80      	cmp	r3, #128	@ 0x80
 8008554:	d0ef      	beq.n	8008536 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008556:	4b25      	ldr	r3, [pc, #148]	@ (80085ec <xPortStartScheduler+0xec>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f1c3 0307 	rsb	r3, r3, #7
 800855e:	2b04      	cmp	r3, #4
 8008560:	d00d      	beq.n	800857e <xPortStartScheduler+0x7e>
	__asm volatile
 8008562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008566:	b672      	cpsid	i
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	b662      	cpsie	i
 8008576:	60bb      	str	r3, [r7, #8]
}
 8008578:	bf00      	nop
 800857a:	bf00      	nop
 800857c:	e7fd      	b.n	800857a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800857e:	4b1b      	ldr	r3, [pc, #108]	@ (80085ec <xPortStartScheduler+0xec>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	021b      	lsls	r3, r3, #8
 8008584:	4a19      	ldr	r2, [pc, #100]	@ (80085ec <xPortStartScheduler+0xec>)
 8008586:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008588:	4b18      	ldr	r3, [pc, #96]	@ (80085ec <xPortStartScheduler+0xec>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008590:	4a16      	ldr	r2, [pc, #88]	@ (80085ec <xPortStartScheduler+0xec>)
 8008592:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	b2da      	uxtb	r2, r3
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800859c:	4b14      	ldr	r3, [pc, #80]	@ (80085f0 <xPortStartScheduler+0xf0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a13      	ldr	r2, [pc, #76]	@ (80085f0 <xPortStartScheduler+0xf0>)
 80085a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80085a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085a8:	4b11      	ldr	r3, [pc, #68]	@ (80085f0 <xPortStartScheduler+0xf0>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a10      	ldr	r2, [pc, #64]	@ (80085f0 <xPortStartScheduler+0xf0>)
 80085ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80085b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085b4:	f000 f8dc 	bl	8008770 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085b8:	4b0e      	ldr	r3, [pc, #56]	@ (80085f4 <xPortStartScheduler+0xf4>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085be:	f000 f8fb 	bl	80087b8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085c2:	4b0d      	ldr	r3, [pc, #52]	@ (80085f8 <xPortStartScheduler+0xf8>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a0c      	ldr	r2, [pc, #48]	@ (80085f8 <xPortStartScheduler+0xf8>)
 80085c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80085cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085ce:	f7ff ff83 	bl	80084d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085d2:	f7ff fa75 	bl	8007ac0 <vTaskSwitchContext>
	prvTaskExitError();
 80085d6:	f7ff ff39 	bl	800844c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}
 80085e4:	e000e400 	.word	0xe000e400
 80085e8:	20006028 	.word	0x20006028
 80085ec:	2000602c 	.word	0x2000602c
 80085f0:	e000ed20 	.word	0xe000ed20
 80085f4:	20000020 	.word	0x20000020
 80085f8:	e000ef34 	.word	0xe000ef34

080085fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
	__asm volatile
 8008602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008606:	b672      	cpsid	i
 8008608:	f383 8811 	msr	BASEPRI, r3
 800860c:	f3bf 8f6f 	isb	sy
 8008610:	f3bf 8f4f 	dsb	sy
 8008614:	b662      	cpsie	i
 8008616:	607b      	str	r3, [r7, #4]
}
 8008618:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800861a:	4b11      	ldr	r3, [pc, #68]	@ (8008660 <vPortEnterCritical+0x64>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	3301      	adds	r3, #1
 8008620:	4a0f      	ldr	r2, [pc, #60]	@ (8008660 <vPortEnterCritical+0x64>)
 8008622:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008624:	4b0e      	ldr	r3, [pc, #56]	@ (8008660 <vPortEnterCritical+0x64>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d112      	bne.n	8008652 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800862c:	4b0d      	ldr	r3, [pc, #52]	@ (8008664 <vPortEnterCritical+0x68>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	b2db      	uxtb	r3, r3
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00d      	beq.n	8008652 <vPortEnterCritical+0x56>
	__asm volatile
 8008636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800863a:	b672      	cpsid	i
 800863c:	f383 8811 	msr	BASEPRI, r3
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	f3bf 8f4f 	dsb	sy
 8008648:	b662      	cpsie	i
 800864a:	603b      	str	r3, [r7, #0]
}
 800864c:	bf00      	nop
 800864e:	bf00      	nop
 8008650:	e7fd      	b.n	800864e <vPortEnterCritical+0x52>
	}
}
 8008652:	bf00      	nop
 8008654:	370c      	adds	r7, #12
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	20000020 	.word	0x20000020
 8008664:	e000ed04 	.word	0xe000ed04

08008668 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800866e:	4b13      	ldr	r3, [pc, #76]	@ (80086bc <vPortExitCritical+0x54>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10d      	bne.n	8008692 <vPortExitCritical+0x2a>
	__asm volatile
 8008676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867a:	b672      	cpsid	i
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	b662      	cpsie	i
 800868a:	607b      	str	r3, [r7, #4]
}
 800868c:	bf00      	nop
 800868e:	bf00      	nop
 8008690:	e7fd      	b.n	800868e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008692:	4b0a      	ldr	r3, [pc, #40]	@ (80086bc <vPortExitCritical+0x54>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3b01      	subs	r3, #1
 8008698:	4a08      	ldr	r2, [pc, #32]	@ (80086bc <vPortExitCritical+0x54>)
 800869a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800869c:	4b07      	ldr	r3, [pc, #28]	@ (80086bc <vPortExitCritical+0x54>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d105      	bne.n	80086b0 <vPortExitCritical+0x48>
 80086a4:	2300      	movs	r3, #0
 80086a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	f383 8811 	msr	BASEPRI, r3
}
 80086ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	20000020 	.word	0x20000020

080086c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086c0:	f3ef 8009 	mrs	r0, PSP
 80086c4:	f3bf 8f6f 	isb	sy
 80086c8:	4b15      	ldr	r3, [pc, #84]	@ (8008720 <pxCurrentTCBConst>)
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	f01e 0f10 	tst.w	lr, #16
 80086d0:	bf08      	it	eq
 80086d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086da:	6010      	str	r0, [r2, #0]
 80086dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80086e4:	b672      	cpsid	i
 80086e6:	f380 8811 	msr	BASEPRI, r0
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	f3bf 8f6f 	isb	sy
 80086f2:	b662      	cpsie	i
 80086f4:	f7ff f9e4 	bl	8007ac0 <vTaskSwitchContext>
 80086f8:	f04f 0000 	mov.w	r0, #0
 80086fc:	f380 8811 	msr	BASEPRI, r0
 8008700:	bc09      	pop	{r0, r3}
 8008702:	6819      	ldr	r1, [r3, #0]
 8008704:	6808      	ldr	r0, [r1, #0]
 8008706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870a:	f01e 0f10 	tst.w	lr, #16
 800870e:	bf08      	it	eq
 8008710:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008714:	f380 8809 	msr	PSP, r0
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop

08008720 <pxCurrentTCBConst>:
 8008720:	20005efc 	.word	0x20005efc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008724:	bf00      	nop
 8008726:	bf00      	nop

08008728 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008732:	b672      	cpsid	i
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	b662      	cpsie	i
 8008742:	607b      	str	r3, [r7, #4]
}
 8008744:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008746:	f7ff f8ff 	bl	8007948 <xTaskIncrementTick>
 800874a:	4603      	mov	r3, r0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d003      	beq.n	8008758 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008750:	4b06      	ldr	r3, [pc, #24]	@ (800876c <SysTick_Handler+0x44>)
 8008752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008756:	601a      	str	r2, [r3, #0]
 8008758:	2300      	movs	r3, #0
 800875a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	f383 8811 	msr	BASEPRI, r3
}
 8008762:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008764:	bf00      	nop
 8008766:	3708      	adds	r7, #8
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}
 800876c:	e000ed04 	.word	0xe000ed04

08008770 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008770:	b480      	push	{r7}
 8008772:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008774:	4b0b      	ldr	r3, [pc, #44]	@ (80087a4 <vPortSetupTimerInterrupt+0x34>)
 8008776:	2200      	movs	r2, #0
 8008778:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800877a:	4b0b      	ldr	r3, [pc, #44]	@ (80087a8 <vPortSetupTimerInterrupt+0x38>)
 800877c:	2200      	movs	r2, #0
 800877e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008780:	4b0a      	ldr	r3, [pc, #40]	@ (80087ac <vPortSetupTimerInterrupt+0x3c>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a0a      	ldr	r2, [pc, #40]	@ (80087b0 <vPortSetupTimerInterrupt+0x40>)
 8008786:	fba2 2303 	umull	r2, r3, r2, r3
 800878a:	099b      	lsrs	r3, r3, #6
 800878c:	4a09      	ldr	r2, [pc, #36]	@ (80087b4 <vPortSetupTimerInterrupt+0x44>)
 800878e:	3b01      	subs	r3, #1
 8008790:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008792:	4b04      	ldr	r3, [pc, #16]	@ (80087a4 <vPortSetupTimerInterrupt+0x34>)
 8008794:	2207      	movs	r2, #7
 8008796:	601a      	str	r2, [r3, #0]
}
 8008798:	bf00      	nop
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	e000e010 	.word	0xe000e010
 80087a8:	e000e018 	.word	0xe000e018
 80087ac:	20000000 	.word	0x20000000
 80087b0:	10624dd3 	.word	0x10624dd3
 80087b4:	e000e014 	.word	0xe000e014

080087b8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087b8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80087c8 <vPortEnableVFP+0x10>
 80087bc:	6801      	ldr	r1, [r0, #0]
 80087be:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087c2:	6001      	str	r1, [r0, #0]
 80087c4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087c6:	bf00      	nop
 80087c8:	e000ed88 	.word	0xe000ed88

080087cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80087d2:	f3ef 8305 	mrs	r3, IPSR
 80087d6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2b0f      	cmp	r3, #15
 80087dc:	d917      	bls.n	800880e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80087de:	4a1a      	ldr	r2, [pc, #104]	@ (8008848 <vPortValidateInterruptPriority+0x7c>)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	4413      	add	r3, r2
 80087e4:	781b      	ldrb	r3, [r3, #0]
 80087e6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80087e8:	4b18      	ldr	r3, [pc, #96]	@ (800884c <vPortValidateInterruptPriority+0x80>)
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	7afa      	ldrb	r2, [r7, #11]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d20d      	bcs.n	800880e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80087f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f6:	b672      	cpsid	i
 80087f8:	f383 8811 	msr	BASEPRI, r3
 80087fc:	f3bf 8f6f 	isb	sy
 8008800:	f3bf 8f4f 	dsb	sy
 8008804:	b662      	cpsie	i
 8008806:	607b      	str	r3, [r7, #4]
}
 8008808:	bf00      	nop
 800880a:	bf00      	nop
 800880c:	e7fd      	b.n	800880a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800880e:	4b10      	ldr	r3, [pc, #64]	@ (8008850 <vPortValidateInterruptPriority+0x84>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008816:	4b0f      	ldr	r3, [pc, #60]	@ (8008854 <vPortValidateInterruptPriority+0x88>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	429a      	cmp	r2, r3
 800881c:	d90d      	bls.n	800883a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800881e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008822:	b672      	cpsid	i
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	b662      	cpsie	i
 8008832:	603b      	str	r3, [r7, #0]
}
 8008834:	bf00      	nop
 8008836:	bf00      	nop
 8008838:	e7fd      	b.n	8008836 <vPortValidateInterruptPriority+0x6a>
	}
 800883a:	bf00      	nop
 800883c:	3714      	adds	r7, #20
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr
 8008846:	bf00      	nop
 8008848:	e000e3f0 	.word	0xe000e3f0
 800884c:	20006028 	.word	0x20006028
 8008850:	e000ed0c 	.word	0xe000ed0c
 8008854:	2000602c 	.word	0x2000602c

08008858 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08a      	sub	sp, #40	@ 0x28
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008860:	2300      	movs	r3, #0
 8008862:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008864:	f7fe ffa0 	bl	80077a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008868:	4b5d      	ldr	r3, [pc, #372]	@ (80089e0 <pvPortMalloc+0x188>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d101      	bne.n	8008874 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008870:	f000 f920 	bl	8008ab4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008874:	4b5b      	ldr	r3, [pc, #364]	@ (80089e4 <pvPortMalloc+0x18c>)
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4013      	ands	r3, r2
 800887c:	2b00      	cmp	r3, #0
 800887e:	f040 8094 	bne.w	80089aa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d020      	beq.n	80088ca <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8008888:	2208      	movs	r2, #8
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	4413      	add	r3, r2
 800888e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	2b00      	cmp	r3, #0
 8008898:	d017      	beq.n	80088ca <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f023 0307 	bic.w	r3, r3, #7
 80088a0:	3308      	adds	r3, #8
 80088a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f003 0307 	and.w	r3, r3, #7
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00d      	beq.n	80088ca <pvPortMalloc+0x72>
	__asm volatile
 80088ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b2:	b672      	cpsid	i
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	b662      	cpsie	i
 80088c2:	617b      	str	r3, [r7, #20]
}
 80088c4:	bf00      	nop
 80088c6:	bf00      	nop
 80088c8:	e7fd      	b.n	80088c6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d06c      	beq.n	80089aa <pvPortMalloc+0x152>
 80088d0:	4b45      	ldr	r3, [pc, #276]	@ (80089e8 <pvPortMalloc+0x190>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d867      	bhi.n	80089aa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80088da:	4b44      	ldr	r3, [pc, #272]	@ (80089ec <pvPortMalloc+0x194>)
 80088dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80088de:	4b43      	ldr	r3, [pc, #268]	@ (80089ec <pvPortMalloc+0x194>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088e4:	e004      	b.n	80088f0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80088e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80088ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d903      	bls.n	8008902 <pvPortMalloc+0xaa>
 80088fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1f1      	bne.n	80088e6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008902:	4b37      	ldr	r3, [pc, #220]	@ (80089e0 <pvPortMalloc+0x188>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008908:	429a      	cmp	r2, r3
 800890a:	d04e      	beq.n	80089aa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2208      	movs	r2, #8
 8008912:	4413      	add	r3, r2
 8008914:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	6a3b      	ldr	r3, [r7, #32]
 800891c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800891e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008920:	685a      	ldr	r2, [r3, #4]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	1ad2      	subs	r2, r2, r3
 8008926:	2308      	movs	r3, #8
 8008928:	005b      	lsls	r3, r3, #1
 800892a:	429a      	cmp	r2, r3
 800892c:	d922      	bls.n	8008974 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800892e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4413      	add	r3, r2
 8008934:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	f003 0307 	and.w	r3, r3, #7
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00d      	beq.n	800895c <pvPortMalloc+0x104>
	__asm volatile
 8008940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008944:	b672      	cpsid	i
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	b662      	cpsie	i
 8008954:	613b      	str	r3, [r7, #16]
}
 8008956:	bf00      	nop
 8008958:	bf00      	nop
 800895a:	e7fd      	b.n	8008958 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800895c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895e:	685a      	ldr	r2, [r3, #4]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	1ad2      	subs	r2, r2, r3
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800896e:	69b8      	ldr	r0, [r7, #24]
 8008970:	f000 f902 	bl	8008b78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008974:	4b1c      	ldr	r3, [pc, #112]	@ (80089e8 <pvPortMalloc+0x190>)
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	1ad3      	subs	r3, r2, r3
 800897e:	4a1a      	ldr	r2, [pc, #104]	@ (80089e8 <pvPortMalloc+0x190>)
 8008980:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008982:	4b19      	ldr	r3, [pc, #100]	@ (80089e8 <pvPortMalloc+0x190>)
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	4b1a      	ldr	r3, [pc, #104]	@ (80089f0 <pvPortMalloc+0x198>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	429a      	cmp	r2, r3
 800898c:	d203      	bcs.n	8008996 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800898e:	4b16      	ldr	r3, [pc, #88]	@ (80089e8 <pvPortMalloc+0x190>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a17      	ldr	r2, [pc, #92]	@ (80089f0 <pvPortMalloc+0x198>)
 8008994:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008998:	685a      	ldr	r2, [r3, #4]
 800899a:	4b12      	ldr	r3, [pc, #72]	@ (80089e4 <pvPortMalloc+0x18c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	431a      	orrs	r2, r3
 80089a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80089a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a6:	2200      	movs	r2, #0
 80089a8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80089aa:	f7fe ff0b 	bl	80077c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	f003 0307 	and.w	r3, r3, #7
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00d      	beq.n	80089d4 <pvPortMalloc+0x17c>
	__asm volatile
 80089b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089bc:	b672      	cpsid	i
 80089be:	f383 8811 	msr	BASEPRI, r3
 80089c2:	f3bf 8f6f 	isb	sy
 80089c6:	f3bf 8f4f 	dsb	sy
 80089ca:	b662      	cpsie	i
 80089cc:	60fb      	str	r3, [r7, #12]
}
 80089ce:	bf00      	nop
 80089d0:	bf00      	nop
 80089d2:	e7fd      	b.n	80089d0 <pvPortMalloc+0x178>
	return pvReturn;
 80089d4:	69fb      	ldr	r3, [r7, #28]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3728      	adds	r7, #40	@ 0x28
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	20009c38 	.word	0x20009c38
 80089e4:	20009c44 	.word	0x20009c44
 80089e8:	20009c3c 	.word	0x20009c3c
 80089ec:	20009c30 	.word	0x20009c30
 80089f0:	20009c40 	.word	0x20009c40

080089f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b086      	sub	sp, #24
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d04e      	beq.n	8008aa4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008a06:	2308      	movs	r3, #8
 8008a08:	425b      	negs	r3, r3
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	685a      	ldr	r2, [r3, #4]
 8008a18:	4b24      	ldr	r3, [pc, #144]	@ (8008aac <vPortFree+0xb8>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d10d      	bne.n	8008a3e <vPortFree+0x4a>
	__asm volatile
 8008a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a26:	b672      	cpsid	i
 8008a28:	f383 8811 	msr	BASEPRI, r3
 8008a2c:	f3bf 8f6f 	isb	sy
 8008a30:	f3bf 8f4f 	dsb	sy
 8008a34:	b662      	cpsie	i
 8008a36:	60fb      	str	r3, [r7, #12]
}
 8008a38:	bf00      	nop
 8008a3a:	bf00      	nop
 8008a3c:	e7fd      	b.n	8008a3a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d00d      	beq.n	8008a62 <vPortFree+0x6e>
	__asm volatile
 8008a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4a:	b672      	cpsid	i
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	b662      	cpsie	i
 8008a5a:	60bb      	str	r3, [r7, #8]
}
 8008a5c:	bf00      	nop
 8008a5e:	bf00      	nop
 8008a60:	e7fd      	b.n	8008a5e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	685a      	ldr	r2, [r3, #4]
 8008a66:	4b11      	ldr	r3, [pc, #68]	@ (8008aac <vPortFree+0xb8>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d019      	beq.n	8008aa4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d115      	bne.n	8008aa4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	685a      	ldr	r2, [r3, #4]
 8008a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8008aac <vPortFree+0xb8>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	43db      	mvns	r3, r3
 8008a82:	401a      	ands	r2, r3
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a88:	f7fe fe8e 	bl	80077a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	685a      	ldr	r2, [r3, #4]
 8008a90:	4b07      	ldr	r3, [pc, #28]	@ (8008ab0 <vPortFree+0xbc>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4413      	add	r3, r2
 8008a96:	4a06      	ldr	r2, [pc, #24]	@ (8008ab0 <vPortFree+0xbc>)
 8008a98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a9a:	6938      	ldr	r0, [r7, #16]
 8008a9c:	f000 f86c 	bl	8008b78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008aa0:	f7fe fe90 	bl	80077c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008aa4:	bf00      	nop
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	20009c44 	.word	0x20009c44
 8008ab0:	20009c3c 	.word	0x20009c3c

08008ab4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008aba:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008abe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008ac0:	4b27      	ldr	r3, [pc, #156]	@ (8008b60 <prvHeapInit+0xac>)
 8008ac2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00c      	beq.n	8008ae8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	3307      	adds	r3, #7
 8008ad2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f023 0307 	bic.w	r3, r3, #7
 8008ada:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	4a1f      	ldr	r2, [pc, #124]	@ (8008b60 <prvHeapInit+0xac>)
 8008ae4:	4413      	add	r3, r2
 8008ae6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008aec:	4a1d      	ldr	r2, [pc, #116]	@ (8008b64 <prvHeapInit+0xb0>)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008af2:	4b1c      	ldr	r3, [pc, #112]	@ (8008b64 <prvHeapInit+0xb0>)
 8008af4:	2200      	movs	r2, #0
 8008af6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	68ba      	ldr	r2, [r7, #8]
 8008afc:	4413      	add	r3, r2
 8008afe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b00:	2208      	movs	r2, #8
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	1a9b      	subs	r3, r3, r2
 8008b06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 0307 	bic.w	r3, r3, #7
 8008b0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	4a15      	ldr	r2, [pc, #84]	@ (8008b68 <prvHeapInit+0xb4>)
 8008b14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008b16:	4b14      	ldr	r3, [pc, #80]	@ (8008b68 <prvHeapInit+0xb4>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008b1e:	4b12      	ldr	r3, [pc, #72]	@ (8008b68 <prvHeapInit+0xb4>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2200      	movs	r2, #0
 8008b24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	1ad2      	subs	r2, r2, r3
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b34:	4b0c      	ldr	r3, [pc, #48]	@ (8008b68 <prvHeapInit+0xb4>)
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	4a0a      	ldr	r2, [pc, #40]	@ (8008b6c <prvHeapInit+0xb8>)
 8008b42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	4a09      	ldr	r2, [pc, #36]	@ (8008b70 <prvHeapInit+0xbc>)
 8008b4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b4c:	4b09      	ldr	r3, [pc, #36]	@ (8008b74 <prvHeapInit+0xc0>)
 8008b4e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008b52:	601a      	str	r2, [r3, #0]
}
 8008b54:	bf00      	nop
 8008b56:	3714      	adds	r7, #20
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	20006030 	.word	0x20006030
 8008b64:	20009c30 	.word	0x20009c30
 8008b68:	20009c38 	.word	0x20009c38
 8008b6c:	20009c40 	.word	0x20009c40
 8008b70:	20009c3c 	.word	0x20009c3c
 8008b74:	20009c44 	.word	0x20009c44

08008b78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b80:	4b28      	ldr	r3, [pc, #160]	@ (8008c24 <prvInsertBlockIntoFreeList+0xac>)
 8008b82:	60fb      	str	r3, [r7, #12]
 8008b84:	e002      	b.n	8008b8c <prvInsertBlockIntoFreeList+0x14>
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	60fb      	str	r3, [r7, #12]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d8f7      	bhi.n	8008b86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d108      	bne.n	8008bba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	685a      	ldr	r2, [r3, #4]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	441a      	add	r2, r3
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	685b      	ldr	r3, [r3, #4]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	441a      	add	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d118      	bne.n	8008c00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	4b15      	ldr	r3, [pc, #84]	@ (8008c28 <prvInsertBlockIntoFreeList+0xb0>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d00d      	beq.n	8008bf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	685a      	ldr	r2, [r3, #4]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	441a      	add	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	601a      	str	r2, [r3, #0]
 8008bf4:	e008      	b.n	8008c08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8008c28 <prvInsertBlockIntoFreeList+0xb0>)
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	601a      	str	r2, [r3, #0]
 8008bfe:	e003      	b.n	8008c08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	d002      	beq.n	8008c16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c16:	bf00      	nop
 8008c18:	3714      	adds	r7, #20
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	20009c30 	.word	0x20009c30
 8008c28:	20009c38 	.word	0x20009c38

08008c2c <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	330c      	adds	r3, #12
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f001 fc1d 	bl	800a480 <tcpip_send_msg_wait_sem>
 8008c46:	4603      	mov	r3, r0
 8008c48:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8008c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d103      	bne.n	8008c5a <netconn_apimsg+0x2e>
    return apimsg->err;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8008c58:	e001      	b.n	8008c5e <netconn_apimsg+0x32>
  }
  return err;
 8008c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
	...

08008c68 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b08c      	sub	sp, #48	@ 0x30
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	4603      	mov	r3, r0
 8008c70:	603a      	str	r2, [r7, #0]
 8008c72:	71fb      	strb	r3, [r7, #7]
 8008c74:	460b      	mov	r3, r1
 8008c76:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 8008c78:	79fb      	ldrb	r3, [r7, #7]
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 fad9 	bl	8009234 <netconn_alloc>
 8008c82:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 8008c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d046      	beq.n	8008d18 <netconn_new_with_proto_and_callback+0xb0>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 8008c8a:	79bb      	ldrb	r3, [r7, #6]
 8008c8c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 8008c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c90:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 8008c92:	f107 0308 	add.w	r3, r7, #8
 8008c96:	4619      	mov	r1, r3
 8008c98:	4822      	ldr	r0, [pc, #136]	@ (8008d24 <netconn_new_with_proto_and_callback+0xbc>)
 8008c9a:	f7ff ffc7 	bl	8008c2c <netconn_apimsg>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 8008ca4:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d035      	beq.n	8008d18 <netconn_new_with_proto_and_callback+0xb0>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 8008cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d005      	beq.n	8008cc0 <netconn_new_with_proto_and_callback+0x58>
 8008cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8008d28 <netconn_new_with_proto_and_callback+0xc0>)
 8008cb6:	22a3      	movs	r2, #163	@ 0xa3
 8008cb8:	491c      	ldr	r1, [pc, #112]	@ (8008d2c <netconn_new_with_proto_and_callback+0xc4>)
 8008cba:	481d      	ldr	r0, [pc, #116]	@ (8008d30 <netconn_new_with_proto_and_callback+0xc8>)
 8008cbc:	f006 ffbe 	bl	800fc3c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 8008cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cc2:	3310      	adds	r3, #16
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f006 fd5c 	bl	800f782 <sys_mbox_valid>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d105      	bne.n	8008cdc <netconn_new_with_proto_and_callback+0x74>
 8008cd0:	4b15      	ldr	r3, [pc, #84]	@ (8008d28 <netconn_new_with_proto_and_callback+0xc0>)
 8008cd2:	22a4      	movs	r2, #164	@ 0xa4
 8008cd4:	4917      	ldr	r1, [pc, #92]	@ (8008d34 <netconn_new_with_proto_and_callback+0xcc>)
 8008cd6:	4816      	ldr	r0, [pc, #88]	@ (8008d30 <netconn_new_with_proto_and_callback+0xc8>)
 8008cd8:	f006 ffb0 	bl	800fc3c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8008cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cde:	330c      	adds	r3, #12
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f006 fdae 	bl	800f842 <sys_sem_valid>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d105      	bne.n	8008cf8 <netconn_new_with_proto_and_callback+0x90>
 8008cec:	4b0e      	ldr	r3, [pc, #56]	@ (8008d28 <netconn_new_with_proto_and_callback+0xc0>)
 8008cee:	22a9      	movs	r2, #169	@ 0xa9
 8008cf0:	4911      	ldr	r1, [pc, #68]	@ (8008d38 <netconn_new_with_proto_and_callback+0xd0>)
 8008cf2:	480f      	ldr	r0, [pc, #60]	@ (8008d30 <netconn_new_with_proto_and_callback+0xc8>)
 8008cf4:	f006 ffa2 	bl	800fc3c <iprintf>
      sys_sem_free(&conn->op_completed);
 8008cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cfa:	330c      	adds	r3, #12
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f006 fd93 	bl	800f828 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 8008d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d04:	3310      	adds	r3, #16
 8008d06:	4618      	mov	r0, r3
 8008d08:	f006 fcb4 	bl	800f674 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8008d0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d0e:	2004      	movs	r0, #4
 8008d10:	f002 f962 	bl	800afd8 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 8008d14:	2300      	movs	r3, #0
 8008d16:	e000      	b.n	8008d1a <netconn_new_with_proto_and_callback+0xb2>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8008d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3730      	adds	r7, #48	@ 0x30
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	bf00      	nop
 8008d24:	08009209 	.word	0x08009209
 8008d28:	08010b98 	.word	0x08010b98
 8008d2c:	08010bcc 	.word	0x08010bcc
 8008d30:	08010bf0 	.word	0x08010bf0
 8008d34:	08010c18 	.word	0x08010c18
 8008d38:	08010c30 	.word	0x08010c30

08008d3c <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08c      	sub	sp, #48	@ 0x30
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d101      	bne.n	8008d4e <netconn_prepare_delete+0x12>
    return ERR_OK;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	e012      	b.n	8008d74 <netconn_prepare_delete+0x38>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 8008d52:	f107 030c 	add.w	r3, r7, #12
 8008d56:	4619      	mov	r1, r3
 8008d58:	4808      	ldr	r0, [pc, #32]	@ (8008d7c <netconn_prepare_delete+0x40>)
 8008d5a:	f7ff ff67 	bl	8008c2c <netconn_apimsg>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 8008d64:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d002      	beq.n	8008d72 <netconn_prepare_delete+0x36>
    return err;
 8008d6c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008d70:	e000      	b.n	8008d74 <netconn_prepare_delete+0x38>
  }
  return ERR_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3730      	adds	r7, #48	@ 0x30
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	080093c1 	.word	0x080093c1

08008d80 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d101      	bne.n	8008d92 <netconn_delete+0x12>
    return ERR_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	e00d      	b.n	8008dae <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f7ff ffd2 	bl	8008d3c <netconn_prepare_delete>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 8008d9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d102      	bne.n	8008daa <netconn_delete+0x2a>
    netconn_free(conn);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 faa7 	bl	80092f8 <netconn_free>
  }
  return err;
 8008daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3710      	adds	r7, #16
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
	...

08008db8 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b08e      	sub	sp, #56	@ 0x38
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d109      	bne.n	8008de0 <netconn_bind+0x28>
 8008dcc:	4b11      	ldr	r3, [pc, #68]	@ (8008e14 <netconn_bind+0x5c>)
 8008dce:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8008dd2:	4911      	ldr	r1, [pc, #68]	@ (8008e18 <netconn_bind+0x60>)
 8008dd4:	4811      	ldr	r0, [pc, #68]	@ (8008e1c <netconn_bind+0x64>)
 8008dd6:	f006 ff31 	bl	800fc3c <iprintf>
 8008dda:	f06f 030f 	mvn.w	r3, #15
 8008dde:	e015      	b.n	8008e0c <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d101      	bne.n	8008dea <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 8008de6:	4b0e      	ldr	r3, [pc, #56]	@ (8008e20 <netconn_bind+0x68>)
 8008de8:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8008df2:	88fb      	ldrh	r3, [r7, #6]
 8008df4:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8008df6:	f107 0314 	add.w	r3, r7, #20
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	4809      	ldr	r0, [pc, #36]	@ (8008e24 <netconn_bind+0x6c>)
 8008dfe:	f7ff ff15 	bl	8008c2c <netconn_apimsg>
 8008e02:	4603      	mov	r3, r0
 8008e04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 8008e08:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3738      	adds	r7, #56	@ 0x38
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	08010b98 	.word	0x08010b98
 8008e18:	08010cac 	.word	0x08010cac
 8008e1c:	08010bf0 	.word	0x08010bf0
 8008e20:	08012c88 	.word	0x08012c88
 8008e24:	080094e9 	.word	0x080094e9

08008e28 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b088      	sub	sp, #32
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	4613      	mov	r3, r2
 8008e34:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 8008e36:	2300      	movs	r3, #0
 8008e38:	617b      	str	r3, [r7, #20]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d109      	bne.n	8008e54 <netconn_recv_data+0x2c>
 8008e40:	4b49      	ldr	r3, [pc, #292]	@ (8008f68 <netconn_recv_data+0x140>)
 8008e42:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8008e46:	4949      	ldr	r1, [pc, #292]	@ (8008f6c <netconn_recv_data+0x144>)
 8008e48:	4849      	ldr	r0, [pc, #292]	@ (8008f70 <netconn_recv_data+0x148>)
 8008e4a:	f006 fef7 	bl	800fc3c <iprintf>
 8008e4e:	f06f 030f 	mvn.w	r3, #15
 8008e52:	e084      	b.n	8008f5e <netconn_recv_data+0x136>
  *new_buf = NULL;
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2200      	movs	r2, #0
 8008e58:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d109      	bne.n	8008e74 <netconn_recv_data+0x4c>
 8008e60:	4b41      	ldr	r3, [pc, #260]	@ (8008f68 <netconn_recv_data+0x140>)
 8008e62:	f240 224a 	movw	r2, #586	@ 0x24a
 8008e66:	4943      	ldr	r1, [pc, #268]	@ (8008f74 <netconn_recv_data+0x14c>)
 8008e68:	4841      	ldr	r0, [pc, #260]	@ (8008f70 <netconn_recv_data+0x148>)
 8008e6a:	f006 fee7 	bl	800fc3c <iprintf>
 8008e6e:	f06f 030f 	mvn.w	r3, #15
 8008e72:	e074      	b.n	8008f5e <netconn_recv_data+0x136>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	3310      	adds	r3, #16
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f006 fc82 	bl	800f782 <sys_mbox_valid>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d10e      	bne.n	8008ea2 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f000 f8d3 	bl	8009030 <netconn_err>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8008e8e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d002      	beq.n	8008e9c <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8008e96:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008e9a:	e060      	b.n	8008f5e <netconn_recv_data+0x136>
    }
    return ERR_CONN;
 8008e9c:	f06f 030a 	mvn.w	r3, #10
 8008ea0:	e05d      	b.n	8008f5e <netconn_recv_data+0x136>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	7e1b      	ldrb	r3, [r3, #24]
 8008ea6:	f003 0302 	and.w	r3, r3, #2
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10f      	bne.n	8008ece <netconn_recv_data+0xa6>
 8008eae:	79fb      	ldrb	r3, [r7, #7]
 8008eb0:	f003 0304 	and.w	r3, r3, #4
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d10a      	bne.n	8008ece <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	7e1b      	ldrb	r3, [r3, #24]
 8008ebc:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d104      	bne.n	8008ece <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d023      	beq.n	8008f16 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	3310      	adds	r3, #16
 8008ed2:	f107 0214 	add.w	r2, r7, #20
 8008ed6:	4611      	mov	r1, r2
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f006 fc36 	bl	800f74a <sys_arch_mbox_tryfetch>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee4:	d11f      	bne.n	8008f26 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f000 f8a2 	bl	8009030 <netconn_err>
 8008eec:	4603      	mov	r3, r0
 8008eee:	77fb      	strb	r3, [r7, #31]
      if (err != ERR_OK) {
 8008ef0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 8008ef8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008efc:	e02f      	b.n	8008f5e <netconn_recv_data+0x136>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	7e1b      	ldrb	r3, [r3, #24]
 8008f02:	f003 0301 	and.w	r3, r3, #1
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d002      	beq.n	8008f10 <netconn_recv_data+0xe8>
        return ERR_CONN;
 8008f0a:	f06f 030a 	mvn.w	r3, #10
 8008f0e:	e026      	b.n	8008f5e <netconn_recv_data+0x136>
      }
      return ERR_WOULDBLOCK;
 8008f10:	f06f 0306 	mvn.w	r3, #6
 8008f14:	e023      	b.n	8008f5e <netconn_recv_data+0x136>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	3310      	adds	r3, #16
 8008f1a:	f107 0114 	add.w	r1, r7, #20
 8008f1e:	2200      	movs	r2, #0
 8008f20:	4618      	mov	r0, r3
 8008f22:	f006 fbd3 	bl	800f6cc <sys_arch_mbox_fetch>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d106      	bne.n	8008f3a <netconn_recv_data+0x112>
 8008f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f68 <netconn_recv_data+0x140>)
 8008f2e:	f240 2291 	movw	r2, #657	@ 0x291
 8008f32:	4911      	ldr	r1, [pc, #68]	@ (8008f78 <netconn_recv_data+0x150>)
 8008f34:	480e      	ldr	r0, [pc, #56]	@ (8008f70 <netconn_recv_data+0x148>)
 8008f36:	f006 fe81 	bl	800fc3c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	891b      	ldrh	r3, [r3, #8]
 8008f40:	83bb      	strh	r3, [r7, #28]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d005      	beq.n	8008f56 <netconn_recv_data+0x12e>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	69db      	ldr	r3, [r3, #28]
 8008f4e:	8bba      	ldrh	r2, [r7, #28]
 8008f50:	2101      	movs	r1, #1
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8008f56:	697a      	ldr	r2, [r7, #20]
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8008f5c:	2300      	movs	r3, #0
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3720      	adds	r7, #32
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	08010b98 	.word	0x08010b98
 8008f6c:	08010d2c 	.word	0x08010d2c
 8008f70:	08010bf0 	.word	0x08010bf0
 8008f74:	08010d4c 	.word	0x08010d4c
 8008f78:	08010d68 	.word	0x08010d68

08008f7c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	4613      	mov	r3, r2
 8008f88:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d005      	beq.n	8008f9c <netconn_recv_udp_raw_netbuf_flags+0x20>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f98:	2b10      	cmp	r3, #16
 8008f9a:	d109      	bne.n	8008fb0 <netconn_recv_udp_raw_netbuf_flags+0x34>
 8008f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc8 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 8008f9e:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 8008fa2:	490a      	ldr	r1, [pc, #40]	@ (8008fcc <netconn_recv_udp_raw_netbuf_flags+0x50>)
 8008fa4:	480a      	ldr	r0, [pc, #40]	@ (8008fd0 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 8008fa6:	f006 fe49 	bl	800fc3c <iprintf>
 8008faa:	f06f 030f 	mvn.w	r3, #15
 8008fae:	e006      	b.n	8008fbe <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	68b9      	ldr	r1, [r7, #8]
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	f7ff ff36 	bl	8008e28 <netconn_recv_data>
 8008fbc:	4603      	mov	r3, r0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	08010b98 	.word	0x08010b98
 8008fcc:	08010d74 	.word	0x08010d74
 8008fd0:	08010bf0 	.word	0x08010bf0

08008fd4 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b08c      	sub	sp, #48	@ 0x30
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
 8008fdc:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d109      	bne.n	8008ff8 <netconn_send+0x24>
 8008fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8009020 <netconn_send+0x4c>)
 8008fe6:	f240 32b2 	movw	r2, #946	@ 0x3b2
 8008fea:	490e      	ldr	r1, [pc, #56]	@ (8009024 <netconn_send+0x50>)
 8008fec:	480e      	ldr	r0, [pc, #56]	@ (8009028 <netconn_send+0x54>)
 8008fee:	f006 fe25 	bl	800fc3c <iprintf>
 8008ff2:	f06f 030f 	mvn.w	r3, #15
 8008ff6:	e00e      	b.n	8009016 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 8009000:	f107 030c 	add.w	r3, r7, #12
 8009004:	4619      	mov	r1, r3
 8009006:	4809      	ldr	r0, [pc, #36]	@ (800902c <netconn_send+0x58>)
 8009008:	f7ff fe10 	bl	8008c2c <netconn_apimsg>
 800900c:	4603      	mov	r3, r0
 800900e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 8009012:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8009016:	4618      	mov	r0, r3
 8009018:	3730      	adds	r7, #48	@ 0x30
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	08010b98 	.word	0x08010b98
 8009024:	08010da0 	.word	0x08010da0
 8009028:	08010bf0 	.word	0x08010bf0
 800902c:	0800953f 	.word	0x0800953f

08009030 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <netconn_err+0x12>
    return ERR_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	e00d      	b.n	800905e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 8009042:	f006 fc89 	bl	800f958 <sys_arch_protect>
 8009046:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	7a1b      	ldrb	r3, [r3, #8]
 800904c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f006 fc8d 	bl	800f974 <sys_arch_unprotect>
  return err;
 800905a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
	...

08009068 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b088      	sub	sp, #32
 800906c:	af00      	add	r7, sp, #0
 800906e:	60f8      	str	r0, [r7, #12]
 8009070:	60b9      	str	r1, [r7, #8]
 8009072:	607a      	str	r2, [r7, #4]
 8009074:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d105      	bne.n	8009088 <recv_udp+0x20>
 800907c:	4b34      	ldr	r3, [pc, #208]	@ (8009150 <recv_udp+0xe8>)
 800907e:	22e5      	movs	r2, #229	@ 0xe5
 8009080:	4934      	ldr	r1, [pc, #208]	@ (8009154 <recv_udp+0xec>)
 8009082:	4835      	ldr	r0, [pc, #212]	@ (8009158 <recv_udp+0xf0>)
 8009084:	f006 fdda 	bl	800fc3c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d105      	bne.n	800909a <recv_udp+0x32>
 800908e:	4b30      	ldr	r3, [pc, #192]	@ (8009150 <recv_udp+0xe8>)
 8009090:	22e6      	movs	r2, #230	@ 0xe6
 8009092:	4932      	ldr	r1, [pc, #200]	@ (800915c <recv_udp+0xf4>)
 8009094:	4830      	ldr	r0, [pc, #192]	@ (8009158 <recv_udp+0xf0>)
 8009096:	f006 fdd1 	bl	800fc3c <iprintf>
  conn = (struct netconn *)arg;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d103      	bne.n	80090ac <recv_udp+0x44>
    pbuf_free(p);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f002 fddb 	bl	800bc60 <pbuf_free>
    return;
 80090aa:	e04d      	b.n	8009148 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d005      	beq.n	80090c2 <recv_udp+0x5a>
 80090b6:	4b26      	ldr	r3, [pc, #152]	@ (8009150 <recv_udp+0xe8>)
 80090b8:	22ee      	movs	r2, #238	@ 0xee
 80090ba:	4929      	ldr	r1, [pc, #164]	@ (8009160 <recv_udp+0xf8>)
 80090bc:	4826      	ldr	r0, [pc, #152]	@ (8009158 <recv_udp+0xf0>)
 80090be:	f006 fdbd 	bl	800fc3c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	3310      	adds	r3, #16
 80090c6:	4618      	mov	r0, r3
 80090c8:	f006 fb5b 	bl	800f782 <sys_mbox_valid>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d103      	bne.n	80090da <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f002 fdc4 	bl	800bc60 <pbuf_free>
    return;
 80090d8:	e036      	b.n	8009148 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 80090da:	2003      	movs	r0, #3
 80090dc:	f001 ff06 	bl	800aeec <memp_malloc>
 80090e0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d103      	bne.n	80090f0 <recv_udp+0x88>
    pbuf_free(p);
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f002 fdb9 	bl	800bc60 <pbuf_free>
    return;
 80090ee:	e02b      	b.n	8009148 <recv_udp+0xe0>
  } else {
    buf->p = p;
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <recv_udp+0xa0>
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	e000      	b.n	800910a <recv_udp+0xa2>
 8009108:	2300      	movs	r3, #0
 800910a:	69ba      	ldr	r2, [r7, #24]
 800910c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009112:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	891b      	ldrh	r3, [r3, #8]
 8009118:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	3310      	adds	r3, #16
 800911e:	69b9      	ldr	r1, [r7, #24]
 8009120:	4618      	mov	r0, r3
 8009122:	f006 fab9 	bl	800f698 <sys_mbox_trypost>
 8009126:	4603      	mov	r3, r0
 8009128:	2b00      	cmp	r3, #0
 800912a:	d003      	beq.n	8009134 <recv_udp+0xcc>
    netbuf_delete(buf);
 800912c:	69b8      	ldr	r0, [r7, #24]
 800912e:	f000 fa71 	bl	8009614 <netbuf_delete>
    return;
 8009132:	e009      	b.n	8009148 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	69db      	ldr	r3, [r3, #28]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d005      	beq.n	8009148 <recv_udp+0xe0>
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	69db      	ldr	r3, [r3, #28]
 8009140:	8afa      	ldrh	r2, [r7, #22]
 8009142:	2100      	movs	r1, #0
 8009144:	69f8      	ldr	r0, [r7, #28]
 8009146:	4798      	blx	r3
  }
}
 8009148:	3720      	adds	r7, #32
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	08010e3c 	.word	0x08010e3c
 8009154:	08010e70 	.word	0x08010e70
 8009158:	08010e94 	.word	0x08010e94
 800915c:	08010ebc 	.word	0x08010ebc
 8009160:	08010edc 	.word	0x08010edc

08009164 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 8009164:	b590      	push	{r4, r7, lr}
 8009166:	b085      	sub	sp, #20
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800916c:	2300      	movs	r3, #0
 800916e:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d006      	beq.n	8009188 <pcb_new+0x24>
 800917a:	4b1f      	ldr	r3, [pc, #124]	@ (80091f8 <pcb_new+0x94>)
 800917c:	f240 2265 	movw	r2, #613	@ 0x265
 8009180:	491e      	ldr	r1, [pc, #120]	@ (80091fc <pcb_new+0x98>)
 8009182:	481f      	ldr	r0, [pc, #124]	@ (8009200 <pcb_new+0x9c>)
 8009184:	f006 fd5a 	bl	800fc3c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009192:	2b20      	cmp	r3, #32
 8009194:	d120      	bne.n	80091d8 <pcb_new+0x74>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681c      	ldr	r4, [r3, #0]
 800919a:	7bfb      	ldrb	r3, [r7, #15]
 800919c:	4618      	mov	r0, r3
 800919e:	f003 fe10 	bl	800cdc2 <udp_new_ip_type>
 80091a2:	4603      	mov	r3, r0
 80091a4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d017      	beq.n	80091e0 <pcb_new+0x7c>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	2b22      	cmp	r3, #34	@ 0x22
 80091b8:	d104      	bne.n	80091c4 <pcb_new+0x60>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	6858      	ldr	r0, [r3, #4]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	461a      	mov	r2, r3
 80091d0:	490c      	ldr	r1, [pc, #48]	@ (8009204 <pcb_new+0xa0>)
 80091d2:	f003 fd7d 	bl	800ccd0 <udp_recv>
      }
      break;
 80091d6:	e003      	b.n	80091e0 <pcb_new+0x7c>
      }
      break;
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	22fa      	movs	r2, #250	@ 0xfa
 80091dc:	711a      	strb	r2, [r3, #4]
      return;
 80091de:	e008      	b.n	80091f2 <pcb_new+0x8e>
      break;
 80091e0:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d102      	bne.n	80091f2 <pcb_new+0x8e>
    msg->err = ERR_MEM;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	22ff      	movs	r2, #255	@ 0xff
 80091f0:	711a      	strb	r2, [r3, #4]
  }
}
 80091f2:	3714      	adds	r7, #20
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd90      	pop	{r4, r7, pc}
 80091f8:	08010e3c 	.word	0x08010e3c
 80091fc:	08010efc 	.word	0x08010efc
 8009200:	08010e94 	.word	0x08010e94
 8009204:	08009069 	.word	0x08009069

08009208 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2200      	movs	r2, #0
 8009218:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d102      	bne.n	800922a <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f7ff ff9d 	bl	8009164 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800922a:	bf00      	nop
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
	...

08009234 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b086      	sub	sp, #24
 8009238:	af00      	add	r7, sp, #0
 800923a:	4603      	mov	r3, r0
 800923c:	6039      	str	r1, [r7, #0]
 800923e:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8009240:	2300      	movs	r3, #0
 8009242:	75fb      	strb	r3, [r7, #23]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 8009244:	2004      	movs	r0, #4
 8009246:	f001 fe51 	bl	800aeec <memp_malloc>
 800924a:	6138      	str	r0, [r7, #16]
  if (conn == NULL) {
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d101      	bne.n	8009256 <netconn_alloc+0x22>
    return NULL;
 8009252:	2300      	movs	r3, #0
 8009254:	e045      	b.n	80092e2 <netconn_alloc+0xae>
  }

  conn->pending_err = ERR_OK;
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	2200      	movs	r2, #0
 800925a:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	79fa      	ldrb	r2, [r7, #7]
 8009260:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	2200      	movs	r2, #0
 8009266:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 8009268:	79fb      	ldrb	r3, [r7, #7]
 800926a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800926e:	2b20      	cmp	r3, #32
 8009270:	d10c      	bne.n	800928c <netconn_alloc+0x58>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 8009272:	2306      	movs	r3, #6
 8009274:	60fb      	str	r3, [r7, #12]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8009276:	bf00      	nop
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
      goto free_and_return;
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	3310      	adds	r3, #16
 800927c:	68f9      	ldr	r1, [r7, #12]
 800927e:	4618      	mov	r0, r3
 8009280:	f006 f9d6 	bl	800f630 <sys_mbox_new>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d008      	beq.n	800929c <netconn_alloc+0x68>
    goto free_and_return;
 800928a:	e025      	b.n	80092d8 <netconn_alloc+0xa4>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800928c:	4b17      	ldr	r3, [pc, #92]	@ (80092ec <netconn_alloc+0xb8>)
 800928e:	f240 22e5 	movw	r2, #741	@ 0x2e5
 8009292:	4917      	ldr	r1, [pc, #92]	@ (80092f0 <netconn_alloc+0xbc>)
 8009294:	4817      	ldr	r0, [pc, #92]	@ (80092f4 <netconn_alloc+0xc0>)
 8009296:	f006 fcd1 	bl	800fc3c <iprintf>
      goto free_and_return;
 800929a:	e01d      	b.n	80092d8 <netconn_alloc+0xa4>
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	330c      	adds	r3, #12
 80092a0:	2100      	movs	r1, #0
 80092a2:	4618      	mov	r0, r3
 80092a4:	f006 fa8b 	bl	800f7be <sys_sem_new>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <netconn_alloc+0x86>
    sys_mbox_free(&conn->recvmbox);
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	3310      	adds	r3, #16
 80092b2:	4618      	mov	r0, r3
 80092b4:	f006 f9de 	bl	800f674 <sys_mbox_free>
    goto free_and_return;
 80092b8:	e00e      	b.n	80092d8 <netconn_alloc+0xa4>
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
#endif
  conn->state        = NETCONN_NONE;
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	2200      	movs	r2, #0
 80092be:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	f04f 32ff 	mov.w	r2, #4294967295
 80092c6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	7dfa      	ldrb	r2, [r7, #23]
 80092d2:	761a      	strb	r2, [r3, #24]
  return conn;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	e004      	b.n	80092e2 <netconn_alloc+0xae>
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 80092d8:	6939      	ldr	r1, [r7, #16]
 80092da:	2004      	movs	r0, #4
 80092dc:	f001 fe7c 	bl	800afd8 <memp_free>
  return NULL;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3718      	adds	r7, #24
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	08010e3c 	.word	0x08010e3c
 80092f0:	08010f1c 	.word	0x08010f1c
 80092f4:	08010e94 	.word	0x08010e94

080092f8 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d006      	beq.n	8009316 <netconn_free+0x1e>
 8009308:	4b13      	ldr	r3, [pc, #76]	@ (8009358 <netconn_free+0x60>)
 800930a:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800930e:	4913      	ldr	r1, [pc, #76]	@ (800935c <netconn_free+0x64>)
 8009310:	4813      	ldr	r0, [pc, #76]	@ (8009360 <netconn_free+0x68>)
 8009312:	f006 fc93 	bl	800fc3c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	3310      	adds	r3, #16
 800931a:	4618      	mov	r0, r3
 800931c:	f006 fa31 	bl	800f782 <sys_mbox_valid>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d006      	beq.n	8009334 <netconn_free+0x3c>
 8009326:	4b0c      	ldr	r3, [pc, #48]	@ (8009358 <netconn_free+0x60>)
 8009328:	f240 3223 	movw	r2, #803	@ 0x323
 800932c:	490d      	ldr	r1, [pc, #52]	@ (8009364 <netconn_free+0x6c>)
 800932e:	480c      	ldr	r0, [pc, #48]	@ (8009360 <netconn_free+0x68>)
 8009330:	f006 fc84 	bl	800fc3c <iprintf>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	330c      	adds	r3, #12
 8009338:	4618      	mov	r0, r3
 800933a:	f006 fa75 	bl	800f828 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	330c      	adds	r3, #12
 8009342:	4618      	mov	r0, r3
 8009344:	f006 fa8e 	bl	800f864 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8009348:	6879      	ldr	r1, [r7, #4]
 800934a:	2004      	movs	r0, #4
 800934c:	f001 fe44 	bl	800afd8 <memp_free>
}
 8009350:	bf00      	nop
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	08010e3c 	.word	0x08010e3c
 800935c:	08010f44 	.word	0x08010f44
 8009360:	08010e94 	.word	0x08010e94
 8009364:	08010f74 	.word	0x08010f74

08009368 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	3310      	adds	r3, #16
 8009374:	4618      	mov	r0, r3
 8009376:	f006 fa04 	bl	800f782 <sys_mbox_valid>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d01a      	beq.n	80093b6 <netconn_drain+0x4e>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8009380:	e003      	b.n	800938a <netconn_drain+0x22>
            pbuf_free((struct pbuf *)mem);
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	4618      	mov	r0, r3
 8009386:	f000 f945 	bl	8009614 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	3310      	adds	r3, #16
 800938e:	f107 020c 	add.w	r2, r7, #12
 8009392:	4611      	mov	r1, r2
 8009394:	4618      	mov	r0, r3
 8009396:	f006 f9d8 	bl	800f74a <sys_arch_mbox_tryfetch>
 800939a:	4603      	mov	r3, r0
 800939c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a0:	d1ef      	bne.n	8009382 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	3310      	adds	r3, #16
 80093a6:	4618      	mov	r0, r3
 80093a8:	f006 f964 	bl	800f674 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	3310      	adds	r3, #16
 80093b0:	4618      	mov	r0, r3
 80093b2:	f006 f9f7 	bl	800f7a4 <sys_mbox_set_invalid>
    }
    sys_mbox_free(&conn->acceptmbox);
    sys_mbox_set_invalid(&conn->acceptmbox);
  }
#endif /* LWIP_TCP */
}
 80093b6:	bf00      	nop
 80093b8:	3710      	adds	r7, #16
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
	...

080093c0 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	785b      	ldrb	r3, [r3, #1]
 80093d2:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 80093d4:	7afb      	ldrb	r3, [r7, #11]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00d      	beq.n	80093f6 <lwip_netconn_do_delconn+0x36>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	781b      	ldrb	r3, [r3, #0]
 80093e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80093e4:	2b10      	cmp	r3, #16
 80093e6:	d006      	beq.n	80093f6 <lwip_netconn_do_delconn+0x36>
 80093e8:	4b3b      	ldr	r3, [pc, #236]	@ (80094d8 <lwip_netconn_do_delconn+0x118>)
 80093ea:	f240 425e 	movw	r2, #1118	@ 0x45e
 80093ee:	493b      	ldr	r1, [pc, #236]	@ (80094dc <lwip_netconn_do_delconn+0x11c>)
 80093f0:	483b      	ldr	r0, [pc, #236]	@ (80094e0 <lwip_netconn_do_delconn+0x120>)
 80093f2:	f006 fc23 	bl	800fc3c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80093f6:	7afb      	ldrb	r3, [r7, #11]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <lwip_netconn_do_delconn+0x48>
 80093fc:	7afb      	ldrb	r3, [r7, #11]
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d002      	beq.n	8009408 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8009402:	7afb      	ldrb	r3, [r7, #11]
 8009404:	2b03      	cmp	r3, #3
 8009406:	d109      	bne.n	800941c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8009408:	7afb      	ldrb	r3, [r7, #11]
 800940a:	2b03      	cmp	r3, #3
 800940c:	d10a      	bne.n	8009424 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	7e1b      	ldrb	r3, [r3, #24]
 8009414:	f003 0304 	and.w	r3, r3, #4
 8009418:	2b00      	cmp	r3, #0
 800941a:	d103      	bne.n	8009424 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	22fb      	movs	r2, #251	@ 0xfb
 8009420:	711a      	strb	r2, [r3, #4]
 8009422:	e04f      	b.n	80094c4 <lwip_netconn_do_delconn+0x104>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8009424:	7afb      	ldrb	r3, [r7, #11]
 8009426:	2b03      	cmp	r3, #3
 8009428:	d10d      	bne.n	8009446 <lwip_netconn_do_delconn+0x86>
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	7e1b      	ldrb	r3, [r3, #24]
 8009430:	f003 0304 	and.w	r3, r3, #4
 8009434:	2b00      	cmp	r3, #0
 8009436:	d106      	bne.n	8009446 <lwip_netconn_do_delconn+0x86>
 8009438:	4b27      	ldr	r3, [pc, #156]	@ (80094d8 <lwip_netconn_do_delconn+0x118>)
 800943a:	f240 427a 	movw	r2, #1146	@ 0x47a
 800943e:	4929      	ldr	r1, [pc, #164]	@ (80094e4 <lwip_netconn_do_delconn+0x124>)
 8009440:	4827      	ldr	r0, [pc, #156]	@ (80094e0 <lwip_netconn_do_delconn+0x120>)
 8009442:	f006 fbfb 	bl	800fc3c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2200      	movs	r2, #0
 800944a:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4618      	mov	r0, r3
 8009452:	f7ff ff89 	bl	8009368 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d017      	beq.n	8009490 <lwip_netconn_do_delconn+0xd0>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800946a:	2b20      	cmp	r3, #32
 800946c:	d10b      	bne.n	8009486 <lwip_netconn_do_delconn+0xc6>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	4618      	mov	r0, r3
 8009480:	f003 fc46 	bl	800cd10 <udp_remove>
          break;
 8009484:	e000      	b.n	8009488 <lwip_netconn_do_delconn+0xc8>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 8009486:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2200      	movs	r2, #0
 800948e:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69db      	ldr	r3, [r3, #28]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d007      	beq.n	80094aa <lwip_netconn_do_delconn+0xea>
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	69db      	ldr	r3, [r3, #28]
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	6810      	ldr	r0, [r2, #0]
 80094a4:	2200      	movs	r2, #0
 80094a6:	2100      	movs	r1, #0
 80094a8:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d007      	beq.n	80094c4 <lwip_netconn_do_delconn+0x104>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	69db      	ldr	r3, [r3, #28]
 80094ba:	68fa      	ldr	r2, [r7, #12]
 80094bc:	6810      	ldr	r0, [r2, #0]
 80094be:	2200      	movs	r2, #0
 80094c0:	2102      	movs	r1, #2
 80094c2:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	330c      	adds	r3, #12
 80094ca:	4618      	mov	r0, r3
 80094cc:	f006 f9b9 	bl	800f842 <sys_sem_valid>
    TCPIP_APIMSG_ACK(msg);
  }
}
 80094d0:	bf00      	nop
 80094d2:	3710      	adds	r7, #16
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}
 80094d8:	08010e3c 	.word	0x08010e3c
 80094dc:	08010fb0 	.word	0x08010fb0
 80094e0:	08010e94 	.word	0x08010e94
 80094e4:	08010fc4 	.word	0x08010fc4

080094e8 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d016      	beq.n	800952c <lwip_netconn_do_bind+0x44>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009508:	2b20      	cmp	r3, #32
 800950a:	d10c      	bne.n	8009526 <lwip_netconn_do_bind+0x3e>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	6858      	ldr	r0, [r3, #4]
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	6899      	ldr	r1, [r3, #8]
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	899b      	ldrh	r3, [r3, #12]
 800951a:	461a      	mov	r2, r3
 800951c:	f003 fb50 	bl	800cbc0 <udp_bind>
 8009520:	4603      	mov	r3, r0
 8009522:	73fb      	strb	r3, [r7, #15]
        break;
 8009524:	e004      	b.n	8009530 <lwip_netconn_do_bind+0x48>
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 8009526:	23fa      	movs	r3, #250	@ 0xfa
 8009528:	73fb      	strb	r3, [r7, #15]
        break;
 800952a:	e001      	b.n	8009530 <lwip_netconn_do_bind+0x48>
    }
  } else {
    err = ERR_VAL;
 800952c:	23fa      	movs	r3, #250	@ 0xfa
 800952e:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	7bfa      	ldrb	r2, [r7, #15]
 8009534:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8009536:	bf00      	nop
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b084      	sub	sp, #16
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4618      	mov	r0, r3
 8009550:	f7ff fd6e 	bl	8009030 <netconn_err>
 8009554:	4603      	mov	r3, r0
 8009556:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8009558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d134      	bne.n	80095ca <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d02d      	beq.n	80095c6 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009574:	2b20      	cmp	r3, #32
 8009576:	d123      	bne.n	80095c0 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10c      	bne.n	800959c <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4619      	mov	r1, r3
 8009590:	4610      	mov	r0, r2
 8009592:	f003 f92b 	bl	800c7ec <udp_send>
 8009596:	4603      	mov	r3, r0
 8009598:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800959a:	e016      	b.n	80095ca <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6858      	ldr	r0, [r3, #4]
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	6819      	ldr	r1, [r3, #0]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	f103 0208 	add.w	r2, r3, #8
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	899b      	ldrh	r3, [r3, #12]
 80095b6:	f003 f94d 	bl	800c854 <udp_sendto>
 80095ba:	4603      	mov	r3, r0
 80095bc:	73fb      	strb	r3, [r7, #15]
          break;
 80095be:	e004      	b.n	80095ca <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 80095c0:	23f5      	movs	r3, #245	@ 0xf5
 80095c2:	73fb      	strb	r3, [r7, #15]
          break;
 80095c4:	e001      	b.n	80095ca <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 80095c6:	23f5      	movs	r3, #245	@ 0xf5
 80095c8:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	7bfa      	ldrb	r2, [r7, #15]
 80095ce:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80095d0:	bf00      	nop
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	4603      	mov	r3, r0
 80095e0:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 80095e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	dc04      	bgt.n	80095f4 <err_to_errno+0x1c>
 80095ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095ee:	f113 0f10 	cmn.w	r3, #16
 80095f2:	da01      	bge.n	80095f8 <err_to_errno+0x20>
    return EIO;
 80095f4:	2305      	movs	r3, #5
 80095f6:	e005      	b.n	8009604 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 80095f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80095fc:	425b      	negs	r3, r3
 80095fe:	4a04      	ldr	r2, [pc, #16]	@ (8009610 <err_to_errno+0x38>)
 8009600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8009604:	4618      	mov	r0, r3
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr
 8009610:	08012b94 	.word	0x08012b94

08009614 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d013      	beq.n	800964a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d00b      	beq.n	8009642 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4618      	mov	r0, r3
 8009630:	f002 fb16 	bl	800bc60 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	605a      	str	r2, [r3, #4]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	685a      	ldr	r2, [r3, #4]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	2003      	movs	r0, #3
 8009646:	f001 fcc7 	bl	800afd8 <memp_free>
  }
}
 800964a:	bf00      	nop
 800964c:	3708      	adds	r7, #8
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
	...

08009654 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d106      	bne.n	8009670 <netbuf_free+0x1c>
 8009662:	4b0d      	ldr	r3, [pc, #52]	@ (8009698 <netbuf_free+0x44>)
 8009664:	2281      	movs	r2, #129	@ 0x81
 8009666:	490d      	ldr	r1, [pc, #52]	@ (800969c <netbuf_free+0x48>)
 8009668:	480d      	ldr	r0, [pc, #52]	@ (80096a0 <netbuf_free+0x4c>)
 800966a:	f006 fae7 	bl	800fc3c <iprintf>
 800966e:	e00f      	b.n	8009690 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d004      	beq.n	8009682 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4618      	mov	r0, r3
 800967e:	f002 faef 	bl	800bc60 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	605a      	str	r2, [r3, #4]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	685a      	ldr	r2, [r3, #4]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	08011014 	.word	0x08011014
 800969c:	080110b0 	.word	0x080110b0
 80096a0:	08011064 	.word	0x08011064

080096a4 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	4613      	mov	r3, r2
 80096b0:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d108      	bne.n	80096ca <netbuf_ref+0x26>
 80096b8:	4b1c      	ldr	r3, [pc, #112]	@ (800972c <netbuf_ref+0x88>)
 80096ba:	2299      	movs	r2, #153	@ 0x99
 80096bc:	491c      	ldr	r1, [pc, #112]	@ (8009730 <netbuf_ref+0x8c>)
 80096be:	481d      	ldr	r0, [pc, #116]	@ (8009734 <netbuf_ref+0x90>)
 80096c0:	f006 fabc 	bl	800fc3c <iprintf>
 80096c4:	f06f 030f 	mvn.w	r3, #15
 80096c8:	e02b      	b.n	8009722 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d004      	beq.n	80096dc <netbuf_ref+0x38>
    pbuf_free(buf->p);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4618      	mov	r0, r3
 80096d8:	f002 fac2 	bl	800bc60 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 80096dc:	2241      	movs	r2, #65	@ 0x41
 80096de:	2100      	movs	r1, #0
 80096e0:	2036      	movs	r0, #54	@ 0x36
 80096e2:	f001 ffdb 	bl	800b69c <pbuf_alloc>
 80096e6:	4602      	mov	r2, r0
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d105      	bne.n	8009700 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2200      	movs	r2, #0
 80096f8:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 80096fa:	f04f 33ff 	mov.w	r3, #4294967295
 80096fe:	e010      	b.n	8009722 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	88fa      	ldrh	r2, [r7, #6]
 800970e:	811a      	strh	r2, [r3, #8]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	6812      	ldr	r2, [r2, #0]
 8009714:	891b      	ldrh	r3, [r3, #8]
 8009716:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3710      	adds	r7, #16
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	08011014 	.word	0x08011014
 8009730:	080110cc 	.word	0x080110cc
 8009734:	08011064 	.word	0x08011064

08009738 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 8009738:	b480      	push	{r7}
 800973a:	b085      	sub	sp, #20
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	db02      	blt.n	8009750 <tryget_socket_unconn_nouse+0x18>
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2b03      	cmp	r3, #3
 800974e:	dd01      	ble.n	8009754 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 8009750:	2300      	movs	r3, #0
 8009752:	e003      	b.n	800975c <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	011b      	lsls	r3, r3, #4
 8009758:	4a03      	ldr	r2, [pc, #12]	@ (8009768 <tryget_socket_unconn_nouse+0x30>)
 800975a:	4413      	add	r3, r2
}
 800975c:	4618      	mov	r0, r3
 800975e:	3714      	adds	r7, #20
 8009760:	46bd      	mov	sp, r7
 8009762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009766:	4770      	bx	lr
 8009768:	20009c48 	.word	0x20009c48

0800976c <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f7ff ffdf 	bl	8009738 <tryget_socket_unconn_nouse>
 800977a:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800977c:	68fb      	ldr	r3, [r7, #12]
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b084      	sub	sp, #16
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7ff ffec 	bl	800976c <tryget_socket_unconn>
 8009794:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d005      	beq.n	80097a8 <tryget_socket+0x22>
    if (sock->conn) {
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d001      	beq.n	80097a8 <tryget_socket+0x22>
      return sock;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	e000      	b.n	80097aa <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 80097a8:	2300      	movs	r3, #0
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
	...

080097b4 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f7ff ffe2 	bl	8009786 <tryget_socket>
 80097c2:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d104      	bne.n	80097d4 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 80097ca:	4b05      	ldr	r3, [pc, #20]	@ (80097e0 <get_socket+0x2c>)
 80097cc:	2209      	movs	r2, #9
 80097ce:	601a      	str	r2, [r3, #0]
    return NULL;
 80097d0:	2300      	movs	r3, #0
 80097d2:	e000      	b.n	80097d6 <get_socket+0x22>
  }
  return sock;
 80097d4:	68fb      	ldr	r3, [r7, #12]
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
 80097de:	bf00      	nop
 80097e0:	2000cfc4 	.word	0x2000cfc4

080097e4 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 80097ee:	2300      	movs	r3, #0
 80097f0:	60fb      	str	r3, [r7, #12]
 80097f2:	e052      	b.n	800989a <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 80097f4:	f006 f8b0 	bl	800f958 <sys_arch_protect>
 80097f8:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 80097fa:	4a2c      	ldr	r2, [pc, #176]	@ (80098ac <alloc_socket+0xc8>)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	011b      	lsls	r3, r3, #4
 8009800:	4413      	add	r3, r2
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d142      	bne.n	800988e <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8009808:	4a28      	ldr	r2, [pc, #160]	@ (80098ac <alloc_socket+0xc8>)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	011b      	lsls	r3, r3, #4
 800980e:	4413      	add	r3, r2
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 8009814:	68b8      	ldr	r0, [r7, #8]
 8009816:	f006 f8ad 	bl	800f974 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800981a:	4a24      	ldr	r2, [pc, #144]	@ (80098ac <alloc_socket+0xc8>)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	011b      	lsls	r3, r3, #4
 8009820:	4413      	add	r3, r2
 8009822:	3304      	adds	r3, #4
 8009824:	2200      	movs	r2, #0
 8009826:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 8009828:	4a20      	ldr	r2, [pc, #128]	@ (80098ac <alloc_socket+0xc8>)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	011b      	lsls	r3, r3, #4
 800982e:	4413      	add	r3, r2
 8009830:	330e      	adds	r3, #14
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d006      	beq.n	8009846 <alloc_socket+0x62>
 8009838:	4b1d      	ldr	r3, [pc, #116]	@ (80098b0 <alloc_socket+0xcc>)
 800983a:	f240 220e 	movw	r2, #526	@ 0x20e
 800983e:	491d      	ldr	r1, [pc, #116]	@ (80098b4 <alloc_socket+0xd0>)
 8009840:	481d      	ldr	r0, [pc, #116]	@ (80098b8 <alloc_socket+0xd4>)
 8009842:	f006 f9fb 	bl	800fc3c <iprintf>
      sockets[i].rcvevent   = 0;
 8009846:	4a19      	ldr	r2, [pc, #100]	@ (80098ac <alloc_socket+0xc8>)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	011b      	lsls	r3, r3, #4
 800984c:	4413      	add	r3, r2
 800984e:	3308      	adds	r3, #8
 8009850:	2200      	movs	r2, #0
 8009852:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800985c:	2b10      	cmp	r3, #16
 800985e:	d102      	bne.n	8009866 <alloc_socket+0x82>
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d001      	beq.n	800986a <alloc_socket+0x86>
 8009866:	2301      	movs	r3, #1
 8009868:	e000      	b.n	800986c <alloc_socket+0x88>
 800986a:	2300      	movs	r3, #0
 800986c:	b299      	uxth	r1, r3
 800986e:	4a0f      	ldr	r2, [pc, #60]	@ (80098ac <alloc_socket+0xc8>)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	011b      	lsls	r3, r3, #4
 8009874:	4413      	add	r3, r2
 8009876:	330a      	adds	r3, #10
 8009878:	460a      	mov	r2, r1
 800987a:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800987c:	4a0b      	ldr	r2, [pc, #44]	@ (80098ac <alloc_socket+0xc8>)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	011b      	lsls	r3, r3, #4
 8009882:	4413      	add	r3, r2
 8009884:	330c      	adds	r3, #12
 8009886:	2200      	movs	r2, #0
 8009888:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	e00a      	b.n	80098a4 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800988e:	68b8      	ldr	r0, [r7, #8]
 8009890:	f006 f870 	bl	800f974 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	3301      	adds	r3, #1
 8009898:	60fb      	str	r3, [r7, #12]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2b03      	cmp	r3, #3
 800989e:	dda9      	ble.n	80097f4 <alloc_socket+0x10>
  }
  return -1;
 80098a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	20009c48 	.word	0x20009c48
 80098b0:	080111ac 	.word	0x080111ac
 80098b4:	080111e0 	.word	0x080111e0
 80098b8:	08011200 	.word	0x08011200

080098bc <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b08a      	sub	sp, #40	@ 0x28
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	60f8      	str	r0, [r7, #12]
 80098c4:	60b9      	str	r1, [r7, #8]
 80098c6:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f7ff ff73 	bl	80097b4 <get_socket>
 80098ce:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 80098d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d102      	bne.n	80098dc <lwip_bind+0x20>
    return -1;
 80098d6:	f04f 33ff 	mov.w	r3, #4294967295
 80098da:	e051      	b.n	8009980 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2b10      	cmp	r3, #16
 80098e0:	d108      	bne.n	80098f4 <lwip_bind+0x38>
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	785b      	ldrb	r3, [r3, #1]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d104      	bne.n	80098f4 <lwip_bind+0x38>
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	f003 0303 	and.w	r3, r3, #3
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d014      	beq.n	800991e <lwip_bind+0x62>
 80098f4:	4b24      	ldr	r3, [pc, #144]	@ (8009988 <lwip_bind+0xcc>)
 80098f6:	f240 22e2 	movw	r2, #738	@ 0x2e2
 80098fa:	4924      	ldr	r1, [pc, #144]	@ (800998c <lwip_bind+0xd0>)
 80098fc:	4824      	ldr	r0, [pc, #144]	@ (8009990 <lwip_bind+0xd4>)
 80098fe:	f006 f99d 	bl	800fc3c <iprintf>
 8009902:	f06f 000f 	mvn.w	r0, #15
 8009906:	f7ff fe67 	bl	80095d8 <err_to_errno>
 800990a:	6178      	str	r0, [r7, #20]
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d002      	beq.n	8009918 <lwip_bind+0x5c>
 8009912:	4a20      	ldr	r2, [pc, #128]	@ (8009994 <lwip_bind+0xd8>)
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	f04f 33ff 	mov.w	r3, #4294967295
 800991c:	e030      	b.n	8009980 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	613b      	str	r3, [r7, #16]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	885b      	ldrh	r3, [r3, #2]
 8009928:	4618      	mov	r0, r3
 800992a:	f000 fe09 	bl	800a540 <lwip_htons>
 800992e:	4603      	mov	r3, r0
 8009930:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 8009932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009938:	f107 0110 	add.w	r1, r7, #16
 800993c:	4618      	mov	r0, r3
 800993e:	f7ff fa3b 	bl	8008db8 <netconn_bind>
 8009942:	4603      	mov	r3, r0
 8009944:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 8009948:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00e      	beq.n	800996e <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 8009950:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8009954:	4618      	mov	r0, r3
 8009956:	f7ff fe3f 	bl	80095d8 <err_to_errno>
 800995a:	61b8      	str	r0, [r7, #24]
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <lwip_bind+0xac>
 8009962:	4a0c      	ldr	r2, [pc, #48]	@ (8009994 <lwip_bind+0xd8>)
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009968:	f04f 33ff 	mov.w	r3, #4294967295
 800996c:	e008      	b.n	8009980 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800996e:	2300      	movs	r3, #0
 8009970:	61fb      	str	r3, [r7, #28]
 8009972:	69fb      	ldr	r3, [r7, #28]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <lwip_bind+0xc2>
 8009978:	4a06      	ldr	r2, [pc, #24]	@ (8009994 <lwip_bind+0xd8>)
 800997a:	69fb      	ldr	r3, [r7, #28]
 800997c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800997e:	2300      	movs	r3, #0
}
 8009980:	4618      	mov	r0, r3
 8009982:	3728      	adds	r7, #40	@ 0x28
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}
 8009988:	080111ac 	.word	0x080111ac
 800998c:	08011250 	.word	0x08011250
 8009990:	08011200 	.word	0x08011200
 8009994:	2000cfc4 	.word	0x2000cfc4

08009998 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 8009998:	b590      	push	{r4, r7, lr}
 800999a:	b08b      	sub	sp, #44	@ 0x2c
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	603b      	str	r3, [r7, #0]
 80099a4:	4613      	mov	r3, r2
 80099a6:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 80099a8:	2300      	movs	r3, #0
 80099aa:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d106      	bne.n	80099c0 <lwip_sock_make_addr+0x28>
 80099b2:	4b2b      	ldr	r3, [pc, #172]	@ (8009a60 <lwip_sock_make_addr+0xc8>)
 80099b4:	f240 4207 	movw	r2, #1031	@ 0x407
 80099b8:	492a      	ldr	r1, [pc, #168]	@ (8009a64 <lwip_sock_make_addr+0xcc>)
 80099ba:	482b      	ldr	r0, [pc, #172]	@ (8009a68 <lwip_sock_make_addr+0xd0>)
 80099bc:	f006 f93e 	bl	800fc3c <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d106      	bne.n	80099d4 <lwip_sock_make_addr+0x3c>
 80099c6:	4b26      	ldr	r3, [pc, #152]	@ (8009a60 <lwip_sock_make_addr+0xc8>)
 80099c8:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 80099cc:	4927      	ldr	r1, [pc, #156]	@ (8009a6c <lwip_sock_make_addr+0xd4>)
 80099ce:	4826      	ldr	r0, [pc, #152]	@ (8009a68 <lwip_sock_make_addr+0xd0>)
 80099d0:	f006 f934 	bl	800fc3c <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 80099d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d106      	bne.n	80099e8 <lwip_sock_make_addr+0x50>
 80099da:	4b21      	ldr	r3, [pc, #132]	@ (8009a60 <lwip_sock_make_addr+0xc8>)
 80099dc:	f240 4209 	movw	r2, #1033	@ 0x409
 80099e0:	4923      	ldr	r1, [pc, #140]	@ (8009a70 <lwip_sock_make_addr+0xd8>)
 80099e2:	4821      	ldr	r0, [pc, #132]	@ (8009a68 <lwip_sock_make_addr+0xd0>)
 80099e4:	f006 f92a 	bl	800fc3c <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 80099e8:	f107 0314 	add.w	r3, r7, #20
 80099ec:	2210      	movs	r2, #16
 80099ee:	701a      	strb	r2, [r3, #0]
 80099f0:	f107 0314 	add.w	r3, r7, #20
 80099f4:	2202      	movs	r2, #2
 80099f6:	705a      	strb	r2, [r3, #1]
 80099f8:	f107 0414 	add.w	r4, r7, #20
 80099fc:	88fb      	ldrh	r3, [r7, #6]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 fd9e 	bl	800a540 <lwip_htons>
 8009a04:	4603      	mov	r3, r0
 8009a06:	8063      	strh	r3, [r4, #2]
 8009a08:	f107 0314 	add.w	r3, r7, #20
 8009a0c:	68ba      	ldr	r2, [r7, #8]
 8009a0e:	6812      	ldr	r2, [r2, #0]
 8009a10:	605a      	str	r2, [r3, #4]
 8009a12:	f107 0314 	add.w	r3, r7, #20
 8009a16:	3308      	adds	r3, #8
 8009a18:	2208      	movs	r2, #8
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f006 f972 	bl	800fd06 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 8009a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	7d3a      	ldrb	r2, [r7, #20]
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d202      	bcs.n	8009a32 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a30:	e008      	b.n	8009a44 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 8009a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	7d3a      	ldrb	r2, [r7, #20]
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d903      	bls.n	8009a44 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 8009a3c:	7d3b      	ldrb	r3, [r7, #20]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a42:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 8009a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	f107 0314 	add.w	r3, r7, #20
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	6838      	ldr	r0, [r7, #0]
 8009a50:	f006 f9cf 	bl	800fdf2 <memcpy>
  return truncated;
 8009a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	372c      	adds	r7, #44	@ 0x2c
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd90      	pop	{r4, r7, pc}
 8009a5e:	bf00      	nop
 8009a60:	080111ac 	.word	0x080111ac
 8009a64:	080112a4 	.word	0x080112a4
 8009a68:	08011200 	.word	0x08011200
 8009a6c:	080112b8 	.word	0x080112b8
 8009a70:	080112c8 	.word	0x080112c8

08009a74 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 8009a74:	b590      	push	{r4, r7, lr}
 8009a76:	b08d      	sub	sp, #52	@ 0x34
 8009a78:	af02      	add	r7, sp, #8
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	689b      	ldr	r3, [r3, #8]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d10d      	bne.n	8009aa6 <lwip_recvfrom_udp_raw+0x32>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	dd09      	ble.n	8009aa6 <lwip_recvfrom_udp_raw+0x32>
 8009a92:	4b5e      	ldr	r3, [pc, #376]	@ (8009c0c <lwip_recvfrom_udp_raw+0x198>)
 8009a94:	f240 4249 	movw	r2, #1097	@ 0x449
 8009a98:	495d      	ldr	r1, [pc, #372]	@ (8009c10 <lwip_recvfrom_udp_raw+0x19c>)
 8009a9a:	485e      	ldr	r0, [pc, #376]	@ (8009c14 <lwip_recvfrom_udp_raw+0x1a0>)
 8009a9c:	f006 f8ce 	bl	800fc3c <iprintf>
 8009aa0:	f06f 030f 	mvn.w	r3, #15
 8009aa4:	e0ad      	b.n	8009c02 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	f003 0308 	and.w	r3, r3, #8
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d003      	beq.n	8009ab8 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 8009ab0:	2304      	movs	r3, #4
 8009ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009ab6:	e002      	b.n	8009abe <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 8009ac4:	693b      	ldr	r3, [r7, #16]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d11e      	bne.n	8009b08 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009ad2:	f107 0110 	add.w	r1, r7, #16
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7ff fa50 	bl	8008f7c <netconn_recv_udp_raw_netbuf_flags>
 8009adc:	4603      	mov	r3, r0
 8009ade:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 8009ae0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d002      	beq.n	8009aee <lwip_recvfrom_udp_raw+0x7a>
      return err;
 8009ae8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009aec:	e089      	b.n	8009c02 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d106      	bne.n	8009b02 <lwip_recvfrom_udp_raw+0x8e>
 8009af4:	4b45      	ldr	r3, [pc, #276]	@ (8009c0c <lwip_recvfrom_udp_raw+0x198>)
 8009af6:	f240 425e 	movw	r2, #1118	@ 0x45e
 8009afa:	4947      	ldr	r1, [pc, #284]	@ (8009c18 <lwip_recvfrom_udp_raw+0x1a4>)
 8009afc:	4845      	ldr	r0, [pc, #276]	@ (8009c14 <lwip_recvfrom_udp_raw+0x1a0>)
 8009afe:	f006 f89d 	bl	800fc3c <iprintf>
    sock->lastdata.netbuf = buf;
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	891b      	ldrh	r3, [r3, #8]
 8009b0e:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009b14:	2300      	movs	r3, #0
 8009b16:	61fb      	str	r3, [r7, #28]
 8009b18:	e029      	b.n	8009b6e <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 8009b1a:	8b3a      	ldrh	r2, [r7, #24]
 8009b1c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	689a      	ldr	r2, [r3, #8]
 8009b26:	69fb      	ldr	r3, [r7, #28]
 8009b28:	00db      	lsls	r3, r3, #3
 8009b2a:	4413      	add	r3, r2
 8009b2c:	685a      	ldr	r2, [r3, #4]
 8009b2e:	8afb      	ldrh	r3, [r7, #22]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d902      	bls.n	8009b3a <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8009b34:	8afb      	ldrh	r3, [r7, #22]
 8009b36:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009b38:	e006      	b.n	8009b48 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	689a      	ldr	r2, [r3, #8]
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	00db      	lsls	r3, r3, #3
 8009b42:	4413      	add	r3, r2
 8009b44:	685b      	ldr	r3, [r3, #4]
 8009b46:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	6818      	ldr	r0, [r3, #0]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	689a      	ldr	r2, [r3, #8]
 8009b50:	69fb      	ldr	r3, [r7, #28]
 8009b52:	00db      	lsls	r3, r3, #3
 8009b54:	4413      	add	r3, r2
 8009b56:	6819      	ldr	r1, [r3, #0]
 8009b58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009b5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009b5c:	f002 fa86 	bl	800c06c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8009b60:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009b62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009b64:	4413      	add	r3, r2
 8009b66:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	61fb      	str	r3, [r7, #28]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	68db      	ldr	r3, [r3, #12]
 8009b72:	69fa      	ldr	r2, [r7, #28]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	da03      	bge.n	8009b80 <lwip_recvfrom_udp_raw+0x10c>
 8009b78:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8009b7a:	8b3b      	ldrh	r3, [r7, #24]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d3cc      	bcc.n	8009b1a <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d01a      	beq.n	8009bbe <lwip_recvfrom_udp_raw+0x14a>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d016      	beq.n	8009bbe <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d012      	beq.n	8009bbe <lwip_recvfrom_udp_raw+0x14a>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00e      	beq.n	8009bbe <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6818      	ldr	r0, [r3, #0]
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	f103 0108 	add.w	r1, r3, #8
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	4623      	mov	r3, r4
 8009bba:	f7ff feed 	bl	8009998 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d007      	beq.n	8009bdc <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 8009bd0:	7d7b      	ldrb	r3, [r7, #21]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d102      	bne.n	8009bdc <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	f003 0301 	and.w	r3, r3, #1
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d106      	bne.n	8009bf4 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2200      	movs	r2, #0
 8009bea:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7ff fd10 	bl	8009614 <netbuf_delete>
  }
  if (datagram_len) {
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d002      	beq.n	8009c00 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	8b3a      	ldrh	r2, [r7, #24]
 8009bfe:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	372c      	adds	r7, #44	@ 0x2c
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd90      	pop	{r4, r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	080111ac 	.word	0x080111ac
 8009c10:	080112d8 	.word	0x080112d8
 8009c14:	08011200 	.word	0x08011200
 8009c18:	08011304 	.word	0x08011304

08009c1c <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b096      	sub	sp, #88	@ 0x58
 8009c20:	af02      	add	r7, sp, #8
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
 8009c28:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 8009c2a:	68f8      	ldr	r0, [r7, #12]
 8009c2c:	f7ff fdc2 	bl	80097b4 <get_socket>
 8009c30:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 8009c32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d102      	bne.n	8009c3e <lwip_recvfrom+0x22>
    return -1;
 8009c38:	f04f 33ff 	mov.w	r3, #4294967295
 8009c3c:	e05e      	b.n	8009cfc <lwip_recvfrom+0xe0>
    done_socket(sock);
    return ret;
  } else
#endif
  {
    u16_t datagram_len = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 8009c52:	2300      	movs	r3, #0
 8009c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 8009c56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009c5a:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 8009c60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009c62:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 8009c64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d002      	beq.n	8009c70 <lwip_recvfrom+0x54>
 8009c6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	e000      	b.n	8009c72 <lwip_recvfrom+0x56>
 8009c70:	2300      	movs	r3, #0
 8009c72:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 8009c74:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 8009c78:	f107 0214 	add.w	r2, r7, #20
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	460b      	mov	r3, r1
 8009c82:	6839      	ldr	r1, [r7, #0]
 8009c84:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8009c86:	f7ff fef5 	bl	8009a74 <lwip_recvfrom_udp_raw>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 8009c90:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00e      	beq.n	8009cb6 <lwip_recvfrom+0x9a>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 8009c98:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7ff fc9b 	bl	80095d8 <err_to_errno>
 8009ca2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8009ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d002      	beq.n	8009cb0 <lwip_recvfrom+0x94>
 8009caa:	4a16      	ldr	r2, [pc, #88]	@ (8009d04 <lwip_recvfrom+0xe8>)
 8009cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cae:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 8009cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cb4:	e022      	b.n	8009cfc <lwip_recvfrom+0xe0>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 8009cb6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009cb8:	461a      	mov	r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	bf28      	it	cs
 8009cc0:	4613      	movcs	r3, r2
 8009cc2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d206      	bcs.n	8009cd8 <lwip_recvfrom+0xbc>
 8009cca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009ccc:	461a      	mov	r2, r3
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	bf28      	it	cs
 8009cd4:	4613      	movcs	r3, r2
 8009cd6:	e001      	b.n	8009cdc <lwip_recvfrom+0xc0>
 8009cd8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009cdc:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 8009cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d002      	beq.n	8009cea <lwip_recvfrom+0xce>
      *fromlen = msg.msg_namelen;
 8009ce4:	69ba      	ldr	r2, [r7, #24]
 8009ce6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ce8:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 8009cea:	2300      	movs	r3, #0
 8009cec:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d002      	beq.n	8009cfa <lwip_recvfrom+0xde>
 8009cf4:	4a03      	ldr	r2, [pc, #12]	@ (8009d04 <lwip_recvfrom+0xe8>)
 8009cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009cf8:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 8009cfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3750      	adds	r7, #80	@ 0x50
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	2000cfc4 	.word	0x2000cfc4

08009d08 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b090      	sub	sp, #64	@ 0x40
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	60f8      	str	r0, [r7, #12]
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	607a      	str	r2, [r7, #4]
 8009d14:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f7ff fd4c 	bl	80097b4 <get_socket>
 8009d1c:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (!sock) {
 8009d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d102      	bne.n	8009d2a <lwip_sendto+0x22>
    return -1;
 8009d24:	f04f 33ff 	mov.w	r3, #4294967295
 8009d28:	e099      	b.n	8009e5e <lwip_sendto+0x156>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8009d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d34:	2b10      	cmp	r3, #16
 8009d36:	d10d      	bne.n	8009d54 <lwip_sendto+0x4c>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
#else /* LWIP_TCP */
    LWIP_UNUSED_ARG(flags);
    sock_set_errno(sock, err_to_errno(ERR_ARG));
 8009d38:	f06f 000f 	mvn.w	r0, #15
 8009d3c:	f7ff fc4c 	bl	80095d8 <err_to_errno>
 8009d40:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d002      	beq.n	8009d4e <lwip_sendto+0x46>
 8009d48:	4a47      	ldr	r2, [pc, #284]	@ (8009e68 <lwip_sendto+0x160>)
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4c:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d52:	e084      	b.n	8009e5e <lwip_sendto+0x156>
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d5a:	d30a      	bcc.n	8009d72 <lwip_sendto+0x6a>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8009d5c:	235a      	movs	r3, #90	@ 0x5a
 8009d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d002      	beq.n	8009d6c <lwip_sendto+0x64>
 8009d66:	4a40      	ldr	r2, [pc, #256]	@ (8009e68 <lwip_sendto+0x160>)
 8009d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8009d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d70:	e075      	b.n	8009e5e <lwip_sendto+0x156>
  }
  short_size = (u16_t)size;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	86fb      	strh	r3, [r7, #54]	@ 0x36
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 8009d76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d102      	bne.n	8009d82 <lwip_sendto+0x7a>
 8009d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d023      	beq.n	8009dca <lwip_sendto+0xc2>
 8009d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d84:	2b10      	cmp	r3, #16
 8009d86:	d10b      	bne.n	8009da0 <lwip_sendto+0x98>
 8009d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d008      	beq.n	8009da0 <lwip_sendto+0x98>
 8009d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d90:	785b      	ldrb	r3, [r3, #1]
 8009d92:	2b02      	cmp	r3, #2
 8009d94:	d104      	bne.n	8009da0 <lwip_sendto+0x98>
 8009d96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d98:	f003 0303 	and.w	r3, r3, #3
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d014      	beq.n	8009dca <lwip_sendto+0xc2>
 8009da0:	4b32      	ldr	r3, [pc, #200]	@ (8009e6c <lwip_sendto+0x164>)
 8009da2:	f240 6252 	movw	r2, #1618	@ 0x652
 8009da6:	4932      	ldr	r1, [pc, #200]	@ (8009e70 <lwip_sendto+0x168>)
 8009da8:	4832      	ldr	r0, [pc, #200]	@ (8009e74 <lwip_sendto+0x16c>)
 8009daa:	f005 ff47 	bl	800fc3c <iprintf>
 8009dae:	f06f 000f 	mvn.w	r0, #15
 8009db2:	f7ff fc11 	bl	80095d8 <err_to_errno>
 8009db6:	6338      	str	r0, [r7, #48]	@ 0x30
 8009db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d002      	beq.n	8009dc4 <lwip_sendto+0xbc>
 8009dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009e68 <lwip_sendto+0x160>)
 8009dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dc2:	6013      	str	r3, [r2, #0]
 8009dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc8:	e049      	b.n	8009e5e <lwip_sendto+0x156>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	61bb      	str	r3, [r7, #24]
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	617b      	str	r3, [r7, #20]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 8009dd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d00a      	beq.n	8009dee <lwip_sendto+0xe6>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 8009dd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	61fb      	str	r3, [r7, #28]
 8009dde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009de0:	885b      	ldrh	r3, [r3, #2]
 8009de2:	4618      	mov	r0, r3
 8009de4:	f000 fbac 	bl	800a540 <lwip_htons>
 8009de8:	4603      	mov	r3, r0
 8009dea:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8009dec:	e003      	b.n	8009df6 <lwip_sendto+0xee>
  } else {
    remote_port = 0;
 8009dee:	2300      	movs	r3, #0
 8009df0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 8009df2:	2300      	movs	r3, #0
 8009df4:	61fb      	str	r3, [r7, #28]
  }
  netbuf_fromport(&buf) = remote_port;
 8009df6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009df8:	843b      	strh	r3, [r7, #32]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 8009dfa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009dfc:	f107 0314 	add.w	r3, r7, #20
 8009e00:	68b9      	ldr	r1, [r7, #8]
 8009e02:	4618      	mov	r0, r3
 8009e04:	f7ff fc4e 	bl	80096a4 <netbuf_ref>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 8009e0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10a      	bne.n	8009e2c <lwip_sendto+0x124>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 8009e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f107 0214 	add.w	r2, r7, #20
 8009e1e:	4611      	mov	r1, r2
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7ff f8d7 	bl	8008fd4 <netconn_send>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 8009e2c:	f107 0314 	add.w	r3, r7, #20
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff fc0f 	bl	8009654 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 8009e36:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7ff fbcc 	bl	80095d8 <err_to_errno>
 8009e40:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d002      	beq.n	8009e4e <lwip_sendto+0x146>
 8009e48:	4a07      	ldr	r2, [pc, #28]	@ (8009e68 <lwip_sendto+0x160>)
 8009e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e4c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8009e4e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <lwip_sendto+0x152>
 8009e56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009e58:	e001      	b.n	8009e5e <lwip_sendto+0x156>
 8009e5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3740      	adds	r7, #64	@ 0x40
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	2000cfc4 	.word	0x2000cfc4
 8009e6c:	080111ac 	.word	0x080111ac
 8009e70:	08011404 	.word	0x08011404
 8009e74:	08011200 	.word	0x08011200

08009e78 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b086      	sub	sp, #24
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	60b9      	str	r1, [r7, #8]
 8009e82:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	d009      	beq.n	8009e9e <lwip_socket+0x26>
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2b03      	cmp	r3, #3
 8009e8e:	dc23      	bgt.n	8009ed8 <lwip_socket+0x60>
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	d019      	beq.n	8009eca <lwip_socket+0x52>
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d009      	beq.n	8009eb0 <lwip_socket+0x38>
 8009e9c:	e01c      	b.n	8009ed8 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	4a22      	ldr	r2, [pc, #136]	@ (8009f2c <lwip_socket+0xb4>)
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	2040      	movs	r0, #64	@ 0x40
 8009ea8:	f7fe fede 	bl	8008c68 <netconn_new_with_proto_and_callback>
 8009eac:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8009eae:	e019      	b.n	8009ee4 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b88      	cmp	r3, #136	@ 0x88
 8009eb4:	d101      	bne.n	8009eba <lwip_socket+0x42>
 8009eb6:	2321      	movs	r3, #33	@ 0x21
 8009eb8:	e000      	b.n	8009ebc <lwip_socket+0x44>
 8009eba:	2320      	movs	r3, #32
 8009ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8009f2c <lwip_socket+0xb4>)
 8009ebe:	2100      	movs	r1, #0
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f7fe fed1 	bl	8008c68 <netconn_new_with_proto_and_callback>
 8009ec6:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8009ec8:	e00c      	b.n	8009ee4 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 8009eca:	4a18      	ldr	r2, [pc, #96]	@ (8009f2c <lwip_socket+0xb4>)
 8009ecc:	2100      	movs	r1, #0
 8009ece:	2010      	movs	r0, #16
 8009ed0:	f7fe feca 	bl	8008c68 <netconn_new_with_proto_and_callback>
 8009ed4:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8009ed6:	e005      	b.n	8009ee4 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 8009ed8:	4b15      	ldr	r3, [pc, #84]	@ (8009f30 <lwip_socket+0xb8>)
 8009eda:	2216      	movs	r2, #22
 8009edc:	601a      	str	r2, [r3, #0]
      return -1;
 8009ede:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee2:	e01e      	b.n	8009f22 <lwip_socket+0xaa>
  }

  if (!conn) {
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d105      	bne.n	8009ef6 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 8009eea:	4b11      	ldr	r3, [pc, #68]	@ (8009f30 <lwip_socket+0xb8>)
 8009eec:	2269      	movs	r2, #105	@ 0x69
 8009eee:	601a      	str	r2, [r3, #0]
    return -1;
 8009ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ef4:	e015      	b.n	8009f22 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 8009ef6:	2100      	movs	r1, #0
 8009ef8:	6978      	ldr	r0, [r7, #20]
 8009efa:	f7ff fc73 	bl	80097e4 <alloc_socket>
 8009efe:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f06:	d108      	bne.n	8009f1a <lwip_socket+0xa2>
    netconn_delete(conn);
 8009f08:	6978      	ldr	r0, [r7, #20]
 8009f0a:	f7fe ff39 	bl	8008d80 <netconn_delete>
    set_errno(ENFILE);
 8009f0e:	4b08      	ldr	r3, [pc, #32]	@ (8009f30 <lwip_socket+0xb8>)
 8009f10:	2217      	movs	r2, #23
 8009f12:	601a      	str	r2, [r3, #0]
    return -1;
 8009f14:	f04f 33ff 	mov.w	r3, #4294967295
 8009f18:	e003      	b.n	8009f22 <lwip_socket+0xaa>
  }
  conn->socket = i;
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	615a      	str	r2, [r3, #20]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 8009f20:	693b      	ldr	r3, [r7, #16]
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3718      	adds	r7, #24
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	08009fbd 	.word	0x08009fbd
 8009f30:	2000cfc4 	.word	0x2000cfc4

08009f34 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b087      	sub	sp, #28
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	60f8      	str	r0, [r7, #12]
 8009f3c:	60b9      	str	r1, [r7, #8]
 8009f3e:	607a      	str	r2, [r7, #4]
 8009f40:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8009f42:	2300      	movs	r3, #0
 8009f44:	617b      	str	r3, [r7, #20]
 8009f46:	e02c      	b.n	8009fa2 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	695a      	ldr	r2, [r3, #20]
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	00db      	lsls	r3, r3, #3
 8009f50:	4413      	add	r3, r2
 8009f52:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d11e      	bne.n	8009f9c <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d009      	beq.n	8009f78 <lwip_poll_should_wake+0x44>
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	f003 0301 	and.w	r3, r3, #1
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d001      	beq.n	8009f78 <lwip_poll_should_wake+0x44>
        return 1;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e01a      	b.n	8009fae <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d009      	beq.n	8009f92 <lwip_poll_should_wake+0x5e>
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	f003 0302 	and.w	r3, r3, #2
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d001      	beq.n	8009f92 <lwip_poll_should_wake+0x5e>
        return 1;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e00d      	b.n	8009fae <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 8009f92:	6a3b      	ldr	r3, [r7, #32]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d001      	beq.n	8009f9c <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e008      	b.n	8009fae <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	617b      	str	r3, [r7, #20]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	699b      	ldr	r3, [r3, #24]
 8009fa6:	697a      	ldr	r2, [r7, #20]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d3cd      	bcc.n	8009f48 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	371c      	adds	r7, #28
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
	...

08009fbc <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b08a      	sub	sp, #40	@ 0x28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	70fb      	strb	r3, [r7, #3]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	f000 80a4 	beq.w	800a11c <event_callback+0x160>
    s = conn->socket;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 8009fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	da18      	bge.n	800a012 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8009fe0:	f005 fcba 	bl	800f958 <sys_arch_protect>
 8009fe4:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	695b      	ldr	r3, [r3, #20]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	da0b      	bge.n	800a006 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 8009fee:	78fb      	ldrb	r3, [r7, #3]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d104      	bne.n	8009ffe <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	695b      	ldr	r3, [r3, #20]
 8009ff8:	1e5a      	subs	r2, r3, #1
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	615a      	str	r2, [r3, #20]
        }
        SYS_ARCH_UNPROTECT(lev);
 8009ffe:	69f8      	ldr	r0, [r7, #28]
 800a000:	f005 fcb8 	bl	800f974 <sys_arch_unprotect>
        return;
 800a004:	e08d      	b.n	800a122 <event_callback+0x166>
      }
      s = conn->socket;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	695b      	ldr	r3, [r3, #20]
 800a00a:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 800a00c:	69f8      	ldr	r0, [r7, #28]
 800a00e:	f005 fcb1 	bl	800f974 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 800a012:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a014:	f7ff fbce 	bl	80097b4 <get_socket>
 800a018:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d07f      	beq.n	800a120 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 800a020:	2301      	movs	r3, #1
 800a022:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 800a024:	f005 fc98 	bl	800f958 <sys_arch_protect>
 800a028:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 800a02a:	78fb      	ldrb	r3, [r7, #3]
 800a02c:	2b04      	cmp	r3, #4
 800a02e:	d83e      	bhi.n	800a0ae <event_callback+0xf2>
 800a030:	a201      	add	r2, pc, #4	@ (adr r2, 800a038 <event_callback+0x7c>)
 800a032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a036:	bf00      	nop
 800a038:	0800a04d 	.word	0x0800a04d
 800a03c:	0800a06f 	.word	0x0800a06f
 800a040:	0800a087 	.word	0x0800a087
 800a044:	0800a09b 	.word	0x0800a09b
 800a048:	0800a0a7 	.word	0x0800a0a7
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a052:	b29b      	uxth	r3, r3
 800a054:	3301      	adds	r3, #1
 800a056:	b29b      	uxth	r3, r3
 800a058:	b21a      	sxth	r2, r3
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 800a05e:	69bb      	ldr	r3, [r7, #24]
 800a060:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a064:	2b01      	cmp	r3, #1
 800a066:	dd2a      	ble.n	800a0be <event_callback+0x102>
        check_waiters = 0;
 800a068:	2300      	movs	r3, #0
 800a06a:	623b      	str	r3, [r7, #32]
      }
      break;
 800a06c:	e027      	b.n	800a0be <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a074:	b29b      	uxth	r3, r3
 800a076:	3b01      	subs	r3, #1
 800a078:	b29b      	uxth	r3, r3
 800a07a:	b21a      	sxth	r2, r3
 800a07c:	69bb      	ldr	r3, [r7, #24]
 800a07e:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 800a080:	2300      	movs	r3, #0
 800a082:	623b      	str	r3, [r7, #32]
      break;
 800a084:	e01c      	b.n	800a0c0 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	895b      	ldrh	r3, [r3, #10]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <event_callback+0xd6>
        check_waiters = 0;
 800a08e:	2300      	movs	r3, #0
 800a090:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	2201      	movs	r2, #1
 800a096:	815a      	strh	r2, [r3, #10]
      break;
 800a098:	e012      	b.n	800a0c0 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	2200      	movs	r2, #0
 800a09e:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	623b      	str	r3, [r7, #32]
      break;
 800a0a4:	e00c      	b.n	800a0c0 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 800a0a6:	69bb      	ldr	r3, [r7, #24]
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	819a      	strh	r2, [r3, #12]
      break;
 800a0ac:	e008      	b.n	800a0c0 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 800a0ae:	4b1e      	ldr	r3, [pc, #120]	@ (800a128 <event_callback+0x16c>)
 800a0b0:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 800a0b4:	491d      	ldr	r1, [pc, #116]	@ (800a12c <event_callback+0x170>)
 800a0b6:	481e      	ldr	r0, [pc, #120]	@ (800a130 <event_callback+0x174>)
 800a0b8:	f005 fdc0 	bl	800fc3c <iprintf>
      break;
 800a0bc:	e000      	b.n	800a0c0 <event_callback+0x104>
      break;
 800a0be:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	7b9b      	ldrb	r3, [r3, #14]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d025      	beq.n	800a114 <event_callback+0x158>
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d022      	beq.n	800a114 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	bfcc      	ite	gt
 800a0d8:	2301      	movgt	r3, #1
 800a0da:	2300      	movle	r3, #0
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	895b      	ldrh	r3, [r3, #10]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	bf14      	ite	ne
 800a0e8:	2301      	movne	r3, #1
 800a0ea:	2300      	moveq	r3, #0
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	899b      	ldrh	r3, [r3, #12]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	bf14      	ite	ne
 800a0f8:	2301      	movne	r3, #1
 800a0fa:	2300      	moveq	r3, #0
 800a0fc:	b2db      	uxtb	r3, r3
 800a0fe:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 800a100:	69f8      	ldr	r0, [r7, #28]
 800a102:	f005 fc37 	bl	800f974 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	693a      	ldr	r2, [r7, #16]
 800a10a:	6979      	ldr	r1, [r7, #20]
 800a10c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a10e:	f000 f811 	bl	800a134 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 800a112:	e006      	b.n	800a122 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 800a114:	69f8      	ldr	r0, [r7, #28]
 800a116:	f005 fc2d 	bl	800f974 <sys_arch_unprotect>
 800a11a:	e002      	b.n	800a122 <event_callback+0x166>
    return;
 800a11c:	bf00      	nop
 800a11e:	e000      	b.n	800a122 <event_callback+0x166>
      return;
 800a120:	bf00      	nop
  }
  done_socket(sock);
}
 800a122:	3728      	adds	r7, #40	@ 0x28
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	080111ac 	.word	0x080111ac
 800a12c:	080114a0 	.word	0x080114a0
 800a130:	08011200 	.word	0x08011200

0800a134 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b088      	sub	sp, #32
 800a138:	af02      	add	r7, sp, #8
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
 800a140:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800a142:	4b42      	ldr	r3, [pc, #264]	@ (800a24c <select_check_waiters+0x118>)
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	617b      	str	r3, [r7, #20]
 800a148:	e078      	b.n	800a23c <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	69db      	ldr	r3, [r3, #28]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d171      	bne.n	800a236 <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 800a152:	2300      	movs	r3, #0
 800a154:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	695b      	ldr	r3, [r3, #20]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d009      	beq.n	800a172 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	9300      	str	r3, [sp, #0]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	68f9      	ldr	r1, [r7, #12]
 800a168:	6978      	ldr	r0, [r7, #20]
 800a16a:	f7ff fee3 	bl	8009f34 <lwip_poll_should_wake>
 800a16e:	6138      	str	r0, [r7, #16]
 800a170:	e056      	b.n	800a220 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d017      	beq.n	800a1a8 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	689b      	ldr	r3, [r3, #8]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d013      	beq.n	800a1a8 <select_check_waiters+0x74>
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	689a      	ldr	r2, [r3, #8]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2b00      	cmp	r3, #0
 800a188:	da00      	bge.n	800a18c <select_check_waiters+0x58>
 800a18a:	331f      	adds	r3, #31
 800a18c:	115b      	asrs	r3, r3, #5
 800a18e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f003 031f 	and.w	r3, r3, #31
 800a198:	fa22 f303 	lsr.w	r3, r2, r3
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <select_check_waiters+0x74>
            do_signal = 1;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d01a      	beq.n	800a1e4 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d117      	bne.n	800a1e4 <select_check_waiters+0xb0>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d013      	beq.n	800a1e4 <select_check_waiters+0xb0>
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	68da      	ldr	r2, [r3, #12]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	da00      	bge.n	800a1c8 <select_check_waiters+0x94>
 800a1c6:	331f      	adds	r3, #31
 800a1c8:	115b      	asrs	r3, r3, #5
 800a1ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	f003 031f 	and.w	r3, r3, #31
 800a1d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <select_check_waiters+0xb0>
            do_signal = 1;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d01a      	beq.n	800a220 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d117      	bne.n	800a220 <select_check_waiters+0xec>
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	691b      	ldr	r3, [r3, #16]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d013      	beq.n	800a220 <select_check_waiters+0xec>
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	691a      	ldr	r2, [r3, #16]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	da00      	bge.n	800a204 <select_check_waiters+0xd0>
 800a202:	331f      	adds	r3, #31
 800a204:	115b      	asrs	r3, r3, #5
 800a206:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	f003 031f 	and.w	r3, r3, #31
 800a210:	fa22 f303 	lsr.w	r3, r2, r3
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d001      	beq.n	800a220 <select_check_waiters+0xec>
            do_signal = 1;
 800a21c:	2301      	movs	r3, #1
 800a21e:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d007      	beq.n	800a236 <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	2201      	movs	r2, #1
 800a22a:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	3320      	adds	r3, #32
 800a230:	4618      	mov	r0, r3
 800a232:	f005 faec 	bl	800f80e <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	617b      	str	r3, [r7, #20]
 800a23c:	697b      	ldr	r3, [r7, #20]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d183      	bne.n	800a14a <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 800a242:	bf00      	nop
 800a244:	bf00      	nop
 800a246:	3718      	adds	r7, #24
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}
 800a24c:	20009c88 	.word	0x20009c88

0800a250 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800a25a:	f002 f8cd 	bl	800c3f8 <sys_timeouts_sleeptime>
 800a25e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a266:	d10b      	bne.n	800a280 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800a268:	4813      	ldr	r0, [pc, #76]	@ (800a2b8 <tcpip_timeouts_mbox_fetch+0x68>)
 800a26a:	f005 fb42 	bl	800f8f2 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a26e:	2200      	movs	r2, #0
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f005 fa2a 	bl	800f6cc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800a278:	480f      	ldr	r0, [pc, #60]	@ (800a2b8 <tcpip_timeouts_mbox_fetch+0x68>)
 800a27a:	f005 fb2b 	bl	800f8d4 <sys_mutex_lock>
    return;
 800a27e:	e018      	b.n	800a2b2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d102      	bne.n	800a28c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800a286:	f002 f87d 	bl	800c384 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a28a:	e7e6      	b.n	800a25a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800a28c:	480a      	ldr	r0, [pc, #40]	@ (800a2b8 <tcpip_timeouts_mbox_fetch+0x68>)
 800a28e:	f005 fb30 	bl	800f8f2 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800a292:	68fa      	ldr	r2, [r7, #12]
 800a294:	6839      	ldr	r1, [r7, #0]
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f005 fa18 	bl	800f6cc <sys_arch_mbox_fetch>
 800a29c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800a29e:	4806      	ldr	r0, [pc, #24]	@ (800a2b8 <tcpip_timeouts_mbox_fetch+0x68>)
 800a2a0:	f005 fb18 	bl	800f8d4 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2aa:	d102      	bne.n	800a2b2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800a2ac:	f002 f86a 	bl	800c384 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800a2b0:	e7d3      	b.n	800a25a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}
 800a2b8:	20009c98 	.word	0x20009c98

0800a2bc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b084      	sub	sp, #16
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800a2c4:	4810      	ldr	r0, [pc, #64]	@ (800a308 <tcpip_thread+0x4c>)
 800a2c6:	f005 fb05 	bl	800f8d4 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800a2ca:	4b10      	ldr	r3, [pc, #64]	@ (800a30c <tcpip_thread+0x50>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d005      	beq.n	800a2de <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800a2d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a30c <tcpip_thread+0x50>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	4a0e      	ldr	r2, [pc, #56]	@ (800a310 <tcpip_thread+0x54>)
 800a2d8:	6812      	ldr	r2, [r2, #0]
 800a2da:	4610      	mov	r0, r2
 800a2dc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a2de:	f107 030c 	add.w	r3, r7, #12
 800a2e2:	4619      	mov	r1, r3
 800a2e4:	480b      	ldr	r0, [pc, #44]	@ (800a314 <tcpip_thread+0x58>)
 800a2e6:	f7ff ffb3 	bl	800a250 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d106      	bne.n	800a2fe <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a2f0:	4b09      	ldr	r3, [pc, #36]	@ (800a318 <tcpip_thread+0x5c>)
 800a2f2:	2291      	movs	r2, #145	@ 0x91
 800a2f4:	4909      	ldr	r1, [pc, #36]	@ (800a31c <tcpip_thread+0x60>)
 800a2f6:	480a      	ldr	r0, [pc, #40]	@ (800a320 <tcpip_thread+0x64>)
 800a2f8:	f005 fca0 	bl	800fc3c <iprintf>
      continue;
 800a2fc:	e003      	b.n	800a306 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	4618      	mov	r0, r3
 800a302:	f000 f80f 	bl	800a324 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800a306:	e7ea      	b.n	800a2de <tcpip_thread+0x22>
 800a308:	20009c98 	.word	0x20009c98
 800a30c:	20009c8c 	.word	0x20009c8c
 800a310:	20009c90 	.word	0x20009c90
 800a314:	20009c94 	.word	0x20009c94
 800a318:	080114f4 	.word	0x080114f4
 800a31c:	08011524 	.word	0x08011524
 800a320:	08011544 	.word	0x08011544

0800a324 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	2b02      	cmp	r3, #2
 800a332:	d026      	beq.n	800a382 <tcpip_thread_handle_msg+0x5e>
 800a334:	2b02      	cmp	r3, #2
 800a336:	dc2b      	bgt.n	800a390 <tcpip_thread_handle_msg+0x6c>
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d002      	beq.n	800a342 <tcpip_thread_handle_msg+0x1e>
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d015      	beq.n	800a36c <tcpip_thread_handle_msg+0x48>
 800a340:	e026      	b.n	800a390 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	68db      	ldr	r3, [r3, #12]
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	6850      	ldr	r0, [r2, #4]
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	6892      	ldr	r2, [r2, #8]
 800a34e:	4611      	mov	r1, r2
 800a350:	4798      	blx	r3
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d004      	beq.n	800a362 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	4618      	mov	r0, r3
 800a35e:	f001 fc7f 	bl	800bc60 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a362:	6879      	ldr	r1, [r7, #4]
 800a364:	2006      	movs	r0, #6
 800a366:	f000 fe37 	bl	800afd8 <memp_free>
      break;
 800a36a:	e018      	b.n	800a39e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	6892      	ldr	r2, [r2, #8]
 800a374:	4610      	mov	r0, r2
 800a376:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800a378:	6879      	ldr	r1, [r7, #4]
 800a37a:	2005      	movs	r0, #5
 800a37c:	f000 fe2c 	bl	800afd8 <memp_free>
      break;
 800a380:	e00d      	b.n	800a39e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	6892      	ldr	r2, [r2, #8]
 800a38a:	4610      	mov	r0, r2
 800a38c:	4798      	blx	r3
      break;
 800a38e:	e006      	b.n	800a39e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800a390:	4b05      	ldr	r3, [pc, #20]	@ (800a3a8 <tcpip_thread_handle_msg+0x84>)
 800a392:	22cf      	movs	r2, #207	@ 0xcf
 800a394:	4905      	ldr	r1, [pc, #20]	@ (800a3ac <tcpip_thread_handle_msg+0x88>)
 800a396:	4806      	ldr	r0, [pc, #24]	@ (800a3b0 <tcpip_thread_handle_msg+0x8c>)
 800a398:	f005 fc50 	bl	800fc3c <iprintf>
      break;
 800a39c:	bf00      	nop
  }
}
 800a39e:	bf00      	nop
 800a3a0:	3708      	adds	r7, #8
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	080114f4 	.word	0x080114f4
 800a3ac:	08011524 	.word	0x08011524
 800a3b0:	08011544 	.word	0x08011544

0800a3b4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b086      	sub	sp, #24
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	60f8      	str	r0, [r7, #12]
 800a3bc:	60b9      	str	r1, [r7, #8]
 800a3be:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800a3c0:	481a      	ldr	r0, [pc, #104]	@ (800a42c <tcpip_inpkt+0x78>)
 800a3c2:	f005 f9de 	bl	800f782 <sys_mbox_valid>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d105      	bne.n	800a3d8 <tcpip_inpkt+0x24>
 800a3cc:	4b18      	ldr	r3, [pc, #96]	@ (800a430 <tcpip_inpkt+0x7c>)
 800a3ce:	22fc      	movs	r2, #252	@ 0xfc
 800a3d0:	4918      	ldr	r1, [pc, #96]	@ (800a434 <tcpip_inpkt+0x80>)
 800a3d2:	4819      	ldr	r0, [pc, #100]	@ (800a438 <tcpip_inpkt+0x84>)
 800a3d4:	f005 fc32 	bl	800fc3c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800a3d8:	2006      	movs	r0, #6
 800a3da:	f000 fd87 	bl	800aeec <memp_malloc>
 800a3de:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d102      	bne.n	800a3ec <tcpip_inpkt+0x38>
    return ERR_MEM;
 800a3e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a3ea:	e01a      	b.n	800a422 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	687a      	ldr	r2, [r7, #4]
 800a402:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800a404:	6979      	ldr	r1, [r7, #20]
 800a406:	4809      	ldr	r0, [pc, #36]	@ (800a42c <tcpip_inpkt+0x78>)
 800a408:	f005 f946 	bl	800f698 <sys_mbox_trypost>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d006      	beq.n	800a420 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800a412:	6979      	ldr	r1, [r7, #20]
 800a414:	2006      	movs	r0, #6
 800a416:	f000 fddf 	bl	800afd8 <memp_free>
    return ERR_MEM;
 800a41a:	f04f 33ff 	mov.w	r3, #4294967295
 800a41e:	e000      	b.n	800a422 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800a420:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800a422:	4618      	mov	r0, r3
 800a424:	3718      	adds	r7, #24
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	20009c94 	.word	0x20009c94
 800a430:	080114f4 	.word	0x080114f4
 800a434:	0801156c 	.word	0x0801156c
 800a438:	08011544 	.word	0x08011544

0800a43c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a44c:	f003 0318 	and.w	r3, r3, #24
 800a450:	2b00      	cmp	r3, #0
 800a452:	d006      	beq.n	800a462 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800a454:	4a08      	ldr	r2, [pc, #32]	@ (800a478 <tcpip_input+0x3c>)
 800a456:	6839      	ldr	r1, [r7, #0]
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f7ff ffab 	bl	800a3b4 <tcpip_inpkt>
 800a45e:	4603      	mov	r3, r0
 800a460:	e005      	b.n	800a46e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800a462:	4a06      	ldr	r2, [pc, #24]	@ (800a47c <tcpip_input+0x40>)
 800a464:	6839      	ldr	r1, [r7, #0]
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f7ff ffa4 	bl	800a3b4 <tcpip_inpkt>
 800a46c:	4603      	mov	r3, r0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3708      	adds	r7, #8
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	0800f485 	.word	0x0800f485
 800a47c:	0800e125 	.word	0x0800e125

0800a480 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	60b9      	str	r1, [r7, #8]
 800a48a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800a48c:	4806      	ldr	r0, [pc, #24]	@ (800a4a8 <tcpip_send_msg_wait_sem+0x28>)
 800a48e:	f005 fa21 	bl	800f8d4 <sys_mutex_lock>
  fn(apimsg);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	68b8      	ldr	r0, [r7, #8]
 800a496:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 800a498:	4803      	ldr	r0, [pc, #12]	@ (800a4a8 <tcpip_send_msg_wait_sem+0x28>)
 800a49a:	f005 fa2a 	bl	800f8f2 <sys_mutex_unlock>
  return ERR_OK;
 800a49e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	20009c98 	.word	0x20009c98

0800a4ac <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af02      	add	r7, sp, #8
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	6039      	str	r1, [r7, #0]
  lwip_init();
 800a4b6:	f000 f871 	bl	800a59c <lwip_init>

  tcpip_init_done = initfunc;
 800a4ba:	4a17      	ldr	r2, [pc, #92]	@ (800a518 <tcpip_init+0x6c>)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800a4c0:	4a16      	ldr	r2, [pc, #88]	@ (800a51c <tcpip_init+0x70>)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800a4c6:	2106      	movs	r1, #6
 800a4c8:	4815      	ldr	r0, [pc, #84]	@ (800a520 <tcpip_init+0x74>)
 800a4ca:	f005 f8b1 	bl	800f630 <sys_mbox_new>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d006      	beq.n	800a4e2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800a4d4:	4b13      	ldr	r3, [pc, #76]	@ (800a524 <tcpip_init+0x78>)
 800a4d6:	f240 2261 	movw	r2, #609	@ 0x261
 800a4da:	4913      	ldr	r1, [pc, #76]	@ (800a528 <tcpip_init+0x7c>)
 800a4dc:	4813      	ldr	r0, [pc, #76]	@ (800a52c <tcpip_init+0x80>)
 800a4de:	f005 fbad 	bl	800fc3c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800a4e2:	4813      	ldr	r0, [pc, #76]	@ (800a530 <tcpip_init+0x84>)
 800a4e4:	f005 f9da 	bl	800f89c <sys_mutex_new>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d006      	beq.n	800a4fc <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800a4ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a524 <tcpip_init+0x78>)
 800a4f0:	f240 2265 	movw	r2, #613	@ 0x265
 800a4f4:	490f      	ldr	r1, [pc, #60]	@ (800a534 <tcpip_init+0x88>)
 800a4f6:	480d      	ldr	r0, [pc, #52]	@ (800a52c <tcpip_init+0x80>)
 800a4f8:	f005 fba0 	bl	800fc3c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	9300      	str	r3, [sp, #0]
 800a500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a504:	2200      	movs	r2, #0
 800a506:	490c      	ldr	r1, [pc, #48]	@ (800a538 <tcpip_init+0x8c>)
 800a508:	480c      	ldr	r0, [pc, #48]	@ (800a53c <tcpip_init+0x90>)
 800a50a:	f005 f9ff 	bl	800f90c <sys_thread_new>
}
 800a50e:	bf00      	nop
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}
 800a516:	bf00      	nop
 800a518:	20009c8c 	.word	0x20009c8c
 800a51c:	20009c90 	.word	0x20009c90
 800a520:	20009c94 	.word	0x20009c94
 800a524:	080114f4 	.word	0x080114f4
 800a528:	0801157c 	.word	0x0801157c
 800a52c:	08011544 	.word	0x08011544
 800a530:	20009c98 	.word	0x20009c98
 800a534:	080115a0 	.word	0x080115a0
 800a538:	0800a2bd 	.word	0x0800a2bd
 800a53c:	080115c4 	.word	0x080115c4

0800a540 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	4603      	mov	r3, r0
 800a548:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a54a:	88fb      	ldrh	r3, [r7, #6]
 800a54c:	021b      	lsls	r3, r3, #8
 800a54e:	b21a      	sxth	r2, r3
 800a550:	88fb      	ldrh	r3, [r7, #6]
 800a552:	0a1b      	lsrs	r3, r3, #8
 800a554:	b29b      	uxth	r3, r3
 800a556:	b21b      	sxth	r3, r3
 800a558:	4313      	orrs	r3, r2
 800a55a:	b21b      	sxth	r3, r3
 800a55c:	b29b      	uxth	r3, r3
}
 800a55e:	4618      	mov	r0, r3
 800a560:	370c      	adds	r7, #12
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr

0800a56a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a56a:	b480      	push	{r7}
 800a56c:	b083      	sub	sp, #12
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	061a      	lsls	r2, r3, #24
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	021b      	lsls	r3, r3, #8
 800a57a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a57e:	431a      	orrs	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	0a1b      	lsrs	r3, r3, #8
 800a584:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a588:	431a      	orrs	r2, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	0e1b      	lsrs	r3, r3, #24
 800a58e:	4313      	orrs	r3, r2
}
 800a590:	4618      	mov	r0, r3
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr

0800a59c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a5a6:	f005 f96b 	bl	800f880 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a5aa:	f000 f8d3 	bl	800a754 <mem_init>
  memp_init();
 800a5ae:	f000 fc2f 	bl	800ae10 <memp_init>
  pbuf_init();
  netif_init();
 800a5b2:	f000 fd3b 	bl	800b02c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a5b6:	f001 ff57 	bl	800c468 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a5ba:	f001 fe9b 	bl	800c2f4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a5be:	bf00      	nop
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
	...

0800a5c8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b083      	sub	sp, #12
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a5d2:	4b05      	ldr	r3, [pc, #20]	@ (800a5e8 <ptr_to_mem+0x20>)
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	88fb      	ldrh	r3, [r7, #6]
 800a5d8:	4413      	add	r3, r2
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	370c      	adds	r7, #12
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr
 800a5e6:	bf00      	nop
 800a5e8:	2000a308 	.word	0x2000a308

0800a5ec <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a5f4:	4b05      	ldr	r3, [pc, #20]	@ (800a60c <mem_to_ptr+0x20>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	1ad3      	subs	r3, r2, r3
 800a5fc:	b29b      	uxth	r3, r3
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	370c      	adds	r7, #12
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	2000a308 	.word	0x2000a308

0800a610 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a610:	b590      	push	{r4, r7, lr}
 800a612:	b085      	sub	sp, #20
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a618:	4b45      	ldr	r3, [pc, #276]	@ (800a730 <plug_holes+0x120>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d206      	bcs.n	800a630 <plug_holes+0x20>
 800a622:	4b44      	ldr	r3, [pc, #272]	@ (800a734 <plug_holes+0x124>)
 800a624:	f240 12df 	movw	r2, #479	@ 0x1df
 800a628:	4943      	ldr	r1, [pc, #268]	@ (800a738 <plug_holes+0x128>)
 800a62a:	4844      	ldr	r0, [pc, #272]	@ (800a73c <plug_holes+0x12c>)
 800a62c:	f005 fb06 	bl	800fc3c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a630:	4b43      	ldr	r3, [pc, #268]	@ (800a740 <plug_holes+0x130>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	429a      	cmp	r2, r3
 800a638:	d306      	bcc.n	800a648 <plug_holes+0x38>
 800a63a:	4b3e      	ldr	r3, [pc, #248]	@ (800a734 <plug_holes+0x124>)
 800a63c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800a640:	4940      	ldr	r1, [pc, #256]	@ (800a744 <plug_holes+0x134>)
 800a642:	483e      	ldr	r0, [pc, #248]	@ (800a73c <plug_holes+0x12c>)
 800a644:	f005 fafa 	bl	800fc3c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	791b      	ldrb	r3, [r3, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d006      	beq.n	800a65e <plug_holes+0x4e>
 800a650:	4b38      	ldr	r3, [pc, #224]	@ (800a734 <plug_holes+0x124>)
 800a652:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800a656:	493c      	ldr	r1, [pc, #240]	@ (800a748 <plug_holes+0x138>)
 800a658:	4838      	ldr	r0, [pc, #224]	@ (800a73c <plug_holes+0x12c>)
 800a65a:	f005 faef 	bl	800fc3c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	881b      	ldrh	r3, [r3, #0]
 800a662:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a666:	d906      	bls.n	800a676 <plug_holes+0x66>
 800a668:	4b32      	ldr	r3, [pc, #200]	@ (800a734 <plug_holes+0x124>)
 800a66a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800a66e:	4937      	ldr	r1, [pc, #220]	@ (800a74c <plug_holes+0x13c>)
 800a670:	4832      	ldr	r0, [pc, #200]	@ (800a73c <plug_holes+0x12c>)
 800a672:	f005 fae3 	bl	800fc3c <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	881b      	ldrh	r3, [r3, #0]
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7ff ffa4 	bl	800a5c8 <ptr_to_mem>
 800a680:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	429a      	cmp	r2, r3
 800a688:	d024      	beq.n	800a6d4 <plug_holes+0xc4>
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	791b      	ldrb	r3, [r3, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d120      	bne.n	800a6d4 <plug_holes+0xc4>
 800a692:	4b2b      	ldr	r3, [pc, #172]	@ (800a740 <plug_holes+0x130>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d01b      	beq.n	800a6d4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a69c:	4b2c      	ldr	r3, [pc, #176]	@ (800a750 <plug_holes+0x140>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	68fa      	ldr	r2, [r7, #12]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d102      	bne.n	800a6ac <plug_holes+0x9c>
      lfree = mem;
 800a6a6:	4a2a      	ldr	r2, [pc, #168]	@ (800a750 <plug_holes+0x140>)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	881a      	ldrh	r2, [r3, #0]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	881b      	ldrh	r3, [r3, #0]
 800a6b8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a6bc:	d00a      	beq.n	800a6d4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	881b      	ldrh	r3, [r3, #0]
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f7ff ff80 	bl	800a5c8 <ptr_to_mem>
 800a6c8:	4604      	mov	r4, r0
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f7ff ff8e 	bl	800a5ec <mem_to_ptr>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	885b      	ldrh	r3, [r3, #2]
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7ff ff75 	bl	800a5c8 <ptr_to_mem>
 800a6de:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a6e0:	68ba      	ldr	r2, [r7, #8]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d01f      	beq.n	800a728 <plug_holes+0x118>
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	791b      	ldrb	r3, [r3, #4]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d11b      	bne.n	800a728 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a6f0:	4b17      	ldr	r3, [pc, #92]	@ (800a750 <plug_holes+0x140>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d102      	bne.n	800a700 <plug_holes+0xf0>
      lfree = pmem;
 800a6fa:	4a15      	ldr	r2, [pc, #84]	@ (800a750 <plug_holes+0x140>)
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	881a      	ldrh	r2, [r3, #0]
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	881b      	ldrh	r3, [r3, #0]
 800a70c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a710:	d00a      	beq.n	800a728 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	881b      	ldrh	r3, [r3, #0]
 800a716:	4618      	mov	r0, r3
 800a718:	f7ff ff56 	bl	800a5c8 <ptr_to_mem>
 800a71c:	4604      	mov	r4, r0
 800a71e:	68b8      	ldr	r0, [r7, #8]
 800a720:	f7ff ff64 	bl	800a5ec <mem_to_ptr>
 800a724:	4603      	mov	r3, r0
 800a726:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a728:	bf00      	nop
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd90      	pop	{r4, r7, pc}
 800a730:	2000a308 	.word	0x2000a308
 800a734:	080115d4 	.word	0x080115d4
 800a738:	08011604 	.word	0x08011604
 800a73c:	0801161c 	.word	0x0801161c
 800a740:	2000a30c 	.word	0x2000a30c
 800a744:	08011644 	.word	0x08011644
 800a748:	08011660 	.word	0x08011660
 800a74c:	0801167c 	.word	0x0801167c
 800a750:	2000a314 	.word	0x2000a314

0800a754 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a75a:	4b1f      	ldr	r3, [pc, #124]	@ (800a7d8 <mem_init+0x84>)
 800a75c:	3303      	adds	r3, #3
 800a75e:	f023 0303 	bic.w	r3, r3, #3
 800a762:	461a      	mov	r2, r3
 800a764:	4b1d      	ldr	r3, [pc, #116]	@ (800a7dc <mem_init+0x88>)
 800a766:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a768:	4b1c      	ldr	r3, [pc, #112]	@ (800a7dc <mem_init+0x88>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a774:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2200      	movs	r2, #0
 800a77a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2200      	movs	r2, #0
 800a780:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a782:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800a786:	f7ff ff1f 	bl	800a5c8 <ptr_to_mem>
 800a78a:	4603      	mov	r3, r0
 800a78c:	4a14      	ldr	r2, [pc, #80]	@ (800a7e0 <mem_init+0x8c>)
 800a78e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a790:	4b13      	ldr	r3, [pc, #76]	@ (800a7e0 <mem_init+0x8c>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2201      	movs	r2, #1
 800a796:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a798:	4b11      	ldr	r3, [pc, #68]	@ (800a7e0 <mem_init+0x8c>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a7a0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a7a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a7e0 <mem_init+0x8c>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800a7aa:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a7ac:	4b0b      	ldr	r3, [pc, #44]	@ (800a7dc <mem_init+0x88>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a0c      	ldr	r2, [pc, #48]	@ (800a7e4 <mem_init+0x90>)
 800a7b2:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a7b4:	480c      	ldr	r0, [pc, #48]	@ (800a7e8 <mem_init+0x94>)
 800a7b6:	f005 f871 	bl	800f89c <sys_mutex_new>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d006      	beq.n	800a7ce <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a7c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a7ec <mem_init+0x98>)
 800a7c2:	f240 221f 	movw	r2, #543	@ 0x21f
 800a7c6:	490a      	ldr	r1, [pc, #40]	@ (800a7f0 <mem_init+0x9c>)
 800a7c8:	480a      	ldr	r0, [pc, #40]	@ (800a7f4 <mem_init+0xa0>)
 800a7ca:	f005 fa37 	bl	800fc3c <iprintf>
  }
}
 800a7ce:	bf00      	nop
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20009cb4 	.word	0x20009cb4
 800a7dc:	2000a308 	.word	0x2000a308
 800a7e0:	2000a30c 	.word	0x2000a30c
 800a7e4:	2000a314 	.word	0x2000a314
 800a7e8:	2000a310 	.word	0x2000a310
 800a7ec:	080115d4 	.word	0x080115d4
 800a7f0:	080116a8 	.word	0x080116a8
 800a7f4:	0801161c 	.word	0x0801161c

0800a7f8 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b086      	sub	sp, #24
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f7ff fef3 	bl	800a5ec <mem_to_ptr>
 800a806:	4603      	mov	r3, r0
 800a808:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	4618      	mov	r0, r3
 800a810:	f7ff feda 	bl	800a5c8 <ptr_to_mem>
 800a814:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	885b      	ldrh	r3, [r3, #2]
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7ff fed4 	bl	800a5c8 <ptr_to_mem>
 800a820:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	881b      	ldrh	r3, [r3, #0]
 800a826:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a82a:	d818      	bhi.n	800a85e <mem_link_valid+0x66>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	885b      	ldrh	r3, [r3, #2]
 800a830:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a834:	d813      	bhi.n	800a85e <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a83a:	8afa      	ldrh	r2, [r7, #22]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d004      	beq.n	800a84a <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	881b      	ldrh	r3, [r3, #0]
 800a844:	8afa      	ldrh	r2, [r7, #22]
 800a846:	429a      	cmp	r2, r3
 800a848:	d109      	bne.n	800a85e <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a84a:	4b08      	ldr	r3, [pc, #32]	@ (800a86c <mem_link_valid+0x74>)
 800a84c:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a84e:	693a      	ldr	r2, [r7, #16]
 800a850:	429a      	cmp	r2, r3
 800a852:	d006      	beq.n	800a862 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	885b      	ldrh	r3, [r3, #2]
 800a858:	8afa      	ldrh	r2, [r7, #22]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d001      	beq.n	800a862 <mem_link_valid+0x6a>
    return 0;
 800a85e:	2300      	movs	r3, #0
 800a860:	e000      	b.n	800a864 <mem_link_valid+0x6c>
  }
  return 1;
 800a862:	2301      	movs	r3, #1
}
 800a864:	4618      	mov	r0, r3
 800a866:	3718      	adds	r7, #24
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	2000a30c 	.word	0x2000a30c

0800a870 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b088      	sub	sp, #32
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d070      	beq.n	800a960 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f003 0303 	and.w	r3, r3, #3
 800a884:	2b00      	cmp	r3, #0
 800a886:	d00d      	beq.n	800a8a4 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a888:	4b37      	ldr	r3, [pc, #220]	@ (800a968 <mem_free+0xf8>)
 800a88a:	f240 2273 	movw	r2, #627	@ 0x273
 800a88e:	4937      	ldr	r1, [pc, #220]	@ (800a96c <mem_free+0xfc>)
 800a890:	4837      	ldr	r0, [pc, #220]	@ (800a970 <mem_free+0x100>)
 800a892:	f005 f9d3 	bl	800fc3c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a896:	f005 f85f 	bl	800f958 <sys_arch_protect>
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f005 f869 	bl	800f974 <sys_arch_unprotect>
    return;
 800a8a2:	e05e      	b.n	800a962 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	3b08      	subs	r3, #8
 800a8a8:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a8aa:	4b32      	ldr	r3, [pc, #200]	@ (800a974 <mem_free+0x104>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	69fa      	ldr	r2, [r7, #28]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d306      	bcc.n	800a8c2 <mem_free+0x52>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f103 020c 	add.w	r2, r3, #12
 800a8ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a978 <mem_free+0x108>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d90d      	bls.n	800a8de <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a8c2:	4b29      	ldr	r3, [pc, #164]	@ (800a968 <mem_free+0xf8>)
 800a8c4:	f240 227f 	movw	r2, #639	@ 0x27f
 800a8c8:	492c      	ldr	r1, [pc, #176]	@ (800a97c <mem_free+0x10c>)
 800a8ca:	4829      	ldr	r0, [pc, #164]	@ (800a970 <mem_free+0x100>)
 800a8cc:	f005 f9b6 	bl	800fc3c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a8d0:	f005 f842 	bl	800f958 <sys_arch_protect>
 800a8d4:	6138      	str	r0, [r7, #16]
 800a8d6:	6938      	ldr	r0, [r7, #16]
 800a8d8:	f005 f84c 	bl	800f974 <sys_arch_unprotect>
    return;
 800a8dc:	e041      	b.n	800a962 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a8de:	4828      	ldr	r0, [pc, #160]	@ (800a980 <mem_free+0x110>)
 800a8e0:	f004 fff8 	bl	800f8d4 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800a8e4:	69fb      	ldr	r3, [r7, #28]
 800a8e6:	791b      	ldrb	r3, [r3, #4]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d110      	bne.n	800a90e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a8ec:	4b1e      	ldr	r3, [pc, #120]	@ (800a968 <mem_free+0xf8>)
 800a8ee:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800a8f2:	4924      	ldr	r1, [pc, #144]	@ (800a984 <mem_free+0x114>)
 800a8f4:	481e      	ldr	r0, [pc, #120]	@ (800a970 <mem_free+0x100>)
 800a8f6:	f005 f9a1 	bl	800fc3c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a8fa:	4821      	ldr	r0, [pc, #132]	@ (800a980 <mem_free+0x110>)
 800a8fc:	f004 fff9 	bl	800f8f2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a900:	f005 f82a 	bl	800f958 <sys_arch_protect>
 800a904:	6178      	str	r0, [r7, #20]
 800a906:	6978      	ldr	r0, [r7, #20]
 800a908:	f005 f834 	bl	800f974 <sys_arch_unprotect>
    return;
 800a90c:	e029      	b.n	800a962 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800a90e:	69f8      	ldr	r0, [r7, #28]
 800a910:	f7ff ff72 	bl	800a7f8 <mem_link_valid>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d110      	bne.n	800a93c <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a91a:	4b13      	ldr	r3, [pc, #76]	@ (800a968 <mem_free+0xf8>)
 800a91c:	f240 2295 	movw	r2, #661	@ 0x295
 800a920:	4919      	ldr	r1, [pc, #100]	@ (800a988 <mem_free+0x118>)
 800a922:	4813      	ldr	r0, [pc, #76]	@ (800a970 <mem_free+0x100>)
 800a924:	f005 f98a 	bl	800fc3c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a928:	4815      	ldr	r0, [pc, #84]	@ (800a980 <mem_free+0x110>)
 800a92a:	f004 ffe2 	bl	800f8f2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a92e:	f005 f813 	bl	800f958 <sys_arch_protect>
 800a932:	61b8      	str	r0, [r7, #24]
 800a934:	69b8      	ldr	r0, [r7, #24]
 800a936:	f005 f81d 	bl	800f974 <sys_arch_unprotect>
    return;
 800a93a:	e012      	b.n	800a962 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a93c:	69fb      	ldr	r3, [r7, #28]
 800a93e:	2200      	movs	r2, #0
 800a940:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a942:	4b12      	ldr	r3, [pc, #72]	@ (800a98c <mem_free+0x11c>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	69fa      	ldr	r2, [r7, #28]
 800a948:	429a      	cmp	r2, r3
 800a94a:	d202      	bcs.n	800a952 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a94c:	4a0f      	ldr	r2, [pc, #60]	@ (800a98c <mem_free+0x11c>)
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a952:	69f8      	ldr	r0, [r7, #28]
 800a954:	f7ff fe5c 	bl	800a610 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a958:	4809      	ldr	r0, [pc, #36]	@ (800a980 <mem_free+0x110>)
 800a95a:	f004 ffca 	bl	800f8f2 <sys_mutex_unlock>
 800a95e:	e000      	b.n	800a962 <mem_free+0xf2>
    return;
 800a960:	bf00      	nop
}
 800a962:	3720      	adds	r7, #32
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	080115d4 	.word	0x080115d4
 800a96c:	080116c4 	.word	0x080116c4
 800a970:	0801161c 	.word	0x0801161c
 800a974:	2000a308 	.word	0x2000a308
 800a978:	2000a30c 	.word	0x2000a30c
 800a97c:	080116e8 	.word	0x080116e8
 800a980:	2000a310 	.word	0x2000a310
 800a984:	08011704 	.word	0x08011704
 800a988:	0801172c 	.word	0x0801172c
 800a98c:	2000a314 	.word	0x2000a314

0800a990 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b088      	sub	sp, #32
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	460b      	mov	r3, r1
 800a99a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a99c:	887b      	ldrh	r3, [r7, #2]
 800a99e:	3303      	adds	r3, #3
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	f023 0303 	bic.w	r3, r3, #3
 800a9a6:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800a9a8:	8bfb      	ldrh	r3, [r7, #30]
 800a9aa:	2b0b      	cmp	r3, #11
 800a9ac:	d801      	bhi.n	800a9b2 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a9ae:	230c      	movs	r3, #12
 800a9b0:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a9b2:	8bfb      	ldrh	r3, [r7, #30]
 800a9b4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800a9b8:	d803      	bhi.n	800a9c2 <mem_trim+0x32>
 800a9ba:	8bfa      	ldrh	r2, [r7, #30]
 800a9bc:	887b      	ldrh	r3, [r7, #2]
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d201      	bcs.n	800a9c6 <mem_trim+0x36>
    return NULL;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	e0d8      	b.n	800ab78 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a9c6:	4b6e      	ldr	r3, [pc, #440]	@ (800ab80 <mem_trim+0x1f0>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d304      	bcc.n	800a9da <mem_trim+0x4a>
 800a9d0:	4b6c      	ldr	r3, [pc, #432]	@ (800ab84 <mem_trim+0x1f4>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	687a      	ldr	r2, [r7, #4]
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d306      	bcc.n	800a9e8 <mem_trim+0x58>
 800a9da:	4b6b      	ldr	r3, [pc, #428]	@ (800ab88 <mem_trim+0x1f8>)
 800a9dc:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800a9e0:	496a      	ldr	r1, [pc, #424]	@ (800ab8c <mem_trim+0x1fc>)
 800a9e2:	486b      	ldr	r0, [pc, #428]	@ (800ab90 <mem_trim+0x200>)
 800a9e4:	f005 f92a 	bl	800fc3c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a9e8:	4b65      	ldr	r3, [pc, #404]	@ (800ab80 <mem_trim+0x1f0>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d304      	bcc.n	800a9fc <mem_trim+0x6c>
 800a9f2:	4b64      	ldr	r3, [pc, #400]	@ (800ab84 <mem_trim+0x1f4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	687a      	ldr	r2, [r7, #4]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d307      	bcc.n	800aa0c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a9fc:	f004 ffac 	bl	800f958 <sys_arch_protect>
 800aa00:	60b8      	str	r0, [r7, #8]
 800aa02:	68b8      	ldr	r0, [r7, #8]
 800aa04:	f004 ffb6 	bl	800f974 <sys_arch_unprotect>
    return rmem;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	e0b5      	b.n	800ab78 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	3b08      	subs	r3, #8
 800aa10:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800aa12:	69b8      	ldr	r0, [r7, #24]
 800aa14:	f7ff fdea 	bl	800a5ec <mem_to_ptr>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800aa1c:	69bb      	ldr	r3, [r7, #24]
 800aa1e:	881a      	ldrh	r2, [r3, #0]
 800aa20:	8afb      	ldrh	r3, [r7, #22]
 800aa22:	1ad3      	subs	r3, r2, r3
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	3b08      	subs	r3, #8
 800aa28:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800aa2a:	8bfa      	ldrh	r2, [r7, #30]
 800aa2c:	8abb      	ldrh	r3, [r7, #20]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d906      	bls.n	800aa40 <mem_trim+0xb0>
 800aa32:	4b55      	ldr	r3, [pc, #340]	@ (800ab88 <mem_trim+0x1f8>)
 800aa34:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800aa38:	4956      	ldr	r1, [pc, #344]	@ (800ab94 <mem_trim+0x204>)
 800aa3a:	4855      	ldr	r0, [pc, #340]	@ (800ab90 <mem_trim+0x200>)
 800aa3c:	f005 f8fe 	bl	800fc3c <iprintf>
  if (newsize > size) {
 800aa40:	8bfa      	ldrh	r2, [r7, #30]
 800aa42:	8abb      	ldrh	r3, [r7, #20]
 800aa44:	429a      	cmp	r2, r3
 800aa46:	d901      	bls.n	800aa4c <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	e095      	b.n	800ab78 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800aa4c:	8bfa      	ldrh	r2, [r7, #30]
 800aa4e:	8abb      	ldrh	r3, [r7, #20]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d101      	bne.n	800aa58 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	e08f      	b.n	800ab78 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800aa58:	484f      	ldr	r0, [pc, #316]	@ (800ab98 <mem_trim+0x208>)
 800aa5a:	f004 ff3b 	bl	800f8d4 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	881b      	ldrh	r3, [r3, #0]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff fdb0 	bl	800a5c8 <ptr_to_mem>
 800aa68:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	791b      	ldrb	r3, [r3, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d13f      	bne.n	800aaf2 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aa72:	69bb      	ldr	r3, [r7, #24]
 800aa74:	881b      	ldrh	r3, [r3, #0]
 800aa76:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aa7a:	d106      	bne.n	800aa8a <mem_trim+0xfa>
 800aa7c:	4b42      	ldr	r3, [pc, #264]	@ (800ab88 <mem_trim+0x1f8>)
 800aa7e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800aa82:	4946      	ldr	r1, [pc, #280]	@ (800ab9c <mem_trim+0x20c>)
 800aa84:	4842      	ldr	r0, [pc, #264]	@ (800ab90 <mem_trim+0x200>)
 800aa86:	f005 f8d9 	bl	800fc3c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	881b      	ldrh	r3, [r3, #0]
 800aa8e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aa90:	8afa      	ldrh	r2, [r7, #22]
 800aa92:	8bfb      	ldrh	r3, [r7, #30]
 800aa94:	4413      	add	r3, r2
 800aa96:	b29b      	uxth	r3, r3
 800aa98:	3308      	adds	r3, #8
 800aa9a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800aa9c:	4b40      	ldr	r3, [pc, #256]	@ (800aba0 <mem_trim+0x210>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d106      	bne.n	800aab4 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800aaa6:	89fb      	ldrh	r3, [r7, #14]
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f7ff fd8d 	bl	800a5c8 <ptr_to_mem>
 800aaae:	4603      	mov	r3, r0
 800aab0:	4a3b      	ldr	r2, [pc, #236]	@ (800aba0 <mem_trim+0x210>)
 800aab2:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800aab4:	89fb      	ldrh	r3, [r7, #14]
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7ff fd86 	bl	800a5c8 <ptr_to_mem>
 800aabc:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	2200      	movs	r2, #0
 800aac2:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	89ba      	ldrh	r2, [r7, #12]
 800aac8:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	8afa      	ldrh	r2, [r7, #22]
 800aace:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	89fa      	ldrh	r2, [r7, #14]
 800aad4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	881b      	ldrh	r3, [r3, #0]
 800aada:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800aade:	d047      	beq.n	800ab70 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	881b      	ldrh	r3, [r3, #0]
 800aae4:	4618      	mov	r0, r3
 800aae6:	f7ff fd6f 	bl	800a5c8 <ptr_to_mem>
 800aaea:	4602      	mov	r2, r0
 800aaec:	89fb      	ldrh	r3, [r7, #14]
 800aaee:	8053      	strh	r3, [r2, #2]
 800aaf0:	e03e      	b.n	800ab70 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800aaf2:	8bfb      	ldrh	r3, [r7, #30]
 800aaf4:	f103 0214 	add.w	r2, r3, #20
 800aaf8:	8abb      	ldrh	r3, [r7, #20]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d838      	bhi.n	800ab70 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aafe:	8afa      	ldrh	r2, [r7, #22]
 800ab00:	8bfb      	ldrh	r3, [r7, #30]
 800ab02:	4413      	add	r3, r2
 800ab04:	b29b      	uxth	r3, r3
 800ab06:	3308      	adds	r3, #8
 800ab08:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab0a:	69bb      	ldr	r3, [r7, #24]
 800ab0c:	881b      	ldrh	r3, [r3, #0]
 800ab0e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ab12:	d106      	bne.n	800ab22 <mem_trim+0x192>
 800ab14:	4b1c      	ldr	r3, [pc, #112]	@ (800ab88 <mem_trim+0x1f8>)
 800ab16:	f240 3216 	movw	r2, #790	@ 0x316
 800ab1a:	4920      	ldr	r1, [pc, #128]	@ (800ab9c <mem_trim+0x20c>)
 800ab1c:	481c      	ldr	r0, [pc, #112]	@ (800ab90 <mem_trim+0x200>)
 800ab1e:	f005 f88d 	bl	800fc3c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ab22:	89fb      	ldrh	r3, [r7, #14]
 800ab24:	4618      	mov	r0, r3
 800ab26:	f7ff fd4f 	bl	800a5c8 <ptr_to_mem>
 800ab2a:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ab2c:	4b1c      	ldr	r3, [pc, #112]	@ (800aba0 <mem_trim+0x210>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	693a      	ldr	r2, [r7, #16]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d202      	bcs.n	800ab3c <mem_trim+0x1ac>
      lfree = mem2;
 800ab36:	4a1a      	ldr	r2, [pc, #104]	@ (800aba0 <mem_trim+0x210>)
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ab42:	69bb      	ldr	r3, [r7, #24]
 800ab44:	881a      	ldrh	r2, [r3, #0]
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	8afa      	ldrh	r2, [r7, #22]
 800ab4e:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ab50:	69bb      	ldr	r3, [r7, #24]
 800ab52:	89fa      	ldrh	r2, [r7, #14]
 800ab54:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	881b      	ldrh	r3, [r3, #0]
 800ab5a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ab5e:	d007      	beq.n	800ab70 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	881b      	ldrh	r3, [r3, #0]
 800ab64:	4618      	mov	r0, r3
 800ab66:	f7ff fd2f 	bl	800a5c8 <ptr_to_mem>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	89fb      	ldrh	r3, [r7, #14]
 800ab6e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800ab70:	4809      	ldr	r0, [pc, #36]	@ (800ab98 <mem_trim+0x208>)
 800ab72:	f004 febe 	bl	800f8f2 <sys_mutex_unlock>
  return rmem;
 800ab76:	687b      	ldr	r3, [r7, #4]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3720      	adds	r7, #32
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	2000a308 	.word	0x2000a308
 800ab84:	2000a30c 	.word	0x2000a30c
 800ab88:	080115d4 	.word	0x080115d4
 800ab8c:	08011760 	.word	0x08011760
 800ab90:	0801161c 	.word	0x0801161c
 800ab94:	08011778 	.word	0x08011778
 800ab98:	2000a310 	.word	0x2000a310
 800ab9c:	08011798 	.word	0x08011798
 800aba0:	2000a314 	.word	0x2000a314

0800aba4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b088      	sub	sp, #32
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	4603      	mov	r3, r0
 800abac:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800abae:	88fb      	ldrh	r3, [r7, #6]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d101      	bne.n	800abb8 <mem_malloc+0x14>
    return NULL;
 800abb4:	2300      	movs	r3, #0
 800abb6:	e0e2      	b.n	800ad7e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800abb8:	88fb      	ldrh	r3, [r7, #6]
 800abba:	3303      	adds	r3, #3
 800abbc:	b29b      	uxth	r3, r3
 800abbe:	f023 0303 	bic.w	r3, r3, #3
 800abc2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800abc4:	8bbb      	ldrh	r3, [r7, #28]
 800abc6:	2b0b      	cmp	r3, #11
 800abc8:	d801      	bhi.n	800abce <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800abca:	230c      	movs	r3, #12
 800abcc:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800abce:	8bbb      	ldrh	r3, [r7, #28]
 800abd0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800abd4:	d803      	bhi.n	800abde <mem_malloc+0x3a>
 800abd6:	8bba      	ldrh	r2, [r7, #28]
 800abd8:	88fb      	ldrh	r3, [r7, #6]
 800abda:	429a      	cmp	r2, r3
 800abdc:	d201      	bcs.n	800abe2 <mem_malloc+0x3e>
    return NULL;
 800abde:	2300      	movs	r3, #0
 800abe0:	e0cd      	b.n	800ad7e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800abe2:	4869      	ldr	r0, [pc, #420]	@ (800ad88 <mem_malloc+0x1e4>)
 800abe4:	f004 fe76 	bl	800f8d4 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800abe8:	4b68      	ldr	r3, [pc, #416]	@ (800ad8c <mem_malloc+0x1e8>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4618      	mov	r0, r3
 800abee:	f7ff fcfd 	bl	800a5ec <mem_to_ptr>
 800abf2:	4603      	mov	r3, r0
 800abf4:	83fb      	strh	r3, [r7, #30]
 800abf6:	e0b7      	b.n	800ad68 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800abf8:	8bfb      	ldrh	r3, [r7, #30]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7ff fce4 	bl	800a5c8 <ptr_to_mem>
 800ac00:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	791b      	ldrb	r3, [r3, #4]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f040 80a7 	bne.w	800ad5a <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	881b      	ldrh	r3, [r3, #0]
 800ac10:	461a      	mov	r2, r3
 800ac12:	8bfb      	ldrh	r3, [r7, #30]
 800ac14:	1ad3      	subs	r3, r2, r3
 800ac16:	f1a3 0208 	sub.w	r2, r3, #8
 800ac1a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	f0c0 809c 	bcc.w	800ad5a <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	461a      	mov	r2, r3
 800ac28:	8bfb      	ldrh	r3, [r7, #30]
 800ac2a:	1ad3      	subs	r3, r2, r3
 800ac2c:	f1a3 0208 	sub.w	r2, r3, #8
 800ac30:	8bbb      	ldrh	r3, [r7, #28]
 800ac32:	3314      	adds	r3, #20
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d333      	bcc.n	800aca0 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ac38:	8bfa      	ldrh	r2, [r7, #30]
 800ac3a:	8bbb      	ldrh	r3, [r7, #28]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	3308      	adds	r3, #8
 800ac42:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ac44:	8a7b      	ldrh	r3, [r7, #18]
 800ac46:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ac4a:	d106      	bne.n	800ac5a <mem_malloc+0xb6>
 800ac4c:	4b50      	ldr	r3, [pc, #320]	@ (800ad90 <mem_malloc+0x1ec>)
 800ac4e:	f240 3287 	movw	r2, #903	@ 0x387
 800ac52:	4950      	ldr	r1, [pc, #320]	@ (800ad94 <mem_malloc+0x1f0>)
 800ac54:	4850      	ldr	r0, [pc, #320]	@ (800ad98 <mem_malloc+0x1f4>)
 800ac56:	f004 fff1 	bl	800fc3c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800ac5a:	8a7b      	ldrh	r3, [r7, #18]
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f7ff fcb3 	bl	800a5c8 <ptr_to_mem>
 800ac62:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2200      	movs	r2, #0
 800ac68:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	881a      	ldrh	r2, [r3, #0]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	8bfa      	ldrh	r2, [r7, #30]
 800ac76:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	8a7a      	ldrh	r2, [r7, #18]
 800ac7c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	2201      	movs	r2, #1
 800ac82:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	881b      	ldrh	r3, [r3, #0]
 800ac88:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ac8c:	d00b      	beq.n	800aca6 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	881b      	ldrh	r3, [r3, #0]
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7ff fc98 	bl	800a5c8 <ptr_to_mem>
 800ac98:	4602      	mov	r2, r0
 800ac9a:	8a7b      	ldrh	r3, [r7, #18]
 800ac9c:	8053      	strh	r3, [r2, #2]
 800ac9e:	e002      	b.n	800aca6 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	2201      	movs	r2, #1
 800aca4:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800aca6:	4b39      	ldr	r3, [pc, #228]	@ (800ad8c <mem_malloc+0x1e8>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	697a      	ldr	r2, [r7, #20]
 800acac:	429a      	cmp	r2, r3
 800acae:	d127      	bne.n	800ad00 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800acb0:	4b36      	ldr	r3, [pc, #216]	@ (800ad8c <mem_malloc+0x1e8>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800acb6:	e005      	b.n	800acc4 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	881b      	ldrh	r3, [r3, #0]
 800acbc:	4618      	mov	r0, r3
 800acbe:	f7ff fc83 	bl	800a5c8 <ptr_to_mem>
 800acc2:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	791b      	ldrb	r3, [r3, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d004      	beq.n	800acd6 <mem_malloc+0x132>
 800accc:	4b33      	ldr	r3, [pc, #204]	@ (800ad9c <mem_malloc+0x1f8>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	69ba      	ldr	r2, [r7, #24]
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d1f0      	bne.n	800acb8 <mem_malloc+0x114>
          }
          lfree = cur;
 800acd6:	4a2d      	ldr	r2, [pc, #180]	@ (800ad8c <mem_malloc+0x1e8>)
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800acdc:	4b2b      	ldr	r3, [pc, #172]	@ (800ad8c <mem_malloc+0x1e8>)
 800acde:	681a      	ldr	r2, [r3, #0]
 800ace0:	4b2e      	ldr	r3, [pc, #184]	@ (800ad9c <mem_malloc+0x1f8>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d00b      	beq.n	800ad00 <mem_malloc+0x15c>
 800ace8:	4b28      	ldr	r3, [pc, #160]	@ (800ad8c <mem_malloc+0x1e8>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	791b      	ldrb	r3, [r3, #4]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d006      	beq.n	800ad00 <mem_malloc+0x15c>
 800acf2:	4b27      	ldr	r3, [pc, #156]	@ (800ad90 <mem_malloc+0x1ec>)
 800acf4:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800acf8:	4929      	ldr	r1, [pc, #164]	@ (800ada0 <mem_malloc+0x1fc>)
 800acfa:	4827      	ldr	r0, [pc, #156]	@ (800ad98 <mem_malloc+0x1f4>)
 800acfc:	f004 ff9e 	bl	800fc3c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800ad00:	4821      	ldr	r0, [pc, #132]	@ (800ad88 <mem_malloc+0x1e4>)
 800ad02:	f004 fdf6 	bl	800f8f2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ad06:	8bba      	ldrh	r2, [r7, #28]
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	3308      	adds	r3, #8
 800ad0e:	4a23      	ldr	r2, [pc, #140]	@ (800ad9c <mem_malloc+0x1f8>)
 800ad10:	6812      	ldr	r2, [r2, #0]
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d906      	bls.n	800ad24 <mem_malloc+0x180>
 800ad16:	4b1e      	ldr	r3, [pc, #120]	@ (800ad90 <mem_malloc+0x1ec>)
 800ad18:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800ad1c:	4921      	ldr	r1, [pc, #132]	@ (800ada4 <mem_malloc+0x200>)
 800ad1e:	481e      	ldr	r0, [pc, #120]	@ (800ad98 <mem_malloc+0x1f4>)
 800ad20:	f004 ff8c 	bl	800fc3c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	f003 0303 	and.w	r3, r3, #3
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d006      	beq.n	800ad3c <mem_malloc+0x198>
 800ad2e:	4b18      	ldr	r3, [pc, #96]	@ (800ad90 <mem_malloc+0x1ec>)
 800ad30:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800ad34:	491c      	ldr	r1, [pc, #112]	@ (800ada8 <mem_malloc+0x204>)
 800ad36:	4818      	ldr	r0, [pc, #96]	@ (800ad98 <mem_malloc+0x1f4>)
 800ad38:	f004 ff80 	bl	800fc3c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	f003 0303 	and.w	r3, r3, #3
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d006      	beq.n	800ad54 <mem_malloc+0x1b0>
 800ad46:	4b12      	ldr	r3, [pc, #72]	@ (800ad90 <mem_malloc+0x1ec>)
 800ad48:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800ad4c:	4917      	ldr	r1, [pc, #92]	@ (800adac <mem_malloc+0x208>)
 800ad4e:	4812      	ldr	r0, [pc, #72]	@ (800ad98 <mem_malloc+0x1f4>)
 800ad50:	f004 ff74 	bl	800fc3c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	3308      	adds	r3, #8
 800ad58:	e011      	b.n	800ad7e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800ad5a:	8bfb      	ldrh	r3, [r7, #30]
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f7ff fc33 	bl	800a5c8 <ptr_to_mem>
 800ad62:	4603      	mov	r3, r0
 800ad64:	881b      	ldrh	r3, [r3, #0]
 800ad66:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ad68:	8bfa      	ldrh	r2, [r7, #30]
 800ad6a:	8bbb      	ldrh	r3, [r7, #28]
 800ad6c:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800ad70:	429a      	cmp	r2, r3
 800ad72:	f4ff af41 	bcc.w	800abf8 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800ad76:	4804      	ldr	r0, [pc, #16]	@ (800ad88 <mem_malloc+0x1e4>)
 800ad78:	f004 fdbb 	bl	800f8f2 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3720      	adds	r7, #32
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop
 800ad88:	2000a310 	.word	0x2000a310
 800ad8c:	2000a314 	.word	0x2000a314
 800ad90:	080115d4 	.word	0x080115d4
 800ad94:	08011798 	.word	0x08011798
 800ad98:	0801161c 	.word	0x0801161c
 800ad9c:	2000a30c 	.word	0x2000a30c
 800ada0:	080117ac 	.word	0x080117ac
 800ada4:	080117c8 	.word	0x080117c8
 800ada8:	080117f8 	.word	0x080117f8
 800adac:	08011828 	.word	0x08011828

0800adb0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800adb0:	b480      	push	{r7}
 800adb2:	b085      	sub	sp, #20
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	689b      	ldr	r3, [r3, #8]
 800adbc:	2200      	movs	r2, #0
 800adbe:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	3303      	adds	r3, #3
 800adc6:	f023 0303 	bic.w	r3, r3, #3
 800adca:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800adcc:	2300      	movs	r3, #0
 800adce:	60fb      	str	r3, [r7, #12]
 800add0:	e011      	b.n	800adf6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	881b      	ldrh	r3, [r3, #0]
 800ade8:	461a      	mov	r2, r3
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	4413      	add	r3, r2
 800adee:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	3301      	adds	r3, #1
 800adf4:	60fb      	str	r3, [r7, #12]
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	885b      	ldrh	r3, [r3, #2]
 800adfa:	461a      	mov	r2, r3
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	4293      	cmp	r3, r2
 800ae00:	dbe7      	blt.n	800add2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ae02:	bf00      	nop
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae16:	2300      	movs	r3, #0
 800ae18:	80fb      	strh	r3, [r7, #6]
 800ae1a:	e009      	b.n	800ae30 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ae1c:	88fb      	ldrh	r3, [r7, #6]
 800ae1e:	4a08      	ldr	r2, [pc, #32]	@ (800ae40 <memp_init+0x30>)
 800ae20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7ff ffc3 	bl	800adb0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae2a:	88fb      	ldrh	r3, [r7, #6]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	80fb      	strh	r3, [r7, #6]
 800ae30:	88fb      	ldrh	r3, [r7, #6]
 800ae32:	2b09      	cmp	r3, #9
 800ae34:	d9f2      	bls.n	800ae1c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ae36:	bf00      	nop
 800ae38:	bf00      	nop
 800ae3a:	3708      	adds	r7, #8
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}
 800ae40:	08012c50 	.word	0x08012c50

0800ae44 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800ae4c:	f004 fd84 	bl	800f958 <sys_arch_protect>
 800ae50:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	689b      	ldr	r3, [r3, #8]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d015      	beq.n	800ae8c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	68ba      	ldr	r2, [r7, #8]
 800ae66:	6812      	ldr	r2, [r2, #0]
 800ae68:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	f003 0303 	and.w	r3, r3, #3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d006      	beq.n	800ae82 <do_memp_malloc_pool+0x3e>
 800ae74:	4b09      	ldr	r3, [pc, #36]	@ (800ae9c <do_memp_malloc_pool+0x58>)
 800ae76:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ae7a:	4909      	ldr	r1, [pc, #36]	@ (800aea0 <do_memp_malloc_pool+0x5c>)
 800ae7c:	4809      	ldr	r0, [pc, #36]	@ (800aea4 <do_memp_malloc_pool+0x60>)
 800ae7e:	f004 fedd 	bl	800fc3c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f004 fd76 	bl	800f974 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	e003      	b.n	800ae94 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ae8c:	68f8      	ldr	r0, [r7, #12]
 800ae8e:	f004 fd71 	bl	800f974 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3710      	adds	r7, #16
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	0801184c 	.word	0x0801184c
 800aea0:	0801187c 	.word	0x0801187c
 800aea4:	080118a0 	.word	0x080118a0

0800aea8 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d106      	bne.n	800aec4 <memp_malloc_pool+0x1c>
 800aeb6:	4b0a      	ldr	r3, [pc, #40]	@ (800aee0 <memp_malloc_pool+0x38>)
 800aeb8:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800aebc:	4909      	ldr	r1, [pc, #36]	@ (800aee4 <memp_malloc_pool+0x3c>)
 800aebe:	480a      	ldr	r0, [pc, #40]	@ (800aee8 <memp_malloc_pool+0x40>)
 800aec0:	f004 febc 	bl	800fc3c <iprintf>
  if (desc == NULL) {
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d101      	bne.n	800aece <memp_malloc_pool+0x26>
    return NULL;
 800aeca:	2300      	movs	r3, #0
 800aecc:	e003      	b.n	800aed6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f7ff ffb8 	bl	800ae44 <do_memp_malloc_pool>
 800aed4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3708      	adds	r7, #8
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	0801184c 	.word	0x0801184c
 800aee4:	080118c8 	.word	0x080118c8
 800aee8:	080118a0 	.word	0x080118a0

0800aeec <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b084      	sub	sp, #16
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	4603      	mov	r3, r0
 800aef4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800aef6:	79fb      	ldrb	r3, [r7, #7]
 800aef8:	2b09      	cmp	r3, #9
 800aefa:	d908      	bls.n	800af0e <memp_malloc+0x22>
 800aefc:	4b0a      	ldr	r3, [pc, #40]	@ (800af28 <memp_malloc+0x3c>)
 800aefe:	f240 1257 	movw	r2, #343	@ 0x157
 800af02:	490a      	ldr	r1, [pc, #40]	@ (800af2c <memp_malloc+0x40>)
 800af04:	480a      	ldr	r0, [pc, #40]	@ (800af30 <memp_malloc+0x44>)
 800af06:	f004 fe99 	bl	800fc3c <iprintf>
 800af0a:	2300      	movs	r3, #0
 800af0c:	e008      	b.n	800af20 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800af0e:	79fb      	ldrb	r3, [r7, #7]
 800af10:	4a08      	ldr	r2, [pc, #32]	@ (800af34 <memp_malloc+0x48>)
 800af12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af16:	4618      	mov	r0, r3
 800af18:	f7ff ff94 	bl	800ae44 <do_memp_malloc_pool>
 800af1c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800af1e:	68fb      	ldr	r3, [r7, #12]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3710      	adds	r7, #16
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	0801184c 	.word	0x0801184c
 800af2c:	080118dc 	.word	0x080118dc
 800af30:	080118a0 	.word	0x080118a0
 800af34:	08012c50 	.word	0x08012c50

0800af38 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	f003 0303 	and.w	r3, r3, #3
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d006      	beq.n	800af5a <do_memp_free_pool+0x22>
 800af4c:	4b0d      	ldr	r3, [pc, #52]	@ (800af84 <do_memp_free_pool+0x4c>)
 800af4e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800af52:	490d      	ldr	r1, [pc, #52]	@ (800af88 <do_memp_free_pool+0x50>)
 800af54:	480d      	ldr	r0, [pc, #52]	@ (800af8c <do_memp_free_pool+0x54>)
 800af56:	f004 fe71 	bl	800fc3c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800af5e:	f004 fcfb 	bl	800f958 <sys_arch_protect>
 800af62:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	689b      	ldr	r3, [r3, #8]
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	68fa      	ldr	r2, [r7, #12]
 800af74:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800af76:	68b8      	ldr	r0, [r7, #8]
 800af78:	f004 fcfc 	bl	800f974 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800af7c:	bf00      	nop
 800af7e:	3710      	adds	r7, #16
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}
 800af84:	0801184c 	.word	0x0801184c
 800af88:	080118fc 	.word	0x080118fc
 800af8c:	080118a0 	.word	0x080118a0

0800af90 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d106      	bne.n	800afae <memp_free_pool+0x1e>
 800afa0:	4b0a      	ldr	r3, [pc, #40]	@ (800afcc <memp_free_pool+0x3c>)
 800afa2:	f240 1295 	movw	r2, #405	@ 0x195
 800afa6:	490a      	ldr	r1, [pc, #40]	@ (800afd0 <memp_free_pool+0x40>)
 800afa8:	480a      	ldr	r0, [pc, #40]	@ (800afd4 <memp_free_pool+0x44>)
 800afaa:	f004 fe47 	bl	800fc3c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d007      	beq.n	800afc4 <memp_free_pool+0x34>
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d004      	beq.n	800afc4 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800afba:	6839      	ldr	r1, [r7, #0]
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f7ff ffbb 	bl	800af38 <do_memp_free_pool>
 800afc2:	e000      	b.n	800afc6 <memp_free_pool+0x36>
    return;
 800afc4:	bf00      	nop
}
 800afc6:	3708      	adds	r7, #8
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}
 800afcc:	0801184c 	.word	0x0801184c
 800afd0:	080118c8 	.word	0x080118c8
 800afd4:	080118a0 	.word	0x080118a0

0800afd8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	4603      	mov	r3, r0
 800afe0:	6039      	str	r1, [r7, #0]
 800afe2:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800afe4:	79fb      	ldrb	r3, [r7, #7]
 800afe6:	2b09      	cmp	r3, #9
 800afe8:	d907      	bls.n	800affa <memp_free+0x22>
 800afea:	4b0c      	ldr	r3, [pc, #48]	@ (800b01c <memp_free+0x44>)
 800afec:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800aff0:	490b      	ldr	r1, [pc, #44]	@ (800b020 <memp_free+0x48>)
 800aff2:	480c      	ldr	r0, [pc, #48]	@ (800b024 <memp_free+0x4c>)
 800aff4:	f004 fe22 	bl	800fc3c <iprintf>
 800aff8:	e00c      	b.n	800b014 <memp_free+0x3c>

  if (mem == NULL) {
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d008      	beq.n	800b012 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b000:	79fb      	ldrb	r3, [r7, #7]
 800b002:	4a09      	ldr	r2, [pc, #36]	@ (800b028 <memp_free+0x50>)
 800b004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b008:	6839      	ldr	r1, [r7, #0]
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7ff ff94 	bl	800af38 <do_memp_free_pool>
 800b010:	e000      	b.n	800b014 <memp_free+0x3c>
    return;
 800b012:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	0801184c 	.word	0x0801184c
 800b020:	0801191c 	.word	0x0801191c
 800b024:	080118a0 	.word	0x080118a0
 800b028:	08012c50 	.word	0x08012c50

0800b02c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b02c:	b480      	push	{r7}
 800b02e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b030:	bf00      	nop
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
	...

0800b03c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b086      	sub	sp, #24
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
 800b048:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d108      	bne.n	800b062 <netif_add+0x26>
 800b050:	4b57      	ldr	r3, [pc, #348]	@ (800b1b0 <netif_add+0x174>)
 800b052:	f240 1227 	movw	r2, #295	@ 0x127
 800b056:	4957      	ldr	r1, [pc, #348]	@ (800b1b4 <netif_add+0x178>)
 800b058:	4857      	ldr	r0, [pc, #348]	@ (800b1b8 <netif_add+0x17c>)
 800b05a:	f004 fdef 	bl	800fc3c <iprintf>
 800b05e:	2300      	movs	r3, #0
 800b060:	e0a2      	b.n	800b1a8 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b064:	2b00      	cmp	r3, #0
 800b066:	d108      	bne.n	800b07a <netif_add+0x3e>
 800b068:	4b51      	ldr	r3, [pc, #324]	@ (800b1b0 <netif_add+0x174>)
 800b06a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b06e:	4953      	ldr	r1, [pc, #332]	@ (800b1bc <netif_add+0x180>)
 800b070:	4851      	ldr	r0, [pc, #324]	@ (800b1b8 <netif_add+0x17c>)
 800b072:	f004 fde3 	bl	800fc3c <iprintf>
 800b076:	2300      	movs	r3, #0
 800b078:	e096      	b.n	800b1a8 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d101      	bne.n	800b084 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b080:	4b4f      	ldr	r3, [pc, #316]	@ (800b1c0 <netif_add+0x184>)
 800b082:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d101      	bne.n	800b08e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b08a:	4b4d      	ldr	r3, [pc, #308]	@ (800b1c0 <netif_add+0x184>)
 800b08c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d101      	bne.n	800b098 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b094:	4b4a      	ldr	r3, [pc, #296]	@ (800b1c0 <netif_add+0x184>)
 800b096:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2200      	movs	r2, #0
 800b09c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	4a45      	ldr	r2, [pc, #276]	@ (800b1c4 <netif_add+0x188>)
 800b0ae:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	6a3a      	ldr	r2, [r7, #32]
 800b0c8:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b0ca:	4b3f      	ldr	r3, [pc, #252]	@ (800b1c8 <netif_add+0x18c>)
 800b0cc:	781a      	ldrb	r2, [r3, #0]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0d8:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	68b9      	ldr	r1, [r7, #8]
 800b0e0:	68f8      	ldr	r0, [r7, #12]
 800b0e2:	f000 f90f 	bl	800b304 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e8:	68f8      	ldr	r0, [r7, #12]
 800b0ea:	4798      	blx	r3
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <netif_add+0xba>
    return NULL;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	e058      	b.n	800b1a8 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b0fc:	2bff      	cmp	r3, #255	@ 0xff
 800b0fe:	d103      	bne.n	800b108 <netif_add+0xcc>
        netif->num = 0;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2200      	movs	r2, #0
 800b104:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800b108:	2300      	movs	r3, #0
 800b10a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b10c:	4b2f      	ldr	r3, [pc, #188]	@ (800b1cc <netif_add+0x190>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	617b      	str	r3, [r7, #20]
 800b112:	e02b      	b.n	800b16c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b114:	697a      	ldr	r2, [r7, #20]
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d106      	bne.n	800b12a <netif_add+0xee>
 800b11c:	4b24      	ldr	r3, [pc, #144]	@ (800b1b0 <netif_add+0x174>)
 800b11e:	f240 128b 	movw	r2, #395	@ 0x18b
 800b122:	492b      	ldr	r1, [pc, #172]	@ (800b1d0 <netif_add+0x194>)
 800b124:	4824      	ldr	r0, [pc, #144]	@ (800b1b8 <netif_add+0x17c>)
 800b126:	f004 fd89 	bl	800fc3c <iprintf>
        num_netifs++;
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	3301      	adds	r3, #1
 800b12e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	2bff      	cmp	r3, #255	@ 0xff
 800b134:	dd06      	ble.n	800b144 <netif_add+0x108>
 800b136:	4b1e      	ldr	r3, [pc, #120]	@ (800b1b0 <netif_add+0x174>)
 800b138:	f240 128d 	movw	r2, #397	@ 0x18d
 800b13c:	4925      	ldr	r1, [pc, #148]	@ (800b1d4 <netif_add+0x198>)
 800b13e:	481e      	ldr	r0, [pc, #120]	@ (800b1b8 <netif_add+0x17c>)
 800b140:	f004 fd7c 	bl	800fc3c <iprintf>
        if (netif2->num == netif->num) {
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b150:	429a      	cmp	r2, r3
 800b152:	d108      	bne.n	800b166 <netif_add+0x12a>
          netif->num++;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b15a:	3301      	adds	r3, #1
 800b15c:	b2da      	uxtb	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800b164:	e005      	b.n	800b172 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	617b      	str	r3, [r7, #20]
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1d0      	bne.n	800b114 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d1be      	bne.n	800b0f6 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b17e:	2bfe      	cmp	r3, #254	@ 0xfe
 800b180:	d103      	bne.n	800b18a <netif_add+0x14e>
    netif_num = 0;
 800b182:	4b11      	ldr	r3, [pc, #68]	@ (800b1c8 <netif_add+0x18c>)
 800b184:	2200      	movs	r2, #0
 800b186:	701a      	strb	r2, [r3, #0]
 800b188:	e006      	b.n	800b198 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b190:	3301      	adds	r3, #1
 800b192:	b2da      	uxtb	r2, r3
 800b194:	4b0c      	ldr	r3, [pc, #48]	@ (800b1c8 <netif_add+0x18c>)
 800b196:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b198:	4b0c      	ldr	r3, [pc, #48]	@ (800b1cc <netif_add+0x190>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b1a0:	4a0a      	ldr	r2, [pc, #40]	@ (800b1cc <netif_add+0x190>)
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3718      	adds	r7, #24
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	08011938 	.word	0x08011938
 800b1b4:	080119cc 	.word	0x080119cc
 800b1b8:	08011988 	.word	0x08011988
 800b1bc:	080119e8 	.word	0x080119e8
 800b1c0:	08012c88 	.word	0x08012c88
 800b1c4:	0800b5df 	.word	0x0800b5df
 800b1c8:	2000ceb8 	.word	0x2000ceb8
 800b1cc:	2000ceb0 	.word	0x2000ceb0
 800b1d0:	08011a0c 	.word	0x08011a0c
 800b1d4:	08011a20 	.word	0x08011a20

0800b1d8 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b082      	sub	sp, #8
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
 800b1e0:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b1e2:	6839      	ldr	r1, [r7, #0]
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f001 fdf9 	bl	800cddc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b1ea:	bf00      	nop
 800b1ec:	3708      	adds	r7, #8
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
	...

0800b1f4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b086      	sub	sp, #24
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d106      	bne.n	800b214 <netif_do_set_ipaddr+0x20>
 800b206:	4b1d      	ldr	r3, [pc, #116]	@ (800b27c <netif_do_set_ipaddr+0x88>)
 800b208:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800b20c:	491c      	ldr	r1, [pc, #112]	@ (800b280 <netif_do_set_ipaddr+0x8c>)
 800b20e:	481d      	ldr	r0, [pc, #116]	@ (800b284 <netif_do_set_ipaddr+0x90>)
 800b210:	f004 fd14 	bl	800fc3c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d106      	bne.n	800b228 <netif_do_set_ipaddr+0x34>
 800b21a:	4b18      	ldr	r3, [pc, #96]	@ (800b27c <netif_do_set_ipaddr+0x88>)
 800b21c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800b220:	4917      	ldr	r1, [pc, #92]	@ (800b280 <netif_do_set_ipaddr+0x8c>)
 800b222:	4818      	ldr	r0, [pc, #96]	@ (800b284 <netif_do_set_ipaddr+0x90>)
 800b224:	f004 fd0a 	bl	800fc3c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	681a      	ldr	r2, [r3, #0]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	3304      	adds	r3, #4
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	429a      	cmp	r2, r3
 800b234:	d01c      	beq.n	800b270 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	3304      	adds	r3, #4
 800b240:	681a      	ldr	r2, [r3, #0]
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b246:	f107 0314 	add.w	r3, r7, #20
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f7ff ffc3 	bl	800b1d8 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d002      	beq.n	800b25e <netif_do_set_ipaddr+0x6a>
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	e000      	b.n	800b260 <netif_do_set_ipaddr+0x6c>
 800b25e:	2300      	movs	r3, #0
 800b260:	68fa      	ldr	r2, [r7, #12]
 800b262:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b264:	2101      	movs	r1, #1
 800b266:	68f8      	ldr	r0, [r7, #12]
 800b268:	f000 f8d2 	bl	800b410 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b26c:	2301      	movs	r3, #1
 800b26e:	e000      	b.n	800b272 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b270:	2300      	movs	r3, #0
}
 800b272:	4618      	mov	r0, r3
 800b274:	3718      	adds	r7, #24
 800b276:	46bd      	mov	sp, r7
 800b278:	bd80      	pop	{r7, pc}
 800b27a:	bf00      	nop
 800b27c:	08011938 	.word	0x08011938
 800b280:	08011a50 	.word	0x08011a50
 800b284:	08011988 	.word	0x08011988

0800b288 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	681a      	ldr	r2, [r3, #0]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	3308      	adds	r3, #8
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d00a      	beq.n	800b2b8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d002      	beq.n	800b2ae <netif_do_set_netmask+0x26>
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	e000      	b.n	800b2b0 <netif_do_set_netmask+0x28>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	e000      	b.n	800b2ba <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3714      	adds	r7, #20
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c4:	4770      	bx	lr

0800b2c6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b2c6:	b480      	push	{r7}
 800b2c8:	b085      	sub	sp, #20
 800b2ca:	af00      	add	r7, sp, #0
 800b2cc:	60f8      	str	r0, [r7, #12]
 800b2ce:	60b9      	str	r1, [r7, #8]
 800b2d0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	330c      	adds	r3, #12
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d00a      	beq.n	800b2f6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d002      	beq.n	800b2ec <netif_do_set_gw+0x26>
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	e000      	b.n	800b2ee <netif_do_set_gw+0x28>
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	68fa      	ldr	r2, [r7, #12]
 800b2f0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	e000      	b.n	800b2f8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b2f6:	2300      	movs	r3, #0
}
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3714      	adds	r7, #20
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	af00      	add	r7, sp, #0
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	60b9      	str	r1, [r7, #8]
 800b30e:	607a      	str	r2, [r7, #4]
 800b310:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b312:	2300      	movs	r3, #0
 800b314:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b316:	2300      	movs	r3, #0
 800b318:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d101      	bne.n	800b324 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b320:	4b1c      	ldr	r3, [pc, #112]	@ (800b394 <netif_set_addr+0x90>)
 800b322:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d101      	bne.n	800b32e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b32a:	4b1a      	ldr	r3, [pc, #104]	@ (800b394 <netif_set_addr+0x90>)
 800b32c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b334:	4b17      	ldr	r3, [pc, #92]	@ (800b394 <netif_set_addr+0x90>)
 800b336:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d003      	beq.n	800b346 <netif_set_addr+0x42>
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d101      	bne.n	800b34a <netif_set_addr+0x46>
 800b346:	2301      	movs	r3, #1
 800b348:	e000      	b.n	800b34c <netif_set_addr+0x48>
 800b34a:	2300      	movs	r3, #0
 800b34c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d006      	beq.n	800b362 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b354:	f107 0310 	add.w	r3, r7, #16
 800b358:	461a      	mov	r2, r3
 800b35a:	68b9      	ldr	r1, [r7, #8]
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f7ff ff49 	bl	800b1f4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b362:	69fa      	ldr	r2, [r7, #28]
 800b364:	6879      	ldr	r1, [r7, #4]
 800b366:	68f8      	ldr	r0, [r7, #12]
 800b368:	f7ff ff8e 	bl	800b288 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b36c:	69ba      	ldr	r2, [r7, #24]
 800b36e:	6839      	ldr	r1, [r7, #0]
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	f7ff ffa8 	bl	800b2c6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d106      	bne.n	800b38a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b37c:	f107 0310 	add.w	r3, r7, #16
 800b380:	461a      	mov	r2, r3
 800b382:	68b9      	ldr	r1, [r7, #8]
 800b384:	68f8      	ldr	r0, [r7, #12]
 800b386:	f7ff ff35 	bl	800b1f4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b38a:	bf00      	nop
 800b38c:	3720      	adds	r7, #32
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	08012c88 	.word	0x08012c88

0800b398 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b3a0:	4a04      	ldr	r2, [pc, #16]	@ (800b3b4 <netif_set_default+0x1c>)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b3a6:	bf00      	nop
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr
 800b3b2:	bf00      	nop
 800b3b4:	2000ceb4 	.word	0x2000ceb4

0800b3b8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b082      	sub	sp, #8
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d107      	bne.n	800b3d6 <netif_set_up+0x1e>
 800b3c6:	4b0f      	ldr	r3, [pc, #60]	@ (800b404 <netif_set_up+0x4c>)
 800b3c8:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b3cc:	490e      	ldr	r1, [pc, #56]	@ (800b408 <netif_set_up+0x50>)
 800b3ce:	480f      	ldr	r0, [pc, #60]	@ (800b40c <netif_set_up+0x54>)
 800b3d0:	f004 fc34 	bl	800fc3c <iprintf>
 800b3d4:	e013      	b.n	800b3fe <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b3dc:	f003 0301 	and.w	r3, r3, #1
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d10c      	bne.n	800b3fe <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b3ea:	f043 0301 	orr.w	r3, r3, #1
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b3f6:	2103      	movs	r1, #3
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 f809 	bl	800b410 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b3fe:	3708      	adds	r7, #8
 800b400:	46bd      	mov	sp, r7
 800b402:	bd80      	pop	{r7, pc}
 800b404:	08011938 	.word	0x08011938
 800b408:	08011ac0 	.word	0x08011ac0
 800b40c:	08011988 	.word	0x08011988

0800b410 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	460b      	mov	r3, r1
 800b41a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d106      	bne.n	800b430 <netif_issue_reports+0x20>
 800b422:	4b18      	ldr	r3, [pc, #96]	@ (800b484 <netif_issue_reports+0x74>)
 800b424:	f240 326d 	movw	r2, #877	@ 0x36d
 800b428:	4917      	ldr	r1, [pc, #92]	@ (800b488 <netif_issue_reports+0x78>)
 800b42a:	4818      	ldr	r0, [pc, #96]	@ (800b48c <netif_issue_reports+0x7c>)
 800b42c:	f004 fc06 	bl	800fc3c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b436:	f003 0304 	and.w	r3, r3, #4
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d01e      	beq.n	800b47c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b444:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d017      	beq.n	800b47c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b44c:	78fb      	ldrb	r3, [r7, #3]
 800b44e:	f003 0301 	and.w	r3, r3, #1
 800b452:	2b00      	cmp	r3, #0
 800b454:	d013      	beq.n	800b47e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	3304      	adds	r3, #4
 800b45a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00e      	beq.n	800b47e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b466:	f003 0308 	and.w	r3, r3, #8
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d007      	beq.n	800b47e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	3304      	adds	r3, #4
 800b472:	4619      	mov	r1, r3
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f002 fc1b 	bl	800dcb0 <etharp_request>
 800b47a:	e000      	b.n	800b47e <netif_issue_reports+0x6e>
    return;
 800b47c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b47e:	3708      	adds	r7, #8
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	08011938 	.word	0x08011938
 800b488:	08011adc 	.word	0x08011adc
 800b48c:	08011988 	.word	0x08011988

0800b490 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b082      	sub	sp, #8
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d107      	bne.n	800b4ae <netif_set_down+0x1e>
 800b49e:	4b12      	ldr	r3, [pc, #72]	@ (800b4e8 <netif_set_down+0x58>)
 800b4a0:	f240 329b 	movw	r2, #923	@ 0x39b
 800b4a4:	4911      	ldr	r1, [pc, #68]	@ (800b4ec <netif_set_down+0x5c>)
 800b4a6:	4812      	ldr	r0, [pc, #72]	@ (800b4f0 <netif_set_down+0x60>)
 800b4a8:	f004 fbc8 	bl	800fc3c <iprintf>
 800b4ac:	e019      	b.n	800b4e2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4b4:	f003 0301 	and.w	r3, r3, #1
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d012      	beq.n	800b4e2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4c2:	f023 0301 	bic.w	r3, r3, #1
 800b4c6:	b2da      	uxtb	r2, r3
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4d4:	f003 0308 	and.w	r3, r3, #8
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d002      	beq.n	800b4e2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f001 ffa5 	bl	800d42c <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b4e2:	3708      	adds	r7, #8
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	08011938 	.word	0x08011938
 800b4ec:	08011b00 	.word	0x08011b00
 800b4f0:	08011988 	.word	0x08011988

0800b4f4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b082      	sub	sp, #8
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d107      	bne.n	800b512 <netif_set_link_up+0x1e>
 800b502:	4b13      	ldr	r3, [pc, #76]	@ (800b550 <netif_set_link_up+0x5c>)
 800b504:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b508:	4912      	ldr	r1, [pc, #72]	@ (800b554 <netif_set_link_up+0x60>)
 800b50a:	4813      	ldr	r0, [pc, #76]	@ (800b558 <netif_set_link_up+0x64>)
 800b50c:	f004 fb96 	bl	800fc3c <iprintf>
 800b510:	e01b      	b.n	800b54a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b518:	f003 0304 	and.w	r3, r3, #4
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d114      	bne.n	800b54a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b526:	f043 0304 	orr.w	r3, r3, #4
 800b52a:	b2da      	uxtb	r2, r3
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b532:	2103      	movs	r1, #3
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f7ff ff6b 	bl	800b410 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	69db      	ldr	r3, [r3, #28]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d003      	beq.n	800b54a <netif_set_link_up+0x56>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	69db      	ldr	r3, [r3, #28]
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b54a:	3708      	adds	r7, #8
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}
 800b550:	08011938 	.word	0x08011938
 800b554:	08011b20 	.word	0x08011b20
 800b558:	08011988 	.word	0x08011988

0800b55c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d107      	bne.n	800b57a <netif_set_link_down+0x1e>
 800b56a:	4b11      	ldr	r3, [pc, #68]	@ (800b5b0 <netif_set_link_down+0x54>)
 800b56c:	f240 4206 	movw	r2, #1030	@ 0x406
 800b570:	4910      	ldr	r1, [pc, #64]	@ (800b5b4 <netif_set_link_down+0x58>)
 800b572:	4811      	ldr	r0, [pc, #68]	@ (800b5b8 <netif_set_link_down+0x5c>)
 800b574:	f004 fb62 	bl	800fc3c <iprintf>
 800b578:	e017      	b.n	800b5aa <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b580:	f003 0304 	and.w	r3, r3, #4
 800b584:	2b00      	cmp	r3, #0
 800b586:	d010      	beq.n	800b5aa <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b58e:	f023 0304 	bic.w	r3, r3, #4
 800b592:	b2da      	uxtb	r2, r3
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	69db      	ldr	r3, [r3, #28]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d003      	beq.n	800b5aa <netif_set_link_down+0x4e>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	69db      	ldr	r3, [r3, #28]
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b5aa:	3708      	adds	r7, #8
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	08011938 	.word	0x08011938
 800b5b4:	08011b44 	.word	0x08011b44
 800b5b8:	08011988 	.word	0x08011988

0800b5bc <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	683a      	ldr	r2, [r7, #0]
 800b5d0:	61da      	str	r2, [r3, #28]
  }
}
 800b5d2:	bf00      	nop
 800b5d4:	370c      	adds	r7, #12
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b5de:	b480      	push	{r7}
 800b5e0:	b085      	sub	sp, #20
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	60f8      	str	r0, [r7, #12]
 800b5e6:	60b9      	str	r1, [r7, #8]
 800b5e8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b5ea:	f06f 030b 	mvn.w	r3, #11
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3714      	adds	r7, #20
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr
	...

0800b5fc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b5fc:	b480      	push	{r7}
 800b5fe:	b085      	sub	sp, #20
 800b600:	af00      	add	r7, sp, #0
 800b602:	4603      	mov	r3, r0
 800b604:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b606:	79fb      	ldrb	r3, [r7, #7]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d013      	beq.n	800b634 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b60c:	4b0d      	ldr	r3, [pc, #52]	@ (800b644 <netif_get_by_index+0x48>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	60fb      	str	r3, [r7, #12]
 800b612:	e00c      	b.n	800b62e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b61a:	3301      	adds	r3, #1
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	79fa      	ldrb	r2, [r7, #7]
 800b620:	429a      	cmp	r2, r3
 800b622:	d101      	bne.n	800b628 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	e006      	b.n	800b636 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	60fb      	str	r3, [r7, #12]
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d1ef      	bne.n	800b614 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b634:	2300      	movs	r3, #0
}
 800b636:	4618      	mov	r0, r3
 800b638:	3714      	adds	r7, #20
 800b63a:	46bd      	mov	sp, r7
 800b63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop
 800b644:	2000ceb0 	.word	0x2000ceb0

0800b648 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b648:	b480      	push	{r7}
 800b64a:	b085      	sub	sp, #20
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	4611      	mov	r1, r2
 800b654:	461a      	mov	r2, r3
 800b656:	460b      	mov	r3, r1
 800b658:	80fb      	strh	r3, [r7, #6]
 800b65a:	4613      	mov	r3, r2
 800b65c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2200      	movs	r2, #0
 800b662:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	68ba      	ldr	r2, [r7, #8]
 800b668:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	88fa      	ldrh	r2, [r7, #6]
 800b66e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	88ba      	ldrh	r2, [r7, #4]
 800b674:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b676:	8b3b      	ldrh	r3, [r7, #24]
 800b678:	b2da      	uxtb	r2, r3
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	7f3a      	ldrb	r2, [r7, #28]
 800b682:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2201      	movs	r2, #1
 800b688:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2200      	movs	r2, #0
 800b68e:	73da      	strb	r2, [r3, #15]
}
 800b690:	bf00      	nop
 800b692:	3714      	adds	r7, #20
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b08c      	sub	sp, #48	@ 0x30
 800b6a0:	af02      	add	r7, sp, #8
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	71fb      	strb	r3, [r7, #7]
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	80bb      	strh	r3, [r7, #4]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b6ae:	79fb      	ldrb	r3, [r7, #7]
 800b6b0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b6b2:	887b      	ldrh	r3, [r7, #2]
 800b6b4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b6b8:	d07d      	beq.n	800b7b6 <pbuf_alloc+0x11a>
 800b6ba:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b6be:	f300 80c6 	bgt.w	800b84e <pbuf_alloc+0x1b2>
 800b6c2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b6c6:	d010      	beq.n	800b6ea <pbuf_alloc+0x4e>
 800b6c8:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b6cc:	f300 80bf 	bgt.w	800b84e <pbuf_alloc+0x1b2>
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d002      	beq.n	800b6da <pbuf_alloc+0x3e>
 800b6d4:	2b41      	cmp	r3, #65	@ 0x41
 800b6d6:	f040 80ba 	bne.w	800b84e <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b6da:	887a      	ldrh	r2, [r7, #2]
 800b6dc:	88bb      	ldrh	r3, [r7, #4]
 800b6de:	4619      	mov	r1, r3
 800b6e0:	2000      	movs	r0, #0
 800b6e2:	f000 f8cf 	bl	800b884 <pbuf_alloc_reference>
 800b6e6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800b6e8:	e0bb      	b.n	800b862 <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b6f2:	88bb      	ldrh	r3, [r7, #4]
 800b6f4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b6f6:	2009      	movs	r0, #9
 800b6f8:	f7ff fbf8 	bl	800aeec <memp_malloc>
 800b6fc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d107      	bne.n	800b714 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 800b704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b706:	2b00      	cmp	r3, #0
 800b708:	d002      	beq.n	800b710 <pbuf_alloc+0x74>
            pbuf_free(p);
 800b70a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b70c:	f000 faa8 	bl	800bc60 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b710:	2300      	movs	r3, #0
 800b712:	e0a7      	b.n	800b864 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b714:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b716:	3303      	adds	r3, #3
 800b718:	b29b      	uxth	r3, r3
 800b71a:	f023 0303 	bic.w	r3, r3, #3
 800b71e:	b29b      	uxth	r3, r3
 800b720:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800b724:	b29b      	uxth	r3, r3
 800b726:	8b7a      	ldrh	r2, [r7, #26]
 800b728:	4293      	cmp	r3, r2
 800b72a:	bf28      	it	cs
 800b72c:	4613      	movcs	r3, r2
 800b72e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b730:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b732:	3310      	adds	r3, #16
 800b734:	693a      	ldr	r2, [r7, #16]
 800b736:	4413      	add	r3, r2
 800b738:	3303      	adds	r3, #3
 800b73a:	f023 0303 	bic.w	r3, r3, #3
 800b73e:	4618      	mov	r0, r3
 800b740:	89f9      	ldrh	r1, [r7, #14]
 800b742:	8b7a      	ldrh	r2, [r7, #26]
 800b744:	2300      	movs	r3, #0
 800b746:	9301      	str	r3, [sp, #4]
 800b748:	887b      	ldrh	r3, [r7, #2]
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	460b      	mov	r3, r1
 800b74e:	4601      	mov	r1, r0
 800b750:	6938      	ldr	r0, [r7, #16]
 800b752:	f7ff ff79 	bl	800b648 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b756:	693b      	ldr	r3, [r7, #16]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	f003 0303 	and.w	r3, r3, #3
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d006      	beq.n	800b770 <pbuf_alloc+0xd4>
 800b762:	4b42      	ldr	r3, [pc, #264]	@ (800b86c <pbuf_alloc+0x1d0>)
 800b764:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b768:	4941      	ldr	r1, [pc, #260]	@ (800b870 <pbuf_alloc+0x1d4>)
 800b76a:	4842      	ldr	r0, [pc, #264]	@ (800b874 <pbuf_alloc+0x1d8>)
 800b76c:	f004 fa66 	bl	800fc3c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b770:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b772:	3303      	adds	r3, #3
 800b774:	f023 0303 	bic.w	r3, r3, #3
 800b778:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800b77c:	d106      	bne.n	800b78c <pbuf_alloc+0xf0>
 800b77e:	4b3b      	ldr	r3, [pc, #236]	@ (800b86c <pbuf_alloc+0x1d0>)
 800b780:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800b784:	493c      	ldr	r1, [pc, #240]	@ (800b878 <pbuf_alloc+0x1dc>)
 800b786:	483b      	ldr	r0, [pc, #236]	@ (800b874 <pbuf_alloc+0x1d8>)
 800b788:	f004 fa58 	bl	800fc3c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d102      	bne.n	800b798 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	627b      	str	r3, [r7, #36]	@ 0x24
 800b796:	e002      	b.n	800b79e <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	693a      	ldr	r2, [r7, #16]
 800b79c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b7a2:	8b7a      	ldrh	r2, [r7, #26]
 800b7a4:	89fb      	ldrh	r3, [r7, #14]
 800b7a6:	1ad3      	subs	r3, r2, r3
 800b7a8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800b7ae:	8b7b      	ldrh	r3, [r7, #26]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d1a0      	bne.n	800b6f6 <pbuf_alloc+0x5a>
      break;
 800b7b4:	e055      	b.n	800b862 <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b7b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b7b8:	3303      	adds	r3, #3
 800b7ba:	b29b      	uxth	r3, r3
 800b7bc:	f023 0303 	bic.w	r3, r3, #3
 800b7c0:	b29a      	uxth	r2, r3
 800b7c2:	88bb      	ldrh	r3, [r7, #4]
 800b7c4:	3303      	adds	r3, #3
 800b7c6:	b29b      	uxth	r3, r3
 800b7c8:	f023 0303 	bic.w	r3, r3, #3
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	4413      	add	r3, r2
 800b7d0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b7d2:	8b3b      	ldrh	r3, [r7, #24]
 800b7d4:	3310      	adds	r3, #16
 800b7d6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b7d8:	8b3a      	ldrh	r2, [r7, #24]
 800b7da:	88bb      	ldrh	r3, [r7, #4]
 800b7dc:	3303      	adds	r3, #3
 800b7de:	f023 0303 	bic.w	r3, r3, #3
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d306      	bcc.n	800b7f4 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b7e6:	8afa      	ldrh	r2, [r7, #22]
 800b7e8:	88bb      	ldrh	r3, [r7, #4]
 800b7ea:	3303      	adds	r3, #3
 800b7ec:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d201      	bcs.n	800b7f8 <pbuf_alloc+0x15c>
        return NULL;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	e035      	b.n	800b864 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b7f8:	8afb      	ldrh	r3, [r7, #22]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7ff f9d2 	bl	800aba4 <mem_malloc>
 800b800:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800b802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b804:	2b00      	cmp	r3, #0
 800b806:	d101      	bne.n	800b80c <pbuf_alloc+0x170>
        return NULL;
 800b808:	2300      	movs	r3, #0
 800b80a:	e02b      	b.n	800b864 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b80c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b80e:	3310      	adds	r3, #16
 800b810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b812:	4413      	add	r3, r2
 800b814:	3303      	adds	r3, #3
 800b816:	f023 0303 	bic.w	r3, r3, #3
 800b81a:	4618      	mov	r0, r3
 800b81c:	88b9      	ldrh	r1, [r7, #4]
 800b81e:	88ba      	ldrh	r2, [r7, #4]
 800b820:	2300      	movs	r3, #0
 800b822:	9301      	str	r3, [sp, #4]
 800b824:	887b      	ldrh	r3, [r7, #2]
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	460b      	mov	r3, r1
 800b82a:	4601      	mov	r1, r0
 800b82c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b82e:	f7ff ff0b 	bl	800b648 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	f003 0303 	and.w	r3, r3, #3
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d010      	beq.n	800b860 <pbuf_alloc+0x1c4>
 800b83e:	4b0b      	ldr	r3, [pc, #44]	@ (800b86c <pbuf_alloc+0x1d0>)
 800b840:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800b844:	490d      	ldr	r1, [pc, #52]	@ (800b87c <pbuf_alloc+0x1e0>)
 800b846:	480b      	ldr	r0, [pc, #44]	@ (800b874 <pbuf_alloc+0x1d8>)
 800b848:	f004 f9f8 	bl	800fc3c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b84c:	e008      	b.n	800b860 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b84e:	4b07      	ldr	r3, [pc, #28]	@ (800b86c <pbuf_alloc+0x1d0>)
 800b850:	f240 1227 	movw	r2, #295	@ 0x127
 800b854:	490a      	ldr	r1, [pc, #40]	@ (800b880 <pbuf_alloc+0x1e4>)
 800b856:	4807      	ldr	r0, [pc, #28]	@ (800b874 <pbuf_alloc+0x1d8>)
 800b858:	f004 f9f0 	bl	800fc3c <iprintf>
      return NULL;
 800b85c:	2300      	movs	r3, #0
 800b85e:	e001      	b.n	800b864 <pbuf_alloc+0x1c8>
      break;
 800b860:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b864:	4618      	mov	r0, r3
 800b866:	3728      	adds	r7, #40	@ 0x28
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	08011b68 	.word	0x08011b68
 800b870:	08011b98 	.word	0x08011b98
 800b874:	08011bc8 	.word	0x08011bc8
 800b878:	08011bf0 	.word	0x08011bf0
 800b87c:	08011c24 	.word	0x08011c24
 800b880:	08011c50 	.word	0x08011c50

0800b884 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b086      	sub	sp, #24
 800b888:	af02      	add	r7, sp, #8
 800b88a:	6078      	str	r0, [r7, #4]
 800b88c:	460b      	mov	r3, r1
 800b88e:	807b      	strh	r3, [r7, #2]
 800b890:	4613      	mov	r3, r2
 800b892:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b894:	883b      	ldrh	r3, [r7, #0]
 800b896:	2b41      	cmp	r3, #65	@ 0x41
 800b898:	d009      	beq.n	800b8ae <pbuf_alloc_reference+0x2a>
 800b89a:	883b      	ldrh	r3, [r7, #0]
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	d006      	beq.n	800b8ae <pbuf_alloc_reference+0x2a>
 800b8a0:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e0 <pbuf_alloc_reference+0x5c>)
 800b8a2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800b8a6:	490f      	ldr	r1, [pc, #60]	@ (800b8e4 <pbuf_alloc_reference+0x60>)
 800b8a8:	480f      	ldr	r0, [pc, #60]	@ (800b8e8 <pbuf_alloc_reference+0x64>)
 800b8aa:	f004 f9c7 	bl	800fc3c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b8ae:	2008      	movs	r0, #8
 800b8b0:	f7ff fb1c 	bl	800aeec <memp_malloc>
 800b8b4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d101      	bne.n	800b8c0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	e00b      	b.n	800b8d8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b8c0:	8879      	ldrh	r1, [r7, #2]
 800b8c2:	887a      	ldrh	r2, [r7, #2]
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	9301      	str	r3, [sp, #4]
 800b8c8:	883b      	ldrh	r3, [r7, #0]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	6879      	ldr	r1, [r7, #4]
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	f7ff feb9 	bl	800b648 <pbuf_init_alloced_pbuf>
  return p;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3710      	adds	r7, #16
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}
 800b8e0:	08011b68 	.word	0x08011b68
 800b8e4:	08011c6c 	.word	0x08011c6c
 800b8e8:	08011bc8 	.word	0x08011bc8

0800b8ec <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b088      	sub	sp, #32
 800b8f0:	af02      	add	r7, sp, #8
 800b8f2:	607b      	str	r3, [r7, #4]
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	73fb      	strb	r3, [r7, #15]
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	81bb      	strh	r3, [r7, #12]
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b900:	7bfb      	ldrb	r3, [r7, #15]
 800b902:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b904:	8a7b      	ldrh	r3, [r7, #18]
 800b906:	3303      	adds	r3, #3
 800b908:	f023 0203 	bic.w	r2, r3, #3
 800b90c:	89bb      	ldrh	r3, [r7, #12]
 800b90e:	441a      	add	r2, r3
 800b910:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b912:	429a      	cmp	r2, r3
 800b914:	d901      	bls.n	800b91a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b916:	2300      	movs	r3, #0
 800b918:	e018      	b.n	800b94c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b91a:	6a3b      	ldr	r3, [r7, #32]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d007      	beq.n	800b930 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b920:	8a7b      	ldrh	r3, [r7, #18]
 800b922:	3303      	adds	r3, #3
 800b924:	f023 0303 	bic.w	r3, r3, #3
 800b928:	6a3a      	ldr	r2, [r7, #32]
 800b92a:	4413      	add	r3, r2
 800b92c:	617b      	str	r3, [r7, #20]
 800b92e:	e001      	b.n	800b934 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b930:	2300      	movs	r3, #0
 800b932:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	89b9      	ldrh	r1, [r7, #12]
 800b938:	89ba      	ldrh	r2, [r7, #12]
 800b93a:	2302      	movs	r3, #2
 800b93c:	9301      	str	r3, [sp, #4]
 800b93e:	897b      	ldrh	r3, [r7, #10]
 800b940:	9300      	str	r3, [sp, #0]
 800b942:	460b      	mov	r3, r1
 800b944:	6979      	ldr	r1, [r7, #20]
 800b946:	f7ff fe7f 	bl	800b648 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b94a:	687b      	ldr	r3, [r7, #4]
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3718      	adds	r7, #24
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	460b      	mov	r3, r1
 800b95e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d106      	bne.n	800b974 <pbuf_realloc+0x20>
 800b966:	4b3a      	ldr	r3, [pc, #232]	@ (800ba50 <pbuf_realloc+0xfc>)
 800b968:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800b96c:	4939      	ldr	r1, [pc, #228]	@ (800ba54 <pbuf_realloc+0x100>)
 800b96e:	483a      	ldr	r0, [pc, #232]	@ (800ba58 <pbuf_realloc+0x104>)
 800b970:	f004 f964 	bl	800fc3c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	891b      	ldrh	r3, [r3, #8]
 800b978:	887a      	ldrh	r2, [r7, #2]
 800b97a:	429a      	cmp	r2, r3
 800b97c:	d263      	bcs.n	800ba46 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	891a      	ldrh	r2, [r3, #8]
 800b982:	887b      	ldrh	r3, [r7, #2]
 800b984:	1ad3      	subs	r3, r2, r3
 800b986:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b988:	887b      	ldrh	r3, [r7, #2]
 800b98a:	817b      	strh	r3, [r7, #10]
  q = p;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b990:	e018      	b.n	800b9c4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	895b      	ldrh	r3, [r3, #10]
 800b996:	897a      	ldrh	r2, [r7, #10]
 800b998:	1ad3      	subs	r3, r2, r3
 800b99a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	891a      	ldrh	r2, [r3, #8]
 800b9a0:	893b      	ldrh	r3, [r7, #8]
 800b9a2:	1ad3      	subs	r3, r2, r3
 800b9a4:	b29a      	uxth	r2, r3
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d106      	bne.n	800b9c4 <pbuf_realloc+0x70>
 800b9b6:	4b26      	ldr	r3, [pc, #152]	@ (800ba50 <pbuf_realloc+0xfc>)
 800b9b8:	f240 12af 	movw	r2, #431	@ 0x1af
 800b9bc:	4927      	ldr	r1, [pc, #156]	@ (800ba5c <pbuf_realloc+0x108>)
 800b9be:	4826      	ldr	r0, [pc, #152]	@ (800ba58 <pbuf_realloc+0x104>)
 800b9c0:	f004 f93c 	bl	800fc3c <iprintf>
  while (rem_len > q->len) {
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	895b      	ldrh	r3, [r3, #10]
 800b9c8:	897a      	ldrh	r2, [r7, #10]
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d8e1      	bhi.n	800b992 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	7b1b      	ldrb	r3, [r3, #12]
 800b9d2:	f003 030f 	and.w	r3, r3, #15
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d121      	bne.n	800ba1e <pbuf_realloc+0xca>
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	895b      	ldrh	r3, [r3, #10]
 800b9de:	897a      	ldrh	r2, [r7, #10]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d01c      	beq.n	800ba1e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	7b5b      	ldrb	r3, [r3, #13]
 800b9e8:	f003 0302 	and.w	r3, r3, #2
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d116      	bne.n	800ba1e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	1ad3      	subs	r3, r2, r3
 800b9f8:	b29a      	uxth	r2, r3
 800b9fa:	897b      	ldrh	r3, [r7, #10]
 800b9fc:	4413      	add	r3, r2
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	4619      	mov	r1, r3
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f7fe ffc4 	bl	800a990 <mem_trim>
 800ba08:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d106      	bne.n	800ba1e <pbuf_realloc+0xca>
 800ba10:	4b0f      	ldr	r3, [pc, #60]	@ (800ba50 <pbuf_realloc+0xfc>)
 800ba12:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800ba16:	4912      	ldr	r1, [pc, #72]	@ (800ba60 <pbuf_realloc+0x10c>)
 800ba18:	480f      	ldr	r0, [pc, #60]	@ (800ba58 <pbuf_realloc+0x104>)
 800ba1a:	f004 f90f 	bl	800fc3c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	897a      	ldrh	r2, [r7, #10]
 800ba22:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	895a      	ldrh	r2, [r3, #10]
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d004      	beq.n	800ba3e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f000 f911 	bl	800bc60 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	601a      	str	r2, [r3, #0]
 800ba44:	e000      	b.n	800ba48 <pbuf_realloc+0xf4>
    return;
 800ba46:	bf00      	nop

}
 800ba48:	3710      	adds	r7, #16
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	bd80      	pop	{r7, pc}
 800ba4e:	bf00      	nop
 800ba50:	08011b68 	.word	0x08011b68
 800ba54:	08011c80 	.word	0x08011c80
 800ba58:	08011bc8 	.word	0x08011bc8
 800ba5c:	08011c98 	.word	0x08011c98
 800ba60:	08011cb0 	.word	0x08011cb0

0800ba64 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	60f8      	str	r0, [r7, #12]
 800ba6c:	60b9      	str	r1, [r7, #8]
 800ba6e:	4613      	mov	r3, r2
 800ba70:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d106      	bne.n	800ba86 <pbuf_add_header_impl+0x22>
 800ba78:	4b2b      	ldr	r3, [pc, #172]	@ (800bb28 <pbuf_add_header_impl+0xc4>)
 800ba7a:	f240 12df 	movw	r2, #479	@ 0x1df
 800ba7e:	492b      	ldr	r1, [pc, #172]	@ (800bb2c <pbuf_add_header_impl+0xc8>)
 800ba80:	482b      	ldr	r0, [pc, #172]	@ (800bb30 <pbuf_add_header_impl+0xcc>)
 800ba82:	f004 f8db 	bl	800fc3c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d003      	beq.n	800ba94 <pbuf_add_header_impl+0x30>
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba92:	d301      	bcc.n	800ba98 <pbuf_add_header_impl+0x34>
    return 1;
 800ba94:	2301      	movs	r3, #1
 800ba96:	e043      	b.n	800bb20 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d101      	bne.n	800baa2 <pbuf_add_header_impl+0x3e>
    return 0;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	e03e      	b.n	800bb20 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	891a      	ldrh	r2, [r3, #8]
 800baaa:	8a7b      	ldrh	r3, [r7, #18]
 800baac:	4413      	add	r3, r2
 800baae:	b29b      	uxth	r3, r3
 800bab0:	8a7a      	ldrh	r2, [r7, #18]
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d901      	bls.n	800baba <pbuf_add_header_impl+0x56>
    return 1;
 800bab6:	2301      	movs	r3, #1
 800bab8:	e032      	b.n	800bb20 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	7b1b      	ldrb	r3, [r3, #12]
 800babe:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800bac0:	8a3b      	ldrh	r3, [r7, #16]
 800bac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d00c      	beq.n	800bae4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	685a      	ldr	r2, [r3, #4]
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	425b      	negs	r3, r3
 800bad2:	4413      	add	r3, r2
 800bad4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3310      	adds	r3, #16
 800bada:	697a      	ldr	r2, [r7, #20]
 800badc:	429a      	cmp	r2, r3
 800bade:	d20d      	bcs.n	800bafc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800bae0:	2301      	movs	r3, #1
 800bae2:	e01d      	b.n	800bb20 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800bae4:	79fb      	ldrb	r3, [r7, #7]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d006      	beq.n	800baf8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	685a      	ldr	r2, [r3, #4]
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	425b      	negs	r3, r3
 800baf2:	4413      	add	r3, r2
 800baf4:	617b      	str	r3, [r7, #20]
 800baf6:	e001      	b.n	800bafc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e011      	b.n	800bb20 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	697a      	ldr	r2, [r7, #20]
 800bb00:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	895a      	ldrh	r2, [r3, #10]
 800bb06:	8a7b      	ldrh	r3, [r7, #18]
 800bb08:	4413      	add	r3, r2
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	891a      	ldrh	r2, [r3, #8]
 800bb14:	8a7b      	ldrh	r3, [r7, #18]
 800bb16:	4413      	add	r3, r2
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	811a      	strh	r2, [r3, #8]


  return 0;
 800bb1e:	2300      	movs	r3, #0
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3718      	adds	r7, #24
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	08011b68 	.word	0x08011b68
 800bb2c:	08011ccc 	.word	0x08011ccc
 800bb30:	08011bc8 	.word	0x08011bc8

0800bb34 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b082      	sub	sp, #8
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800bb3e:	2200      	movs	r2, #0
 800bb40:	6839      	ldr	r1, [r7, #0]
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f7ff ff8e 	bl	800ba64 <pbuf_add_header_impl>
 800bb48:	4603      	mov	r3, r0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3708      	adds	r7, #8
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
	...

0800bb54 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b084      	sub	sp, #16
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
 800bb5c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d106      	bne.n	800bb72 <pbuf_remove_header+0x1e>
 800bb64:	4b20      	ldr	r3, [pc, #128]	@ (800bbe8 <pbuf_remove_header+0x94>)
 800bb66:	f240 224b 	movw	r2, #587	@ 0x24b
 800bb6a:	4920      	ldr	r1, [pc, #128]	@ (800bbec <pbuf_remove_header+0x98>)
 800bb6c:	4820      	ldr	r0, [pc, #128]	@ (800bbf0 <pbuf_remove_header+0x9c>)
 800bb6e:	f004 f865 	bl	800fc3c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d003      	beq.n	800bb80 <pbuf_remove_header+0x2c>
 800bb78:	683b      	ldr	r3, [r7, #0]
 800bb7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb7e:	d301      	bcc.n	800bb84 <pbuf_remove_header+0x30>
    return 1;
 800bb80:	2301      	movs	r3, #1
 800bb82:	e02c      	b.n	800bbde <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d101      	bne.n	800bb8e <pbuf_remove_header+0x3a>
    return 0;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	e027      	b.n	800bbde <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	895b      	ldrh	r3, [r3, #10]
 800bb96:	89fa      	ldrh	r2, [r7, #14]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d908      	bls.n	800bbae <pbuf_remove_header+0x5a>
 800bb9c:	4b12      	ldr	r3, [pc, #72]	@ (800bbe8 <pbuf_remove_header+0x94>)
 800bb9e:	f240 2255 	movw	r2, #597	@ 0x255
 800bba2:	4914      	ldr	r1, [pc, #80]	@ (800bbf4 <pbuf_remove_header+0xa0>)
 800bba4:	4812      	ldr	r0, [pc, #72]	@ (800bbf0 <pbuf_remove_header+0x9c>)
 800bba6:	f004 f849 	bl	800fc3c <iprintf>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e017      	b.n	800bbde <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	685b      	ldr	r3, [r3, #4]
 800bbb2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	685a      	ldr	r2, [r3, #4]
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	441a      	add	r2, r3
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	895a      	ldrh	r2, [r3, #10]
 800bbc4:	89fb      	ldrh	r3, [r7, #14]
 800bbc6:	1ad3      	subs	r3, r2, r3
 800bbc8:	b29a      	uxth	r2, r3
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	891a      	ldrh	r2, [r3, #8]
 800bbd2:	89fb      	ldrh	r3, [r7, #14]
 800bbd4:	1ad3      	subs	r3, r2, r3
 800bbd6:	b29a      	uxth	r2, r3
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bbdc:	2300      	movs	r3, #0
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3710      	adds	r7, #16
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
 800bbe6:	bf00      	nop
 800bbe8:	08011b68 	.word	0x08011b68
 800bbec:	08011ccc 	.word	0x08011ccc
 800bbf0:	08011bc8 	.word	0x08011bc8
 800bbf4:	08011cd8 	.word	0x08011cd8

0800bbf8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	460b      	mov	r3, r1
 800bc02:	807b      	strh	r3, [r7, #2]
 800bc04:	4613      	mov	r3, r2
 800bc06:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800bc08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	da08      	bge.n	800bc22 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800bc10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc14:	425b      	negs	r3, r3
 800bc16:	4619      	mov	r1, r3
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f7ff ff9b 	bl	800bb54 <pbuf_remove_header>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	e007      	b.n	800bc32 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800bc22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc26:	787a      	ldrb	r2, [r7, #1]
 800bc28:	4619      	mov	r1, r3
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f7ff ff1a 	bl	800ba64 <pbuf_add_header_impl>
 800bc30:	4603      	mov	r3, r0
  }
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3708      	adds	r7, #8
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b082      	sub	sp, #8
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
 800bc42:	460b      	mov	r3, r1
 800bc44:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800bc46:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc4a:	2201      	movs	r2, #1
 800bc4c:	4619      	mov	r1, r3
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f7ff ffd2 	bl	800bbf8 <pbuf_header_impl>
 800bc54:	4603      	mov	r3, r0
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3708      	adds	r7, #8
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}
	...

0800bc60 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b088      	sub	sp, #32
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d10b      	bne.n	800bc86 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d106      	bne.n	800bc82 <pbuf_free+0x22>
 800bc74:	4b3b      	ldr	r3, [pc, #236]	@ (800bd64 <pbuf_free+0x104>)
 800bc76:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800bc7a:	493b      	ldr	r1, [pc, #236]	@ (800bd68 <pbuf_free+0x108>)
 800bc7c:	483b      	ldr	r0, [pc, #236]	@ (800bd6c <pbuf_free+0x10c>)
 800bc7e:	f003 ffdd 	bl	800fc3c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800bc82:	2300      	movs	r3, #0
 800bc84:	e069      	b.n	800bd5a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800bc86:	2300      	movs	r3, #0
 800bc88:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800bc8a:	e062      	b.n	800bd52 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800bc8c:	f003 fe64 	bl	800f958 <sys_arch_protect>
 800bc90:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	7b9b      	ldrb	r3, [r3, #14]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d106      	bne.n	800bca8 <pbuf_free+0x48>
 800bc9a:	4b32      	ldr	r3, [pc, #200]	@ (800bd64 <pbuf_free+0x104>)
 800bc9c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800bca0:	4933      	ldr	r1, [pc, #204]	@ (800bd70 <pbuf_free+0x110>)
 800bca2:	4832      	ldr	r0, [pc, #200]	@ (800bd6c <pbuf_free+0x10c>)
 800bca4:	f003 ffca 	bl	800fc3c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	7b9b      	ldrb	r3, [r3, #14]
 800bcac:	3b01      	subs	r3, #1
 800bcae:	b2da      	uxtb	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	739a      	strb	r2, [r3, #14]
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	7b9b      	ldrb	r3, [r3, #14]
 800bcb8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800bcba:	69b8      	ldr	r0, [r7, #24]
 800bcbc:	f003 fe5a 	bl	800f974 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d143      	bne.n	800bd4e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	7b1b      	ldrb	r3, [r3, #12]
 800bcd0:	f003 030f 	and.w	r3, r3, #15
 800bcd4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	7b5b      	ldrb	r3, [r3, #13]
 800bcda:	f003 0302 	and.w	r3, r3, #2
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d011      	beq.n	800bd06 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	691b      	ldr	r3, [r3, #16]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d106      	bne.n	800bcfc <pbuf_free+0x9c>
 800bcee:	4b1d      	ldr	r3, [pc, #116]	@ (800bd64 <pbuf_free+0x104>)
 800bcf0:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800bcf4:	491f      	ldr	r1, [pc, #124]	@ (800bd74 <pbuf_free+0x114>)
 800bcf6:	481d      	ldr	r0, [pc, #116]	@ (800bd6c <pbuf_free+0x10c>)
 800bcf8:	f003 ffa0 	bl	800fc3c <iprintf>
        pc->custom_free_function(p);
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	691b      	ldr	r3, [r3, #16]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	4798      	blx	r3
 800bd04:	e01d      	b.n	800bd42 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800bd06:	7bfb      	ldrb	r3, [r7, #15]
 800bd08:	2b02      	cmp	r3, #2
 800bd0a:	d104      	bne.n	800bd16 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800bd0c:	6879      	ldr	r1, [r7, #4]
 800bd0e:	2009      	movs	r0, #9
 800bd10:	f7ff f962 	bl	800afd8 <memp_free>
 800bd14:	e015      	b.n	800bd42 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d104      	bne.n	800bd26 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800bd1c:	6879      	ldr	r1, [r7, #4]
 800bd1e:	2008      	movs	r0, #8
 800bd20:	f7ff f95a 	bl	800afd8 <memp_free>
 800bd24:	e00d      	b.n	800bd42 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800bd26:	7bfb      	ldrb	r3, [r7, #15]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d103      	bne.n	800bd34 <pbuf_free+0xd4>
          mem_free(p);
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f7fe fd9f 	bl	800a870 <mem_free>
 800bd32:	e006      	b.n	800bd42 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800bd34:	4b0b      	ldr	r3, [pc, #44]	@ (800bd64 <pbuf_free+0x104>)
 800bd36:	f240 320f 	movw	r2, #783	@ 0x30f
 800bd3a:	490f      	ldr	r1, [pc, #60]	@ (800bd78 <pbuf_free+0x118>)
 800bd3c:	480b      	ldr	r0, [pc, #44]	@ (800bd6c <pbuf_free+0x10c>)
 800bd3e:	f003 ff7d 	bl	800fc3c <iprintf>
        }
      }
      count++;
 800bd42:	7ffb      	ldrb	r3, [r7, #31]
 800bd44:	3301      	adds	r3, #1
 800bd46:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	607b      	str	r3, [r7, #4]
 800bd4c:	e001      	b.n	800bd52 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d199      	bne.n	800bc8c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800bd58:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3720      	adds	r7, #32
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
 800bd62:	bf00      	nop
 800bd64:	08011b68 	.word	0x08011b68
 800bd68:	08011ccc 	.word	0x08011ccc
 800bd6c:	08011bc8 	.word	0x08011bc8
 800bd70:	08011cf8 	.word	0x08011cf8
 800bd74:	08011d10 	.word	0x08011d10
 800bd78:	08011d34 	.word	0x08011d34

0800bd7c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b085      	sub	sp, #20
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800bd84:	2300      	movs	r3, #0
 800bd86:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800bd88:	e005      	b.n	800bd96 <pbuf_clen+0x1a>
    ++len;
 800bd8a:	89fb      	ldrh	r3, [r7, #14]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d1f6      	bne.n	800bd8a <pbuf_clen+0xe>
  }
  return len;
 800bd9c:	89fb      	ldrh	r3, [r7, #14]
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3714      	adds	r7, #20
 800bda2:	46bd      	mov	sp, r7
 800bda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda8:	4770      	bx	lr
	...

0800bdac <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d016      	beq.n	800bde8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800bdba:	f003 fdcd 	bl	800f958 <sys_arch_protect>
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	7b9b      	ldrb	r3, [r3, #14]
 800bdc4:	3301      	adds	r3, #1
 800bdc6:	b2da      	uxtb	r2, r3
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	739a      	strb	r2, [r3, #14]
 800bdcc:	68f8      	ldr	r0, [r7, #12]
 800bdce:	f003 fdd1 	bl	800f974 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	7b9b      	ldrb	r3, [r3, #14]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d106      	bne.n	800bde8 <pbuf_ref+0x3c>
 800bdda:	4b05      	ldr	r3, [pc, #20]	@ (800bdf0 <pbuf_ref+0x44>)
 800bddc:	f240 3242 	movw	r2, #834	@ 0x342
 800bde0:	4904      	ldr	r1, [pc, #16]	@ (800bdf4 <pbuf_ref+0x48>)
 800bde2:	4805      	ldr	r0, [pc, #20]	@ (800bdf8 <pbuf_ref+0x4c>)
 800bde4:	f003 ff2a 	bl	800fc3c <iprintf>
  }
}
 800bde8:	bf00      	nop
 800bdea:	3710      	adds	r7, #16
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	08011b68 	.word	0x08011b68
 800bdf4:	08011d48 	.word	0x08011d48
 800bdf8:	08011bc8 	.word	0x08011bc8

0800bdfc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d002      	beq.n	800be12 <pbuf_cat+0x16>
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d107      	bne.n	800be22 <pbuf_cat+0x26>
 800be12:	4b20      	ldr	r3, [pc, #128]	@ (800be94 <pbuf_cat+0x98>)
 800be14:	f240 3259 	movw	r2, #857	@ 0x359
 800be18:	491f      	ldr	r1, [pc, #124]	@ (800be98 <pbuf_cat+0x9c>)
 800be1a:	4820      	ldr	r0, [pc, #128]	@ (800be9c <pbuf_cat+0xa0>)
 800be1c:	f003 ff0e 	bl	800fc3c <iprintf>
 800be20:	e034      	b.n	800be8c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	60fb      	str	r3, [r7, #12]
 800be26:	e00a      	b.n	800be3e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	891a      	ldrh	r2, [r3, #8]
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	891b      	ldrh	r3, [r3, #8]
 800be30:	4413      	add	r3, r2
 800be32:	b29a      	uxth	r2, r3
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	60fb      	str	r3, [r7, #12]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d1f0      	bne.n	800be28 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	891a      	ldrh	r2, [r3, #8]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	895b      	ldrh	r3, [r3, #10]
 800be4e:	429a      	cmp	r2, r3
 800be50:	d006      	beq.n	800be60 <pbuf_cat+0x64>
 800be52:	4b10      	ldr	r3, [pc, #64]	@ (800be94 <pbuf_cat+0x98>)
 800be54:	f240 3262 	movw	r2, #866	@ 0x362
 800be58:	4911      	ldr	r1, [pc, #68]	@ (800bea0 <pbuf_cat+0xa4>)
 800be5a:	4810      	ldr	r0, [pc, #64]	@ (800be9c <pbuf_cat+0xa0>)
 800be5c:	f003 feee 	bl	800fc3c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d006      	beq.n	800be76 <pbuf_cat+0x7a>
 800be68:	4b0a      	ldr	r3, [pc, #40]	@ (800be94 <pbuf_cat+0x98>)
 800be6a:	f240 3263 	movw	r2, #867	@ 0x363
 800be6e:	490d      	ldr	r1, [pc, #52]	@ (800bea4 <pbuf_cat+0xa8>)
 800be70:	480a      	ldr	r0, [pc, #40]	@ (800be9c <pbuf_cat+0xa0>)
 800be72:	f003 fee3 	bl	800fc3c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	891a      	ldrh	r2, [r3, #8]
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	891b      	ldrh	r3, [r3, #8]
 800be7e:	4413      	add	r3, r2
 800be80:	b29a      	uxth	r2, r3
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	683a      	ldr	r2, [r7, #0]
 800be8a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	08011b68 	.word	0x08011b68
 800be98:	08011d5c 	.word	0x08011d5c
 800be9c:	08011bc8 	.word	0x08011bc8
 800bea0:	08011d94 	.word	0x08011d94
 800bea4:	08011dc4 	.word	0x08011dc4

0800bea8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800beb2:	6839      	ldr	r1, [r7, #0]
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f7ff ffa1 	bl	800bdfc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800beba:	6838      	ldr	r0, [r7, #0]
 800bebc:	f7ff ff76 	bl	800bdac <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800bed2:	2300      	movs	r3, #0
 800bed4:	617b      	str	r3, [r7, #20]
 800bed6:	2300      	movs	r3, #0
 800bed8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d008      	beq.n	800bef2 <pbuf_copy+0x2a>
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d005      	beq.n	800bef2 <pbuf_copy+0x2a>
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	891a      	ldrh	r2, [r3, #8]
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	891b      	ldrh	r3, [r3, #8]
 800beee:	429a      	cmp	r2, r3
 800bef0:	d209      	bcs.n	800bf06 <pbuf_copy+0x3e>
 800bef2:	4b57      	ldr	r3, [pc, #348]	@ (800c050 <pbuf_copy+0x188>)
 800bef4:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800bef8:	4956      	ldr	r1, [pc, #344]	@ (800c054 <pbuf_copy+0x18c>)
 800befa:	4857      	ldr	r0, [pc, #348]	@ (800c058 <pbuf_copy+0x190>)
 800befc:	f003 fe9e 	bl	800fc3c <iprintf>
 800bf00:	f06f 030f 	mvn.w	r3, #15
 800bf04:	e09f      	b.n	800c046 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	895b      	ldrh	r3, [r3, #10]
 800bf0a:	461a      	mov	r2, r3
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	1ad2      	subs	r2, r2, r3
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	895b      	ldrh	r3, [r3, #10]
 800bf14:	4619      	mov	r1, r3
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	1acb      	subs	r3, r1, r3
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d306      	bcc.n	800bf2c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	895b      	ldrh	r3, [r3, #10]
 800bf22:	461a      	mov	r2, r3
 800bf24:	693b      	ldr	r3, [r7, #16]
 800bf26:	1ad3      	subs	r3, r2, r3
 800bf28:	60fb      	str	r3, [r7, #12]
 800bf2a:	e005      	b.n	800bf38 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	895b      	ldrh	r3, [r3, #10]
 800bf30:	461a      	mov	r2, r3
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	1ad3      	subs	r3, r2, r3
 800bf36:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	685a      	ldr	r2, [r3, #4]
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	18d0      	adds	r0, r2, r3
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	685a      	ldr	r2, [r3, #4]
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	4413      	add	r3, r2
 800bf48:	68fa      	ldr	r2, [r7, #12]
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	f003 ff51 	bl	800fdf2 <memcpy>
    offset_to += len;
 800bf50:	697a      	ldr	r2, [r7, #20]
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	4413      	add	r3, r2
 800bf56:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800bf58:	693a      	ldr	r2, [r7, #16]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	4413      	add	r3, r2
 800bf5e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	895b      	ldrh	r3, [r3, #10]
 800bf64:	461a      	mov	r2, r3
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d906      	bls.n	800bf7a <pbuf_copy+0xb2>
 800bf6c:	4b38      	ldr	r3, [pc, #224]	@ (800c050 <pbuf_copy+0x188>)
 800bf6e:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800bf72:	493a      	ldr	r1, [pc, #232]	@ (800c05c <pbuf_copy+0x194>)
 800bf74:	4838      	ldr	r0, [pc, #224]	@ (800c058 <pbuf_copy+0x190>)
 800bf76:	f003 fe61 	bl	800fc3c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	895b      	ldrh	r3, [r3, #10]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d906      	bls.n	800bf94 <pbuf_copy+0xcc>
 800bf86:	4b32      	ldr	r3, [pc, #200]	@ (800c050 <pbuf_copy+0x188>)
 800bf88:	f240 32da 	movw	r2, #986	@ 0x3da
 800bf8c:	4934      	ldr	r1, [pc, #208]	@ (800c060 <pbuf_copy+0x198>)
 800bf8e:	4832      	ldr	r0, [pc, #200]	@ (800c058 <pbuf_copy+0x190>)
 800bf90:	f003 fe54 	bl	800fc3c <iprintf>
    if (offset_from >= p_from->len) {
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	895b      	ldrh	r3, [r3, #10]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d304      	bcc.n	800bfaa <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	895b      	ldrh	r3, [r3, #10]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d114      	bne.n	800bfe0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d10c      	bne.n	800bfe0 <pbuf_copy+0x118>
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d009      	beq.n	800bfe0 <pbuf_copy+0x118>
 800bfcc:	4b20      	ldr	r3, [pc, #128]	@ (800c050 <pbuf_copy+0x188>)
 800bfce:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800bfd2:	4924      	ldr	r1, [pc, #144]	@ (800c064 <pbuf_copy+0x19c>)
 800bfd4:	4820      	ldr	r0, [pc, #128]	@ (800c058 <pbuf_copy+0x190>)
 800bfd6:	f003 fe31 	bl	800fc3c <iprintf>
 800bfda:	f06f 030f 	mvn.w	r3, #15
 800bfde:	e032      	b.n	800c046 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800bfe0:	683b      	ldr	r3, [r7, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d013      	beq.n	800c00e <pbuf_copy+0x146>
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	895a      	ldrh	r2, [r3, #10]
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	891b      	ldrh	r3, [r3, #8]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d10d      	bne.n	800c00e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d009      	beq.n	800c00e <pbuf_copy+0x146>
 800bffa:	4b15      	ldr	r3, [pc, #84]	@ (800c050 <pbuf_copy+0x188>)
 800bffc:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800c000:	4919      	ldr	r1, [pc, #100]	@ (800c068 <pbuf_copy+0x1a0>)
 800c002:	4815      	ldr	r0, [pc, #84]	@ (800c058 <pbuf_copy+0x190>)
 800c004:	f003 fe1a 	bl	800fc3c <iprintf>
 800c008:	f06f 0305 	mvn.w	r3, #5
 800c00c:	e01b      	b.n	800c046 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d013      	beq.n	800c03c <pbuf_copy+0x174>
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	895a      	ldrh	r2, [r3, #10]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	891b      	ldrh	r3, [r3, #8]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	d10d      	bne.n	800c03c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d009      	beq.n	800c03c <pbuf_copy+0x174>
 800c028:	4b09      	ldr	r3, [pc, #36]	@ (800c050 <pbuf_copy+0x188>)
 800c02a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c02e:	490e      	ldr	r1, [pc, #56]	@ (800c068 <pbuf_copy+0x1a0>)
 800c030:	4809      	ldr	r0, [pc, #36]	@ (800c058 <pbuf_copy+0x190>)
 800c032:	f003 fe03 	bl	800fc3c <iprintf>
 800c036:	f06f 0305 	mvn.w	r3, #5
 800c03a:	e004      	b.n	800c046 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f47f af61 	bne.w	800bf06 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c044:	2300      	movs	r3, #0
}
 800c046:	4618      	mov	r0, r3
 800c048:	3718      	adds	r7, #24
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	08011b68 	.word	0x08011b68
 800c054:	08011e10 	.word	0x08011e10
 800c058:	08011bc8 	.word	0x08011bc8
 800c05c:	08011e40 	.word	0x08011e40
 800c060:	08011e58 	.word	0x08011e58
 800c064:	08011e74 	.word	0x08011e74
 800c068:	08011e84 	.word	0x08011e84

0800c06c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b088      	sub	sp, #32
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	4611      	mov	r1, r2
 800c078:	461a      	mov	r2, r3
 800c07a:	460b      	mov	r3, r1
 800c07c:	80fb      	strh	r3, [r7, #6]
 800c07e:	4613      	mov	r3, r2
 800c080:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800c082:	2300      	movs	r3, #0
 800c084:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800c086:	2300      	movs	r3, #0
 800c088:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d108      	bne.n	800c0a2 <pbuf_copy_partial+0x36>
 800c090:	4b2b      	ldr	r3, [pc, #172]	@ (800c140 <pbuf_copy_partial+0xd4>)
 800c092:	f240 420a 	movw	r2, #1034	@ 0x40a
 800c096:	492b      	ldr	r1, [pc, #172]	@ (800c144 <pbuf_copy_partial+0xd8>)
 800c098:	482b      	ldr	r0, [pc, #172]	@ (800c148 <pbuf_copy_partial+0xdc>)
 800c09a:	f003 fdcf 	bl	800fc3c <iprintf>
 800c09e:	2300      	movs	r3, #0
 800c0a0:	e04a      	b.n	800c138 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d108      	bne.n	800c0ba <pbuf_copy_partial+0x4e>
 800c0a8:	4b25      	ldr	r3, [pc, #148]	@ (800c140 <pbuf_copy_partial+0xd4>)
 800c0aa:	f240 420b 	movw	r2, #1035	@ 0x40b
 800c0ae:	4927      	ldr	r1, [pc, #156]	@ (800c14c <pbuf_copy_partial+0xe0>)
 800c0b0:	4825      	ldr	r0, [pc, #148]	@ (800c148 <pbuf_copy_partial+0xdc>)
 800c0b2:	f003 fdc3 	bl	800fc3c <iprintf>
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	e03e      	b.n	800c138 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	61fb      	str	r3, [r7, #28]
 800c0be:	e034      	b.n	800c12a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800c0c0:	88bb      	ldrh	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d00a      	beq.n	800c0dc <pbuf_copy_partial+0x70>
 800c0c6:	69fb      	ldr	r3, [r7, #28]
 800c0c8:	895b      	ldrh	r3, [r3, #10]
 800c0ca:	88ba      	ldrh	r2, [r7, #4]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	d305      	bcc.n	800c0dc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	895b      	ldrh	r3, [r3, #10]
 800c0d4:	88ba      	ldrh	r2, [r7, #4]
 800c0d6:	1ad3      	subs	r3, r2, r3
 800c0d8:	80bb      	strh	r3, [r7, #4]
 800c0da:	e023      	b.n	800c124 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	895a      	ldrh	r2, [r3, #10]
 800c0e0:	88bb      	ldrh	r3, [r7, #4]
 800c0e2:	1ad3      	subs	r3, r2, r3
 800c0e4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800c0e6:	8b3a      	ldrh	r2, [r7, #24]
 800c0e8:	88fb      	ldrh	r3, [r7, #6]
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d901      	bls.n	800c0f2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800c0ee:	88fb      	ldrh	r3, [r7, #6]
 800c0f0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c0f2:	8b7b      	ldrh	r3, [r7, #26]
 800c0f4:	68ba      	ldr	r2, [r7, #8]
 800c0f6:	18d0      	adds	r0, r2, r3
 800c0f8:	69fb      	ldr	r3, [r7, #28]
 800c0fa:	685a      	ldr	r2, [r3, #4]
 800c0fc:	88bb      	ldrh	r3, [r7, #4]
 800c0fe:	4413      	add	r3, r2
 800c100:	8b3a      	ldrh	r2, [r7, #24]
 800c102:	4619      	mov	r1, r3
 800c104:	f003 fe75 	bl	800fdf2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c108:	8afa      	ldrh	r2, [r7, #22]
 800c10a:	8b3b      	ldrh	r3, [r7, #24]
 800c10c:	4413      	add	r3, r2
 800c10e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800c110:	8b7a      	ldrh	r2, [r7, #26]
 800c112:	8b3b      	ldrh	r3, [r7, #24]
 800c114:	4413      	add	r3, r2
 800c116:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800c118:	88fa      	ldrh	r2, [r7, #6]
 800c11a:	8b3b      	ldrh	r3, [r7, #24]
 800c11c:	1ad3      	subs	r3, r2, r3
 800c11e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800c120:	2300      	movs	r3, #0
 800c122:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	61fb      	str	r3, [r7, #28]
 800c12a:	88fb      	ldrh	r3, [r7, #6]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d002      	beq.n	800c136 <pbuf_copy_partial+0xca>
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	2b00      	cmp	r3, #0
 800c134:	d1c4      	bne.n	800c0c0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800c136:	8afb      	ldrh	r3, [r7, #22]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3720      	adds	r7, #32
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	08011b68 	.word	0x08011b68
 800c144:	08011eb0 	.word	0x08011eb0
 800c148:	08011bc8 	.word	0x08011bc8
 800c14c:	08011ed0 	.word	0x08011ed0

0800c150 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b084      	sub	sp, #16
 800c154:	af00      	add	r7, sp, #0
 800c156:	4603      	mov	r3, r0
 800c158:	603a      	str	r2, [r7, #0]
 800c15a:	71fb      	strb	r3, [r7, #7]
 800c15c:	460b      	mov	r3, r1
 800c15e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	8919      	ldrh	r1, [r3, #8]
 800c164:	88ba      	ldrh	r2, [r7, #4]
 800c166:	79fb      	ldrb	r3, [r7, #7]
 800c168:	4618      	mov	r0, r3
 800c16a:	f7ff fa97 	bl	800b69c <pbuf_alloc>
 800c16e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d101      	bne.n	800c17a <pbuf_clone+0x2a>
    return NULL;
 800c176:	2300      	movs	r3, #0
 800c178:	e011      	b.n	800c19e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c17a:	6839      	ldr	r1, [r7, #0]
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f7ff fea3 	bl	800bec8 <pbuf_copy>
 800c182:	4603      	mov	r3, r0
 800c184:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c186:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d006      	beq.n	800c19c <pbuf_clone+0x4c>
 800c18e:	4b06      	ldr	r3, [pc, #24]	@ (800c1a8 <pbuf_clone+0x58>)
 800c190:	f240 5224 	movw	r2, #1316	@ 0x524
 800c194:	4905      	ldr	r1, [pc, #20]	@ (800c1ac <pbuf_clone+0x5c>)
 800c196:	4806      	ldr	r0, [pc, #24]	@ (800c1b0 <pbuf_clone+0x60>)
 800c198:	f003 fd50 	bl	800fc3c <iprintf>
  return q;
 800c19c:	68fb      	ldr	r3, [r7, #12]
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	3710      	adds	r7, #16
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
 800c1a6:	bf00      	nop
 800c1a8:	08011b68 	.word	0x08011b68
 800c1ac:	08011fdc 	.word	0x08011fdc
 800c1b0:	08011bc8 	.word	0x08011bc8

0800c1b4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b086      	sub	sp, #24
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800c1c0:	2007      	movs	r0, #7
 800c1c2:	f7fe fe93 	bl	800aeec <memp_malloc>
 800c1c6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d109      	bne.n	800c1e2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d151      	bne.n	800c278 <sys_timeout_abs+0xc4>
 800c1d4:	4b2a      	ldr	r3, [pc, #168]	@ (800c280 <sys_timeout_abs+0xcc>)
 800c1d6:	22be      	movs	r2, #190	@ 0xbe
 800c1d8:	492a      	ldr	r1, [pc, #168]	@ (800c284 <sys_timeout_abs+0xd0>)
 800c1da:	482b      	ldr	r0, [pc, #172]	@ (800c288 <sys_timeout_abs+0xd4>)
 800c1dc:	f003 fd2e 	bl	800fc3c <iprintf>
    return;
 800c1e0:	e04a      	b.n	800c278 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800c1e8:	693b      	ldr	r3, [r7, #16]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	68fa      	ldr	r2, [r7, #12]
 800c1f8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800c1fa:	4b24      	ldr	r3, [pc, #144]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d103      	bne.n	800c20a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800c202:	4a22      	ldr	r2, [pc, #136]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	6013      	str	r3, [r2, #0]
    return;
 800c208:	e037      	b.n	800c27a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	685a      	ldr	r2, [r3, #4]
 800c20e:	4b1f      	ldr	r3, [pc, #124]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	1ad3      	subs	r3, r2, r3
 800c216:	0fdb      	lsrs	r3, r3, #31
 800c218:	f003 0301 	and.w	r3, r3, #1
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d007      	beq.n	800c232 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800c222:	4b1a      	ldr	r3, [pc, #104]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800c22a:	4a18      	ldr	r2, [pc, #96]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	6013      	str	r3, [r2, #0]
 800c230:	e023      	b.n	800c27a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800c232:	4b16      	ldr	r3, [pc, #88]	@ (800c28c <sys_timeout_abs+0xd8>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	617b      	str	r3, [r7, #20]
 800c238:	e01a      	b.n	800c270 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00b      	beq.n	800c25a <sys_timeout_abs+0xa6>
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	685a      	ldr	r2, [r3, #4]
 800c246:	697b      	ldr	r3, [r7, #20]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	685b      	ldr	r3, [r3, #4]
 800c24c:	1ad3      	subs	r3, r2, r3
 800c24e:	0fdb      	lsrs	r3, r3, #31
 800c250:	f003 0301 	and.w	r3, r3, #1
 800c254:	b2db      	uxtb	r3, r3
 800c256:	2b00      	cmp	r3, #0
 800c258:	d007      	beq.n	800c26a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800c262:	697b      	ldr	r3, [r7, #20]
 800c264:	693a      	ldr	r2, [r7, #16]
 800c266:	601a      	str	r2, [r3, #0]
        break;
 800c268:	e007      	b.n	800c27a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	617b      	str	r3, [r7, #20]
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1e1      	bne.n	800c23a <sys_timeout_abs+0x86>
 800c276:	e000      	b.n	800c27a <sys_timeout_abs+0xc6>
    return;
 800c278:	bf00      	nop
      }
    }
  }
}
 800c27a:	3718      	adds	r7, #24
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}
 800c280:	08011ff0 	.word	0x08011ff0
 800c284:	08012024 	.word	0x08012024
 800c288:	08012064 	.word	0x08012064
 800c28c:	2000cebc 	.word	0x2000cebc

0800c290 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b086      	sub	sp, #24
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800c29c:	697b      	ldr	r3, [r7, #20]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	4798      	blx	r3

  now = sys_now();
 800c2a2:	f7f9 f95f 	bl	8005564 <sys_now>
 800c2a6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	681a      	ldr	r2, [r3, #0]
 800c2ac:	4b0f      	ldr	r3, [pc, #60]	@ (800c2ec <lwip_cyclic_timer+0x5c>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4413      	add	r3, r2
 800c2b2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800c2b4:	68fa      	ldr	r2, [r7, #12]
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	1ad3      	subs	r3, r2, r3
 800c2ba:	0fdb      	lsrs	r3, r3, #31
 800c2bc:	f003 0301 	and.w	r3, r3, #1
 800c2c0:	b2db      	uxtb	r3, r3
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d009      	beq.n	800c2da <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	681a      	ldr	r2, [r3, #0]
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	4413      	add	r3, r2
 800c2ce:	687a      	ldr	r2, [r7, #4]
 800c2d0:	4907      	ldr	r1, [pc, #28]	@ (800c2f0 <lwip_cyclic_timer+0x60>)
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7ff ff6e 	bl	800c1b4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800c2d8:	e004      	b.n	800c2e4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	4904      	ldr	r1, [pc, #16]	@ (800c2f0 <lwip_cyclic_timer+0x60>)
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f7ff ff68 	bl	800c1b4 <sys_timeout_abs>
}
 800c2e4:	bf00      	nop
 800c2e6:	3718      	adds	r7, #24
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	2000cec0 	.word	0x2000cec0
 800c2f0:	0800c291 	.word	0x0800c291

0800c2f4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b082      	sub	sp, #8
 800c2f8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	607b      	str	r3, [r7, #4]
 800c2fe:	e00e      	b.n	800c31e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800c300:	4a0b      	ldr	r2, [pc, #44]	@ (800c330 <sys_timeouts_init+0x3c>)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	00db      	lsls	r3, r3, #3
 800c30c:	4a08      	ldr	r2, [pc, #32]	@ (800c330 <sys_timeouts_init+0x3c>)
 800c30e:	4413      	add	r3, r2
 800c310:	461a      	mov	r2, r3
 800c312:	4908      	ldr	r1, [pc, #32]	@ (800c334 <sys_timeouts_init+0x40>)
 800c314:	f000 f810 	bl	800c338 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	3301      	adds	r3, #1
 800c31c:	607b      	str	r3, [r7, #4]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2b01      	cmp	r3, #1
 800c322:	d9ed      	bls.n	800c300 <sys_timeouts_init+0xc>
  }
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop
 800c328:	3708      	adds	r7, #8
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	08012c78 	.word	0x08012c78
 800c334:	0800c291 	.word	0x0800c291

0800c338 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b086      	sub	sp, #24
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	60f8      	str	r0, [r7, #12]
 800c340:	60b9      	str	r1, [r7, #8]
 800c342:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c34a:	d306      	bcc.n	800c35a <sys_timeout+0x22>
 800c34c:	4b0a      	ldr	r3, [pc, #40]	@ (800c378 <sys_timeout+0x40>)
 800c34e:	f240 1229 	movw	r2, #297	@ 0x129
 800c352:	490a      	ldr	r1, [pc, #40]	@ (800c37c <sys_timeout+0x44>)
 800c354:	480a      	ldr	r0, [pc, #40]	@ (800c380 <sys_timeout+0x48>)
 800c356:	f003 fc71 	bl	800fc3c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800c35a:	f7f9 f903 	bl	8005564 <sys_now>
 800c35e:	4602      	mov	r2, r0
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	4413      	add	r3, r2
 800c364:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800c366:	687a      	ldr	r2, [r7, #4]
 800c368:	68b9      	ldr	r1, [r7, #8]
 800c36a:	6978      	ldr	r0, [r7, #20]
 800c36c:	f7ff ff22 	bl	800c1b4 <sys_timeout_abs>
#endif
}
 800c370:	bf00      	nop
 800c372:	3718      	adds	r7, #24
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}
 800c378:	08011ff0 	.word	0x08011ff0
 800c37c:	0801208c 	.word	0x0801208c
 800c380:	08012064 	.word	0x08012064

0800c384 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b084      	sub	sp, #16
 800c388:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800c38a:	f7f9 f8eb 	bl	8005564 <sys_now>
 800c38e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 800c390:	4b17      	ldr	r3, [pc, #92]	@ (800c3f0 <sys_check_timeouts+0x6c>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d022      	beq.n	800c3e2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	68fa      	ldr	r2, [r7, #12]
 800c3a2:	1ad3      	subs	r3, r2, r3
 800c3a4:	0fdb      	lsrs	r3, r3, #31
 800c3a6:	f003 0301 	and.w	r3, r3, #1
 800c3aa:	b2db      	uxtb	r3, r3
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d11a      	bne.n	800c3e6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4a0e      	ldr	r2, [pc, #56]	@ (800c3f0 <sys_check_timeouts+0x6c>)
 800c3b6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	689b      	ldr	r3, [r3, #8]
 800c3bc:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	68db      	ldr	r3, [r3, #12]
 800c3c2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	4a0a      	ldr	r2, [pc, #40]	@ (800c3f4 <sys_check_timeouts+0x70>)
 800c3ca:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800c3cc:	68b9      	ldr	r1, [r7, #8]
 800c3ce:	2007      	movs	r0, #7
 800c3d0:	f7fe fe02 	bl	800afd8 <memp_free>
    if (handler != NULL) {
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d0da      	beq.n	800c390 <sys_check_timeouts+0xc>
      handler(arg);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6838      	ldr	r0, [r7, #0]
 800c3de:	4798      	blx	r3
  do {
 800c3e0:	e7d6      	b.n	800c390 <sys_check_timeouts+0xc>
      return;
 800c3e2:	bf00      	nop
 800c3e4:	e000      	b.n	800c3e8 <sys_check_timeouts+0x64>
      return;
 800c3e6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800c3e8:	3710      	adds	r7, #16
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	2000cebc 	.word	0x2000cebc
 800c3f4:	2000cec0 	.word	0x2000cec0

0800c3f8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b082      	sub	sp, #8
 800c3fc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 800c3fe:	4b16      	ldr	r3, [pc, #88]	@ (800c458 <sys_timeouts_sleeptime+0x60>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d102      	bne.n	800c40c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 800c406:	f04f 33ff 	mov.w	r3, #4294967295
 800c40a:	e020      	b.n	800c44e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 800c40c:	f7f9 f8aa 	bl	8005564 <sys_now>
 800c410:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 800c412:	4b11      	ldr	r3, [pc, #68]	@ (800c458 <sys_timeouts_sleeptime+0x60>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	685a      	ldr	r2, [r3, #4]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	0fdb      	lsrs	r3, r3, #31
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b00      	cmp	r3, #0
 800c426:	d001      	beq.n	800c42c <sys_timeouts_sleeptime+0x34>
    return 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	e010      	b.n	800c44e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 800c42c:	4b0a      	ldr	r3, [pc, #40]	@ (800c458 <sys_timeouts_sleeptime+0x60>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	685a      	ldr	r2, [r3, #4]
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	1ad3      	subs	r3, r2, r3
 800c436:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	da06      	bge.n	800c44c <sys_timeouts_sleeptime+0x54>
 800c43e:	4b07      	ldr	r3, [pc, #28]	@ (800c45c <sys_timeouts_sleeptime+0x64>)
 800c440:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800c444:	4906      	ldr	r1, [pc, #24]	@ (800c460 <sys_timeouts_sleeptime+0x68>)
 800c446:	4807      	ldr	r0, [pc, #28]	@ (800c464 <sys_timeouts_sleeptime+0x6c>)
 800c448:	f003 fbf8 	bl	800fc3c <iprintf>
    return ret;
 800c44c:	683b      	ldr	r3, [r7, #0]
  }
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3708      	adds	r7, #8
 800c452:	46bd      	mov	sp, r7
 800c454:	bd80      	pop	{r7, pc}
 800c456:	bf00      	nop
 800c458:	2000cebc 	.word	0x2000cebc
 800c45c:	08011ff0 	.word	0x08011ff0
 800c460:	080120c4 	.word	0x080120c4
 800c464:	08012064 	.word	0x08012064

0800c468 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c46c:	f003 fae6 	bl	800fa3c <rand>
 800c470:	4603      	mov	r3, r0
 800c472:	b29b      	uxth	r3, r3
 800c474:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c478:	b29b      	uxth	r3, r3
 800c47a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800c47e:	b29a      	uxth	r2, r3
 800c480:	4b01      	ldr	r3, [pc, #4]	@ (800c488 <udp_init+0x20>)
 800c482:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c484:	bf00      	nop
 800c486:	bd80      	pop	{r7, pc}
 800c488:	20000024 	.word	0x20000024

0800c48c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b083      	sub	sp, #12
 800c490:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800c492:	2300      	movs	r3, #0
 800c494:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800c496:	4b17      	ldr	r3, [pc, #92]	@ (800c4f4 <udp_new_port+0x68>)
 800c498:	881b      	ldrh	r3, [r3, #0]
 800c49a:	1c5a      	adds	r2, r3, #1
 800c49c:	b291      	uxth	r1, r2
 800c49e:	4a15      	ldr	r2, [pc, #84]	@ (800c4f4 <udp_new_port+0x68>)
 800c4a0:	8011      	strh	r1, [r2, #0]
 800c4a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d103      	bne.n	800c4b2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800c4aa:	4b12      	ldr	r3, [pc, #72]	@ (800c4f4 <udp_new_port+0x68>)
 800c4ac:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800c4b0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c4b2:	4b11      	ldr	r3, [pc, #68]	@ (800c4f8 <udp_new_port+0x6c>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	603b      	str	r3, [r7, #0]
 800c4b8:	e011      	b.n	800c4de <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	8a5a      	ldrh	r2, [r3, #18]
 800c4be:	4b0d      	ldr	r3, [pc, #52]	@ (800c4f4 <udp_new_port+0x68>)
 800c4c0:	881b      	ldrh	r3, [r3, #0]
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	d108      	bne.n	800c4d8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800c4c6:	88fb      	ldrh	r3, [r7, #6]
 800c4c8:	3301      	adds	r3, #1
 800c4ca:	80fb      	strh	r3, [r7, #6]
 800c4cc:	88fb      	ldrh	r3, [r7, #6]
 800c4ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c4d2:	d3e0      	bcc.n	800c496 <udp_new_port+0xa>
        return 0;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	e007      	b.n	800c4e8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	68db      	ldr	r3, [r3, #12]
 800c4dc:	603b      	str	r3, [r7, #0]
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d1ea      	bne.n	800c4ba <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800c4e4:	4b03      	ldr	r3, [pc, #12]	@ (800c4f4 <udp_new_port+0x68>)
 800c4e6:	881b      	ldrh	r3, [r3, #0]
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	370c      	adds	r7, #12
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	20000024 	.word	0x20000024
 800c4f8:	2000cec4 	.word	0x2000cec4

0800c4fc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b084      	sub	sp, #16
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	4613      	mov	r3, r2
 800c508:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d105      	bne.n	800c51c <udp_input_local_match+0x20>
 800c510:	4b27      	ldr	r3, [pc, #156]	@ (800c5b0 <udp_input_local_match+0xb4>)
 800c512:	2287      	movs	r2, #135	@ 0x87
 800c514:	4927      	ldr	r1, [pc, #156]	@ (800c5b4 <udp_input_local_match+0xb8>)
 800c516:	4828      	ldr	r0, [pc, #160]	@ (800c5b8 <udp_input_local_match+0xbc>)
 800c518:	f003 fb90 	bl	800fc3c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d105      	bne.n	800c52e <udp_input_local_match+0x32>
 800c522:	4b23      	ldr	r3, [pc, #140]	@ (800c5b0 <udp_input_local_match+0xb4>)
 800c524:	2288      	movs	r2, #136	@ 0x88
 800c526:	4925      	ldr	r1, [pc, #148]	@ (800c5bc <udp_input_local_match+0xc0>)
 800c528:	4823      	ldr	r0, [pc, #140]	@ (800c5b8 <udp_input_local_match+0xbc>)
 800c52a:	f003 fb87 	bl	800fc3c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	7a1b      	ldrb	r3, [r3, #8]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00b      	beq.n	800c54e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	7a1a      	ldrb	r2, [r3, #8]
 800c53a:	4b21      	ldr	r3, [pc, #132]	@ (800c5c0 <udp_input_local_match+0xc4>)
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c542:	3301      	adds	r3, #1
 800c544:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c546:	429a      	cmp	r2, r3
 800c548:	d001      	beq.n	800c54e <udp_input_local_match+0x52>
    return 0;
 800c54a:	2300      	movs	r3, #0
 800c54c:	e02b      	b.n	800c5a6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800c54e:	79fb      	ldrb	r3, [r7, #7]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d018      	beq.n	800c586 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d013      	beq.n	800c582 <udp_input_local_match+0x86>
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d00f      	beq.n	800c582 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c562:	4b17      	ldr	r3, [pc, #92]	@ (800c5c0 <udp_input_local_match+0xc4>)
 800c564:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c56a:	d00a      	beq.n	800c582 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	4b13      	ldr	r3, [pc, #76]	@ (800c5c0 <udp_input_local_match+0xc4>)
 800c572:	695b      	ldr	r3, [r3, #20]
 800c574:	405a      	eors	r2, r3
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	3308      	adds	r3, #8
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d110      	bne.n	800c5a4 <udp_input_local_match+0xa8>
          return 1;
 800c582:	2301      	movs	r3, #1
 800c584:	e00f      	b.n	800c5a6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d009      	beq.n	800c5a0 <udp_input_local_match+0xa4>
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d005      	beq.n	800c5a0 <udp_input_local_match+0xa4>
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681a      	ldr	r2, [r3, #0]
 800c598:	4b09      	ldr	r3, [pc, #36]	@ (800c5c0 <udp_input_local_match+0xc4>)
 800c59a:	695b      	ldr	r3, [r3, #20]
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d101      	bne.n	800c5a4 <udp_input_local_match+0xa8>
        return 1;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e000      	b.n	800c5a6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3710      	adds	r7, #16
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
 800c5ae:	bf00      	nop
 800c5b0:	080120d8 	.word	0x080120d8
 800c5b4:	08012108 	.word	0x08012108
 800c5b8:	0801212c 	.word	0x0801212c
 800c5bc:	08012154 	.word	0x08012154
 800c5c0:	20009c9c 	.word	0x20009c9c

0800c5c4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800c5c4:	b590      	push	{r4, r7, lr}
 800c5c6:	b08d      	sub	sp, #52	@ 0x34
 800c5c8:	af02      	add	r7, sp, #8
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d105      	bne.n	800c5e4 <udp_input+0x20>
 800c5d8:	4b7c      	ldr	r3, [pc, #496]	@ (800c7cc <udp_input+0x208>)
 800c5da:	22cf      	movs	r2, #207	@ 0xcf
 800c5dc:	497c      	ldr	r1, [pc, #496]	@ (800c7d0 <udp_input+0x20c>)
 800c5de:	487d      	ldr	r0, [pc, #500]	@ (800c7d4 <udp_input+0x210>)
 800c5e0:	f003 fb2c 	bl	800fc3c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d105      	bne.n	800c5f6 <udp_input+0x32>
 800c5ea:	4b78      	ldr	r3, [pc, #480]	@ (800c7cc <udp_input+0x208>)
 800c5ec:	22d0      	movs	r2, #208	@ 0xd0
 800c5ee:	497a      	ldr	r1, [pc, #488]	@ (800c7d8 <udp_input+0x214>)
 800c5f0:	4878      	ldr	r0, [pc, #480]	@ (800c7d4 <udp_input+0x210>)
 800c5f2:	f003 fb23 	bl	800fc3c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	895b      	ldrh	r3, [r3, #10]
 800c5fa:	2b07      	cmp	r3, #7
 800c5fc:	d803      	bhi.n	800c606 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f7ff fb2e 	bl	800bc60 <pbuf_free>
    goto end;
 800c604:	e0de      	b.n	800c7c4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	685b      	ldr	r3, [r3, #4]
 800c60a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800c60c:	4b73      	ldr	r3, [pc, #460]	@ (800c7dc <udp_input+0x218>)
 800c60e:	695b      	ldr	r3, [r3, #20]
 800c610:	4a72      	ldr	r2, [pc, #456]	@ (800c7dc <udp_input+0x218>)
 800c612:	6812      	ldr	r2, [r2, #0]
 800c614:	4611      	mov	r1, r2
 800c616:	4618      	mov	r0, r3
 800c618:	f001 ff76 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800c61c:	4603      	mov	r3, r0
 800c61e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	881b      	ldrh	r3, [r3, #0]
 800c624:	b29b      	uxth	r3, r3
 800c626:	4618      	mov	r0, r3
 800c628:	f7fd ff8a 	bl	800a540 <lwip_htons>
 800c62c:	4603      	mov	r3, r0
 800c62e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	885b      	ldrh	r3, [r3, #2]
 800c634:	b29b      	uxth	r3, r3
 800c636:	4618      	mov	r0, r3
 800c638:	f7fd ff82 	bl	800a540 <lwip_htons>
 800c63c:	4603      	mov	r3, r0
 800c63e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800c640:	2300      	movs	r3, #0
 800c642:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800c644:	2300      	movs	r3, #0
 800c646:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800c648:	2300      	movs	r3, #0
 800c64a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c64c:	4b64      	ldr	r3, [pc, #400]	@ (800c7e0 <udp_input+0x21c>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	627b      	str	r3, [r7, #36]	@ 0x24
 800c652:	e054      	b.n	800c6fe <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800c654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c656:	8a5b      	ldrh	r3, [r3, #18]
 800c658:	89fa      	ldrh	r2, [r7, #14]
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d14a      	bne.n	800c6f4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800c65e:	7cfb      	ldrb	r3, [r7, #19]
 800c660:	461a      	mov	r2, r3
 800c662:	6839      	ldr	r1, [r7, #0]
 800c664:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c666:	f7ff ff49 	bl	800c4fc <udp_input_local_match>
 800c66a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d041      	beq.n	800c6f4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800c670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c672:	7c1b      	ldrb	r3, [r3, #16]
 800c674:	f003 0304 	and.w	r3, r3, #4
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d11d      	bne.n	800c6b8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 800c67c:	69fb      	ldr	r3, [r7, #28]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d102      	bne.n	800c688 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 800c682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c684:	61fb      	str	r3, [r7, #28]
 800c686:	e017      	b.n	800c6b8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800c688:	7cfb      	ldrb	r3, [r7, #19]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d014      	beq.n	800c6b8 <udp_input+0xf4>
 800c68e:	4b53      	ldr	r3, [pc, #332]	@ (800c7dc <udp_input+0x218>)
 800c690:	695b      	ldr	r3, [r3, #20]
 800c692:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c696:	d10f      	bne.n	800c6b8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	3304      	adds	r3, #4
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d008      	beq.n	800c6b8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a8:	681a      	ldr	r2, [r3, #0]
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	3304      	adds	r3, #4
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	d101      	bne.n	800c6b8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 800c6b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800c6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ba:	8a9b      	ldrh	r3, [r3, #20]
 800c6bc:	8a3a      	ldrh	r2, [r7, #16]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d118      	bne.n	800c6f4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d005      	beq.n	800c6d6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800c6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	4b43      	ldr	r3, [pc, #268]	@ (800c7dc <udp_input+0x218>)
 800c6d0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d10e      	bne.n	800c6f4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800c6d6:	6a3b      	ldr	r3, [r7, #32]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d014      	beq.n	800c706 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800c6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6de:	68da      	ldr	r2, [r3, #12]
 800c6e0:	6a3b      	ldr	r3, [r7, #32]
 800c6e2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800c6e4:	4b3e      	ldr	r3, [pc, #248]	@ (800c7e0 <udp_input+0x21c>)
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ea:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800c6ec:	4a3c      	ldr	r2, [pc, #240]	@ (800c7e0 <udp_input+0x21c>)
 800c6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800c6f2:	e008      	b.n	800c706 <udp_input+0x142>
      }
    }

    prev = pcb;
 800c6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800c6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6fa:	68db      	ldr	r3, [r3, #12]
 800c6fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c700:	2b00      	cmp	r3, #0
 800c702:	d1a7      	bne.n	800c654 <udp_input+0x90>
 800c704:	e000      	b.n	800c708 <udp_input+0x144>
        break;
 800c706:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800c708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d101      	bne.n	800c712 <udp_input+0x14e>
    pcb = uncon_pcb;
 800c70e:	69fb      	ldr	r3, [r7, #28]
 800c710:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800c712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c714:	2b00      	cmp	r3, #0
 800c716:	d002      	beq.n	800c71e <udp_input+0x15a>
    for_us = 1;
 800c718:	2301      	movs	r3, #1
 800c71a:	76fb      	strb	r3, [r7, #27]
 800c71c:	e00a      	b.n	800c734 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	3304      	adds	r3, #4
 800c722:	681a      	ldr	r2, [r3, #0]
 800c724:	4b2d      	ldr	r3, [pc, #180]	@ (800c7dc <udp_input+0x218>)
 800c726:	695b      	ldr	r3, [r3, #20]
 800c728:	429a      	cmp	r2, r3
 800c72a:	bf0c      	ite	eq
 800c72c:	2301      	moveq	r3, #1
 800c72e:	2300      	movne	r3, #0
 800c730:	b2db      	uxtb	r3, r3
 800c732:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800c734:	7efb      	ldrb	r3, [r7, #27]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d041      	beq.n	800c7be <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800c73a:	2108      	movs	r1, #8
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f7ff fa09 	bl	800bb54 <pbuf_remove_header>
 800c742:	4603      	mov	r3, r0
 800c744:	2b00      	cmp	r3, #0
 800c746:	d00a      	beq.n	800c75e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800c748:	4b20      	ldr	r3, [pc, #128]	@ (800c7cc <udp_input+0x208>)
 800c74a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800c74e:	4925      	ldr	r1, [pc, #148]	@ (800c7e4 <udp_input+0x220>)
 800c750:	4820      	ldr	r0, [pc, #128]	@ (800c7d4 <udp_input+0x210>)
 800c752:	f003 fa73 	bl	800fc3c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f7ff fa82 	bl	800bc60 <pbuf_free>
      goto end;
 800c75c:	e032      	b.n	800c7c4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 800c75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c760:	2b00      	cmp	r3, #0
 800c762:	d012      	beq.n	800c78a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800c764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c766:	699b      	ldr	r3, [r3, #24]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00a      	beq.n	800c782 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800c76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c76e:	699c      	ldr	r4, [r3, #24]
 800c770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c772:	69d8      	ldr	r0, [r3, #28]
 800c774:	8a3b      	ldrh	r3, [r7, #16]
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	4b1b      	ldr	r3, [pc, #108]	@ (800c7e8 <udp_input+0x224>)
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c77e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800c780:	e021      	b.n	800c7c6 <udp_input+0x202>
        pbuf_free(p);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f7ff fa6c 	bl	800bc60 <pbuf_free>
        goto end;
 800c788:	e01c      	b.n	800c7c4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800c78a:	7cfb      	ldrb	r3, [r7, #19]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d112      	bne.n	800c7b6 <udp_input+0x1f2>
 800c790:	4b12      	ldr	r3, [pc, #72]	@ (800c7dc <udp_input+0x218>)
 800c792:	695b      	ldr	r3, [r3, #20]
 800c794:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c798:	2be0      	cmp	r3, #224	@ 0xe0
 800c79a:	d00c      	beq.n	800c7b6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800c79c:	4b0f      	ldr	r3, [pc, #60]	@ (800c7dc <udp_input+0x218>)
 800c79e:	899b      	ldrh	r3, [r3, #12]
 800c7a0:	3308      	adds	r3, #8
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	b21b      	sxth	r3, r3
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f7ff fa46 	bl	800bc3a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800c7ae:	2103      	movs	r1, #3
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f001 fb93 	bl	800dedc <icmp_dest_unreach>
      pbuf_free(p);
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f7ff fa52 	bl	800bc60 <pbuf_free>
  return;
 800c7bc:	e003      	b.n	800c7c6 <udp_input+0x202>
    pbuf_free(p);
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f7ff fa4e 	bl	800bc60 <pbuf_free>
  return;
 800c7c4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800c7c6:	372c      	adds	r7, #44	@ 0x2c
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	bd90      	pop	{r4, r7, pc}
 800c7cc:	080120d8 	.word	0x080120d8
 800c7d0:	0801217c 	.word	0x0801217c
 800c7d4:	0801212c 	.word	0x0801212c
 800c7d8:	08012194 	.word	0x08012194
 800c7dc:	20009c9c 	.word	0x20009c9c
 800c7e0:	2000cec4 	.word	0x2000cec4
 800c7e4:	080121b0 	.word	0x080121b0
 800c7e8:	20009cac 	.word	0x20009cac

0800c7ec <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b082      	sub	sp, #8
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d109      	bne.n	800c810 <udp_send+0x24>
 800c7fc:	4b11      	ldr	r3, [pc, #68]	@ (800c844 <udp_send+0x58>)
 800c7fe:	f240 12d5 	movw	r2, #469	@ 0x1d5
 800c802:	4911      	ldr	r1, [pc, #68]	@ (800c848 <udp_send+0x5c>)
 800c804:	4811      	ldr	r0, [pc, #68]	@ (800c84c <udp_send+0x60>)
 800c806:	f003 fa19 	bl	800fc3c <iprintf>
 800c80a:	f06f 030f 	mvn.w	r3, #15
 800c80e:	e015      	b.n	800c83c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d109      	bne.n	800c82a <udp_send+0x3e>
 800c816:	4b0b      	ldr	r3, [pc, #44]	@ (800c844 <udp_send+0x58>)
 800c818:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 800c81c:	490c      	ldr	r1, [pc, #48]	@ (800c850 <udp_send+0x64>)
 800c81e:	480b      	ldr	r0, [pc, #44]	@ (800c84c <udp_send+0x60>)
 800c820:	f003 fa0c 	bl	800fc3c <iprintf>
 800c824:	f06f 030f 	mvn.w	r3, #15
 800c828:	e008      	b.n	800c83c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	1d1a      	adds	r2, r3, #4
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	8a9b      	ldrh	r3, [r3, #20]
 800c832:	6839      	ldr	r1, [r7, #0]
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f000 f80d 	bl	800c854 <udp_sendto>
 800c83a:	4603      	mov	r3, r0
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3708      	adds	r7, #8
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}
 800c844:	080120d8 	.word	0x080120d8
 800c848:	080121cc 	.word	0x080121cc
 800c84c:	0801212c 	.word	0x0801212c
 800c850:	080121e4 	.word	0x080121e4

0800c854 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b088      	sub	sp, #32
 800c858:	af02      	add	r7, sp, #8
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	607a      	str	r2, [r7, #4]
 800c860:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d109      	bne.n	800c87c <udp_sendto+0x28>
 800c868:	4b23      	ldr	r3, [pc, #140]	@ (800c8f8 <udp_sendto+0xa4>)
 800c86a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800c86e:	4923      	ldr	r1, [pc, #140]	@ (800c8fc <udp_sendto+0xa8>)
 800c870:	4823      	ldr	r0, [pc, #140]	@ (800c900 <udp_sendto+0xac>)
 800c872:	f003 f9e3 	bl	800fc3c <iprintf>
 800c876:	f06f 030f 	mvn.w	r3, #15
 800c87a:	e038      	b.n	800c8ee <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d109      	bne.n	800c896 <udp_sendto+0x42>
 800c882:	4b1d      	ldr	r3, [pc, #116]	@ (800c8f8 <udp_sendto+0xa4>)
 800c884:	f240 2219 	movw	r2, #537	@ 0x219
 800c888:	491e      	ldr	r1, [pc, #120]	@ (800c904 <udp_sendto+0xb0>)
 800c88a:	481d      	ldr	r0, [pc, #116]	@ (800c900 <udp_sendto+0xac>)
 800c88c:	f003 f9d6 	bl	800fc3c <iprintf>
 800c890:	f06f 030f 	mvn.w	r3, #15
 800c894:	e02b      	b.n	800c8ee <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d109      	bne.n	800c8b0 <udp_sendto+0x5c>
 800c89c:	4b16      	ldr	r3, [pc, #88]	@ (800c8f8 <udp_sendto+0xa4>)
 800c89e:	f240 221a 	movw	r2, #538	@ 0x21a
 800c8a2:	4919      	ldr	r1, [pc, #100]	@ (800c908 <udp_sendto+0xb4>)
 800c8a4:	4816      	ldr	r0, [pc, #88]	@ (800c900 <udp_sendto+0xac>)
 800c8a6:	f003 f9c9 	bl	800fc3c <iprintf>
 800c8aa:	f06f 030f 	mvn.w	r3, #15
 800c8ae:	e01e      	b.n	800c8ee <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	7a1b      	ldrb	r3, [r3, #8]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d006      	beq.n	800c8c6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	7a1b      	ldrb	r3, [r3, #8]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f7fe fe9d 	bl	800b5fc <netif_get_by_index>
 800c8c2:	6178      	str	r0, [r7, #20]
 800c8c4:	e003      	b.n	800c8ce <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f001 fb92 	bl	800dff0 <ip4_route>
 800c8cc:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d102      	bne.n	800c8da <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800c8d4:	f06f 0303 	mvn.w	r3, #3
 800c8d8:	e009      	b.n	800c8ee <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800c8da:	887a      	ldrh	r2, [r7, #2]
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	9300      	str	r3, [sp, #0]
 800c8e0:	4613      	mov	r3, r2
 800c8e2:	687a      	ldr	r2, [r7, #4]
 800c8e4:	68b9      	ldr	r1, [r7, #8]
 800c8e6:	68f8      	ldr	r0, [r7, #12]
 800c8e8:	f000 f810 	bl	800c90c <udp_sendto_if>
 800c8ec:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	3718      	adds	r7, #24
 800c8f2:	46bd      	mov	sp, r7
 800c8f4:	bd80      	pop	{r7, pc}
 800c8f6:	bf00      	nop
 800c8f8:	080120d8 	.word	0x080120d8
 800c8fc:	080121fc 	.word	0x080121fc
 800c900:	0801212c 	.word	0x0801212c
 800c904:	08012214 	.word	0x08012214
 800c908:	08012230 	.word	0x08012230

0800c90c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b088      	sub	sp, #32
 800c910:	af02      	add	r7, sp, #8
 800c912:	60f8      	str	r0, [r7, #12]
 800c914:	60b9      	str	r1, [r7, #8]
 800c916:	607a      	str	r2, [r7, #4]
 800c918:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d109      	bne.n	800c934 <udp_sendto_if+0x28>
 800c920:	4b2e      	ldr	r3, [pc, #184]	@ (800c9dc <udp_sendto_if+0xd0>)
 800c922:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800c926:	492e      	ldr	r1, [pc, #184]	@ (800c9e0 <udp_sendto_if+0xd4>)
 800c928:	482e      	ldr	r0, [pc, #184]	@ (800c9e4 <udp_sendto_if+0xd8>)
 800c92a:	f003 f987 	bl	800fc3c <iprintf>
 800c92e:	f06f 030f 	mvn.w	r3, #15
 800c932:	e04f      	b.n	800c9d4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 800c934:	68bb      	ldr	r3, [r7, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d109      	bne.n	800c94e <udp_sendto_if+0x42>
 800c93a:	4b28      	ldr	r3, [pc, #160]	@ (800c9dc <udp_sendto_if+0xd0>)
 800c93c:	f240 2281 	movw	r2, #641	@ 0x281
 800c940:	4929      	ldr	r1, [pc, #164]	@ (800c9e8 <udp_sendto_if+0xdc>)
 800c942:	4828      	ldr	r0, [pc, #160]	@ (800c9e4 <udp_sendto_if+0xd8>)
 800c944:	f003 f97a 	bl	800fc3c <iprintf>
 800c948:	f06f 030f 	mvn.w	r3, #15
 800c94c:	e042      	b.n	800c9d4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d109      	bne.n	800c968 <udp_sendto_if+0x5c>
 800c954:	4b21      	ldr	r3, [pc, #132]	@ (800c9dc <udp_sendto_if+0xd0>)
 800c956:	f240 2282 	movw	r2, #642	@ 0x282
 800c95a:	4924      	ldr	r1, [pc, #144]	@ (800c9ec <udp_sendto_if+0xe0>)
 800c95c:	4821      	ldr	r0, [pc, #132]	@ (800c9e4 <udp_sendto_if+0xd8>)
 800c95e:	f003 f96d 	bl	800fc3c <iprintf>
 800c962:	f06f 030f 	mvn.w	r3, #15
 800c966:	e035      	b.n	800c9d4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 800c968:	6a3b      	ldr	r3, [r7, #32]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d109      	bne.n	800c982 <udp_sendto_if+0x76>
 800c96e:	4b1b      	ldr	r3, [pc, #108]	@ (800c9dc <udp_sendto_if+0xd0>)
 800c970:	f240 2283 	movw	r2, #643	@ 0x283
 800c974:	491e      	ldr	r1, [pc, #120]	@ (800c9f0 <udp_sendto_if+0xe4>)
 800c976:	481b      	ldr	r0, [pc, #108]	@ (800c9e4 <udp_sendto_if+0xd8>)
 800c978:	f003 f960 	bl	800fc3c <iprintf>
 800c97c:	f06f 030f 	mvn.w	r3, #15
 800c980:	e028      	b.n	800c9d4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d009      	beq.n	800c99c <udp_sendto_if+0x90>
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d005      	beq.n	800c99c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800c998:	2be0      	cmp	r3, #224	@ 0xe0
 800c99a:	d103      	bne.n	800c9a4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 800c99c:	6a3b      	ldr	r3, [r7, #32]
 800c99e:	3304      	adds	r3, #4
 800c9a0:	617b      	str	r3, [r7, #20]
 800c9a2:	e00b      	b.n	800c9bc <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	6a3b      	ldr	r3, [r7, #32]
 800c9aa:	3304      	adds	r3, #4
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	429a      	cmp	r2, r3
 800c9b0:	d002      	beq.n	800c9b8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 800c9b2:	f06f 0303 	mvn.w	r3, #3
 800c9b6:	e00d      	b.n	800c9d4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800c9bc:	887a      	ldrh	r2, [r7, #2]
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	9301      	str	r3, [sp, #4]
 800c9c2:	6a3b      	ldr	r3, [r7, #32]
 800c9c4:	9300      	str	r3, [sp, #0]
 800c9c6:	4613      	mov	r3, r2
 800c9c8:	687a      	ldr	r2, [r7, #4]
 800c9ca:	68b9      	ldr	r1, [r7, #8]
 800c9cc:	68f8      	ldr	r0, [r7, #12]
 800c9ce:	f000 f811 	bl	800c9f4 <udp_sendto_if_src>
 800c9d2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3718      	adds	r7, #24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}
 800c9dc:	080120d8 	.word	0x080120d8
 800c9e0:	0801224c 	.word	0x0801224c
 800c9e4:	0801212c 	.word	0x0801212c
 800c9e8:	08012268 	.word	0x08012268
 800c9ec:	08012284 	.word	0x08012284
 800c9f0:	080122a4 	.word	0x080122a4

0800c9f4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b08c      	sub	sp, #48	@ 0x30
 800c9f8:	af04      	add	r7, sp, #16
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	607a      	str	r2, [r7, #4]
 800ca00:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d109      	bne.n	800ca1c <udp_sendto_if_src+0x28>
 800ca08:	4b65      	ldr	r3, [pc, #404]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800ca0a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800ca0e:	4965      	ldr	r1, [pc, #404]	@ (800cba4 <udp_sendto_if_src+0x1b0>)
 800ca10:	4865      	ldr	r0, [pc, #404]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800ca12:	f003 f913 	bl	800fc3c <iprintf>
 800ca16:	f06f 030f 	mvn.w	r3, #15
 800ca1a:	e0bc      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d109      	bne.n	800ca36 <udp_sendto_if_src+0x42>
 800ca22:	4b5f      	ldr	r3, [pc, #380]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800ca24:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800ca28:	4960      	ldr	r1, [pc, #384]	@ (800cbac <udp_sendto_if_src+0x1b8>)
 800ca2a:	485f      	ldr	r0, [pc, #380]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800ca2c:	f003 f906 	bl	800fc3c <iprintf>
 800ca30:	f06f 030f 	mvn.w	r3, #15
 800ca34:	e0af      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d109      	bne.n	800ca50 <udp_sendto_if_src+0x5c>
 800ca3c:	4b58      	ldr	r3, [pc, #352]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800ca3e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 800ca42:	495b      	ldr	r1, [pc, #364]	@ (800cbb0 <udp_sendto_if_src+0x1bc>)
 800ca44:	4858      	ldr	r0, [pc, #352]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800ca46:	f003 f8f9 	bl	800fc3c <iprintf>
 800ca4a:	f06f 030f 	mvn.w	r3, #15
 800ca4e:	e0a2      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 800ca50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d109      	bne.n	800ca6a <udp_sendto_if_src+0x76>
 800ca56:	4b52      	ldr	r3, [pc, #328]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800ca58:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 800ca5c:	4955      	ldr	r1, [pc, #340]	@ (800cbb4 <udp_sendto_if_src+0x1c0>)
 800ca5e:	4852      	ldr	r0, [pc, #328]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800ca60:	f003 f8ec 	bl	800fc3c <iprintf>
 800ca64:	f06f 030f 	mvn.w	r3, #15
 800ca68:	e095      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 800ca6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d109      	bne.n	800ca84 <udp_sendto_if_src+0x90>
 800ca70:	4b4b      	ldr	r3, [pc, #300]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800ca72:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800ca76:	4950      	ldr	r1, [pc, #320]	@ (800cbb8 <udp_sendto_if_src+0x1c4>)
 800ca78:	484b      	ldr	r0, [pc, #300]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800ca7a:	f003 f8df 	bl	800fc3c <iprintf>
 800ca7e:	f06f 030f 	mvn.w	r3, #15
 800ca82:	e088      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	8a5b      	ldrh	r3, [r3, #18]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d10f      	bne.n	800caac <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800ca8c:	68f9      	ldr	r1, [r7, #12]
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	8a5b      	ldrh	r3, [r3, #18]
 800ca92:	461a      	mov	r2, r3
 800ca94:	68f8      	ldr	r0, [r7, #12]
 800ca96:	f000 f893 	bl	800cbc0 <udp_bind>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800ca9e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d002      	beq.n	800caac <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800caa6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800caaa:	e074      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	891b      	ldrh	r3, [r3, #8]
 800cab0:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d902      	bls.n	800cabe <udp_sendto_if_src+0xca>
    return ERR_MEM;
 800cab8:	f04f 33ff 	mov.w	r3, #4294967295
 800cabc:	e06b      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 800cabe:	2108      	movs	r1, #8
 800cac0:	68b8      	ldr	r0, [r7, #8]
 800cac2:	f7ff f837 	bl	800bb34 <pbuf_add_header>
 800cac6:	4603      	mov	r3, r0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d015      	beq.n	800caf8 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800cacc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800cad0:	2108      	movs	r1, #8
 800cad2:	2022      	movs	r0, #34	@ 0x22
 800cad4:	f7fe fde2 	bl	800b69c <pbuf_alloc>
 800cad8:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800cada:	69fb      	ldr	r3, [r7, #28]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d102      	bne.n	800cae6 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800cae0:	f04f 33ff 	mov.w	r3, #4294967295
 800cae4:	e057      	b.n	800cb96 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	891b      	ldrh	r3, [r3, #8]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d006      	beq.n	800cafc <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800caee:	68b9      	ldr	r1, [r7, #8]
 800caf0:	69f8      	ldr	r0, [r7, #28]
 800caf2:	f7ff f9d9 	bl	800bea8 <pbuf_chain>
 800caf6:	e001      	b.n	800cafc <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	895b      	ldrh	r3, [r3, #10]
 800cb00:	2b07      	cmp	r3, #7
 800cb02:	d806      	bhi.n	800cb12 <udp_sendto_if_src+0x11e>
 800cb04:	4b26      	ldr	r3, [pc, #152]	@ (800cba0 <udp_sendto_if_src+0x1ac>)
 800cb06:	f240 320d 	movw	r2, #781	@ 0x30d
 800cb0a:	492c      	ldr	r1, [pc, #176]	@ (800cbbc <udp_sendto_if_src+0x1c8>)
 800cb0c:	4826      	ldr	r0, [pc, #152]	@ (800cba8 <udp_sendto_if_src+0x1b4>)
 800cb0e:	f003 f895 	bl	800fc3c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800cb12:	69fb      	ldr	r3, [r7, #28]
 800cb14:	685b      	ldr	r3, [r3, #4]
 800cb16:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	8a5b      	ldrh	r3, [r3, #18]
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f7fd fd0f 	bl	800a540 <lwip_htons>
 800cb22:	4603      	mov	r3, r0
 800cb24:	461a      	mov	r2, r3
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800cb2a:	887b      	ldrh	r3, [r7, #2]
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f7fd fd07 	bl	800a540 <lwip_htons>
 800cb32:	4603      	mov	r3, r0
 800cb34:	461a      	mov	r2, r3
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	719a      	strb	r2, [r3, #6]
 800cb40:	2200      	movs	r2, #0
 800cb42:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	891b      	ldrh	r3, [r3, #8]
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fd fcf9 	bl	800a540 <lwip_htons>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	461a      	mov	r2, r3
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800cb56:	2311      	movs	r3, #17
 800cb58:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	7adb      	ldrb	r3, [r3, #11]
 800cb5e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	7a9b      	ldrb	r3, [r3, #10]
 800cb64:	7cb9      	ldrb	r1, [r7, #18]
 800cb66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb68:	9202      	str	r2, [sp, #8]
 800cb6a:	7cfa      	ldrb	r2, [r7, #19]
 800cb6c:	9201      	str	r2, [sp, #4]
 800cb6e:	9300      	str	r3, [sp, #0]
 800cb70:	460b      	mov	r3, r1
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb76:	69f8      	ldr	r0, [r7, #28]
 800cb78:	f001 fc18 	bl	800e3ac <ip4_output_if_src>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800cb80:	69fa      	ldr	r2, [r7, #28]
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d004      	beq.n	800cb92 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 800cb88:	69f8      	ldr	r0, [r7, #28]
 800cb8a:	f7ff f869 	bl	800bc60 <pbuf_free>
    q = NULL;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800cb92:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3720      	adds	r7, #32
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	080120d8 	.word	0x080120d8
 800cba4:	080122c4 	.word	0x080122c4
 800cba8:	0801212c 	.word	0x0801212c
 800cbac:	080122e4 	.word	0x080122e4
 800cbb0:	08012304 	.word	0x08012304
 800cbb4:	08012328 	.word	0x08012328
 800cbb8:	0801234c 	.word	0x0801234c
 800cbbc:	08012370 	.word	0x08012370

0800cbc0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b086      	sub	sp, #24
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	4613      	mov	r3, r2
 800cbcc:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d101      	bne.n	800cbd8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800cbd4:	4b39      	ldr	r3, [pc, #228]	@ (800ccbc <udp_bind+0xfc>)
 800cbd6:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d109      	bne.n	800cbf2 <udp_bind+0x32>
 800cbde:	4b38      	ldr	r3, [pc, #224]	@ (800ccc0 <udp_bind+0x100>)
 800cbe0:	f240 32b7 	movw	r2, #951	@ 0x3b7
 800cbe4:	4937      	ldr	r1, [pc, #220]	@ (800ccc4 <udp_bind+0x104>)
 800cbe6:	4838      	ldr	r0, [pc, #224]	@ (800ccc8 <udp_bind+0x108>)
 800cbe8:	f003 f828 	bl	800fc3c <iprintf>
 800cbec:	f06f 030f 	mvn.w	r3, #15
 800cbf0:	e060      	b.n	800ccb4 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cbf6:	4b35      	ldr	r3, [pc, #212]	@ (800cccc <udp_bind+0x10c>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	617b      	str	r3, [r7, #20]
 800cbfc:	e009      	b.n	800cc12 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800cbfe:	68fa      	ldr	r2, [r7, #12]
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	429a      	cmp	r2, r3
 800cc04:	d102      	bne.n	800cc0c <udp_bind+0x4c>
      rebind = 1;
 800cc06:	2301      	movs	r3, #1
 800cc08:	74fb      	strb	r3, [r7, #19]
      break;
 800cc0a:	e005      	b.n	800cc18 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	68db      	ldr	r3, [r3, #12]
 800cc10:	617b      	str	r3, [r7, #20]
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d1f2      	bne.n	800cbfe <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 800cc18:	88fb      	ldrh	r3, [r7, #6]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d109      	bne.n	800cc32 <udp_bind+0x72>
    port = udp_new_port();
 800cc1e:	f7ff fc35 	bl	800c48c <udp_new_port>
 800cc22:	4603      	mov	r3, r0
 800cc24:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800cc26:	88fb      	ldrh	r3, [r7, #6]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d12c      	bne.n	800cc86 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800cc2c:	f06f 0307 	mvn.w	r3, #7
 800cc30:	e040      	b.n	800ccb4 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cc32:	4b26      	ldr	r3, [pc, #152]	@ (800cccc <udp_bind+0x10c>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	617b      	str	r3, [r7, #20]
 800cc38:	e022      	b.n	800cc80 <udp_bind+0xc0>
      if (pcb != ipcb) {
 800cc3a:	68fa      	ldr	r2, [r7, #12]
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d01b      	beq.n	800cc7a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	8a5b      	ldrh	r3, [r3, #18]
 800cc46:	88fa      	ldrh	r2, [r7, #6]
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d116      	bne.n	800cc7a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800cc54:	429a      	cmp	r2, r3
 800cc56:	d00d      	beq.n	800cc74 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d00a      	beq.n	800cc74 <udp_bind+0xb4>
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d006      	beq.n	800cc74 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800cc66:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d003      	beq.n	800cc74 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d102      	bne.n	800cc7a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800cc74:	f06f 0307 	mvn.w	r3, #7
 800cc78:	e01c      	b.n	800ccb4 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	68db      	ldr	r3, [r3, #12]
 800cc7e:	617b      	str	r3, [r7, #20]
 800cc80:	697b      	ldr	r3, [r7, #20]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d1d9      	bne.n	800cc3a <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d002      	beq.n	800cc92 <udp_bind+0xd2>
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	e000      	b.n	800cc94 <udp_bind+0xd4>
 800cc92:	2300      	movs	r3, #0
 800cc94:	68fa      	ldr	r2, [r7, #12]
 800cc96:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	88fa      	ldrh	r2, [r7, #6]
 800cc9c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800cc9e:	7cfb      	ldrb	r3, [r7, #19]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d106      	bne.n	800ccb2 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800cca4:	4b09      	ldr	r3, [pc, #36]	@ (800cccc <udp_bind+0x10c>)
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800ccac:	4a07      	ldr	r2, [pc, #28]	@ (800cccc <udp_bind+0x10c>)
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800ccb2:	2300      	movs	r3, #0
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3718      	adds	r7, #24
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}
 800ccbc:	08012c88 	.word	0x08012c88
 800ccc0:	080120d8 	.word	0x080120d8
 800ccc4:	080123a0 	.word	0x080123a0
 800ccc8:	0801212c 	.word	0x0801212c
 800cccc:	2000cec4 	.word	0x2000cec4

0800ccd0 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d107      	bne.n	800ccf2 <udp_recv+0x22>
 800cce2:	4b08      	ldr	r3, [pc, #32]	@ (800cd04 <udp_recv+0x34>)
 800cce4:	f240 428a 	movw	r2, #1162	@ 0x48a
 800cce8:	4907      	ldr	r1, [pc, #28]	@ (800cd08 <udp_recv+0x38>)
 800ccea:	4808      	ldr	r0, [pc, #32]	@ (800cd0c <udp_recv+0x3c>)
 800ccec:	f002 ffa6 	bl	800fc3c <iprintf>
 800ccf0:	e005      	b.n	800ccfe <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	68ba      	ldr	r2, [r7, #8]
 800ccf6:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	61da      	str	r2, [r3, #28]
}
 800ccfe:	3710      	adds	r7, #16
 800cd00:	46bd      	mov	sp, r7
 800cd02:	bd80      	pop	{r7, pc}
 800cd04:	080120d8 	.word	0x080120d8
 800cd08:	0801240c 	.word	0x0801240c
 800cd0c:	0801212c 	.word	0x0801212c

0800cd10 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b084      	sub	sp, #16
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d107      	bne.n	800cd2e <udp_remove+0x1e>
 800cd1e:	4b19      	ldr	r3, [pc, #100]	@ (800cd84 <udp_remove+0x74>)
 800cd20:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 800cd24:	4918      	ldr	r1, [pc, #96]	@ (800cd88 <udp_remove+0x78>)
 800cd26:	4819      	ldr	r0, [pc, #100]	@ (800cd8c <udp_remove+0x7c>)
 800cd28:	f002 ff88 	bl	800fc3c <iprintf>
 800cd2c:	e026      	b.n	800cd7c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800cd2e:	4b18      	ldr	r3, [pc, #96]	@ (800cd90 <udp_remove+0x80>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	687a      	ldr	r2, [r7, #4]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d105      	bne.n	800cd44 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800cd38:	4b15      	ldr	r3, [pc, #84]	@ (800cd90 <udp_remove+0x80>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68db      	ldr	r3, [r3, #12]
 800cd3e:	4a14      	ldr	r2, [pc, #80]	@ (800cd90 <udp_remove+0x80>)
 800cd40:	6013      	str	r3, [r2, #0]
 800cd42:	e017      	b.n	800cd74 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800cd44:	4b12      	ldr	r3, [pc, #72]	@ (800cd90 <udp_remove+0x80>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	60fb      	str	r3, [r7, #12]
 800cd4a:	e010      	b.n	800cd6e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d009      	beq.n	800cd68 <udp_remove+0x58>
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	687a      	ldr	r2, [r7, #4]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d104      	bne.n	800cd68 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	68da      	ldr	r2, [r3, #12]
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	60da      	str	r2, [r3, #12]
        break;
 800cd66:	e005      	b.n	800cd74 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	68db      	ldr	r3, [r3, #12]
 800cd6c:	60fb      	str	r3, [r7, #12]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d1eb      	bne.n	800cd4c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800cd74:	6879      	ldr	r1, [r7, #4]
 800cd76:	2000      	movs	r0, #0
 800cd78:	f7fe f92e 	bl	800afd8 <memp_free>
}
 800cd7c:	3710      	adds	r7, #16
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	080120d8 	.word	0x080120d8
 800cd88:	08012424 	.word	0x08012424
 800cd8c:	0801212c 	.word	0x0801212c
 800cd90:	2000cec4 	.word	0x2000cec4

0800cd94 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b082      	sub	sp, #8
 800cd98:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800cd9a:	2000      	movs	r0, #0
 800cd9c:	f7fe f8a6 	bl	800aeec <memp_malloc>
 800cda0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d007      	beq.n	800cdb8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800cda8:	2220      	movs	r2, #32
 800cdaa:	2100      	movs	r1, #0
 800cdac:	6878      	ldr	r0, [r7, #4]
 800cdae:	f002 ffaa 	bl	800fd06 <memset>
    pcb->ttl = UDP_TTL;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	22ff      	movs	r2, #255	@ 0xff
 800cdb6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800cdb8:	687b      	ldr	r3, [r7, #4]
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3708      	adds	r7, #8
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}

0800cdc2 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 800cdc2:	b580      	push	{r7, lr}
 800cdc4:	b084      	sub	sp, #16
 800cdc6:	af00      	add	r7, sp, #0
 800cdc8:	4603      	mov	r3, r0
 800cdca:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 800cdcc:	f7ff ffe2 	bl	800cd94 <udp_new>
 800cdd0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	3710      	adds	r7, #16
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b085      	sub	sp, #20
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d01e      	beq.n	800ce2a <udp_netif_ip_addr_changed+0x4e>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d01a      	beq.n	800ce2a <udp_netif_ip_addr_changed+0x4e>
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d017      	beq.n	800ce2a <udp_netif_ip_addr_changed+0x4e>
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d013      	beq.n	800ce2a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800ce02:	4b0d      	ldr	r3, [pc, #52]	@ (800ce38 <udp_netif_ip_addr_changed+0x5c>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	60fb      	str	r3, [r7, #12]
 800ce08:	e00c      	b.n	800ce24 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	681a      	ldr	r2, [r3, #0]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d103      	bne.n	800ce1e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	68db      	ldr	r3, [r3, #12]
 800ce22:	60fb      	str	r3, [r7, #12]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d1ef      	bne.n	800ce0a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800ce2a:	bf00      	nop
 800ce2c:	3714      	adds	r7, #20
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	2000cec4 	.word	0x2000cec4

0800ce3c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b082      	sub	sp, #8
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800ce44:	4915      	ldr	r1, [pc, #84]	@ (800ce9c <etharp_free_entry+0x60>)
 800ce46:	687a      	ldr	r2, [r7, #4]
 800ce48:	4613      	mov	r3, r2
 800ce4a:	005b      	lsls	r3, r3, #1
 800ce4c:	4413      	add	r3, r2
 800ce4e:	00db      	lsls	r3, r3, #3
 800ce50:	440b      	add	r3, r1
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d013      	beq.n	800ce80 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800ce58:	4910      	ldr	r1, [pc, #64]	@ (800ce9c <etharp_free_entry+0x60>)
 800ce5a:	687a      	ldr	r2, [r7, #4]
 800ce5c:	4613      	mov	r3, r2
 800ce5e:	005b      	lsls	r3, r3, #1
 800ce60:	4413      	add	r3, r2
 800ce62:	00db      	lsls	r3, r3, #3
 800ce64:	440b      	add	r3, r1
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7fe fef9 	bl	800bc60 <pbuf_free>
    arp_table[i].q = NULL;
 800ce6e:	490b      	ldr	r1, [pc, #44]	@ (800ce9c <etharp_free_entry+0x60>)
 800ce70:	687a      	ldr	r2, [r7, #4]
 800ce72:	4613      	mov	r3, r2
 800ce74:	005b      	lsls	r3, r3, #1
 800ce76:	4413      	add	r3, r2
 800ce78:	00db      	lsls	r3, r3, #3
 800ce7a:	440b      	add	r3, r1
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800ce80:	4906      	ldr	r1, [pc, #24]	@ (800ce9c <etharp_free_entry+0x60>)
 800ce82:	687a      	ldr	r2, [r7, #4]
 800ce84:	4613      	mov	r3, r2
 800ce86:	005b      	lsls	r3, r3, #1
 800ce88:	4413      	add	r3, r2
 800ce8a:	00db      	lsls	r3, r3, #3
 800ce8c:	440b      	add	r3, r1
 800ce8e:	3314      	adds	r3, #20
 800ce90:	2200      	movs	r2, #0
 800ce92:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800ce94:	bf00      	nop
 800ce96:	3708      	adds	r7, #8
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	bd80      	pop	{r7, pc}
 800ce9c:	2000cec8 	.word	0x2000cec8

0800cea0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b082      	sub	sp, #8
 800cea4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cea6:	2300      	movs	r3, #0
 800cea8:	607b      	str	r3, [r7, #4]
 800ceaa:	e096      	b.n	800cfda <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800ceac:	494f      	ldr	r1, [pc, #316]	@ (800cfec <etharp_tmr+0x14c>)
 800ceae:	687a      	ldr	r2, [r7, #4]
 800ceb0:	4613      	mov	r3, r2
 800ceb2:	005b      	lsls	r3, r3, #1
 800ceb4:	4413      	add	r3, r2
 800ceb6:	00db      	lsls	r3, r3, #3
 800ceb8:	440b      	add	r3, r1
 800ceba:	3314      	adds	r3, #20
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800cec0:	78fb      	ldrb	r3, [r7, #3]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	f000 8086 	beq.w	800cfd4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800cec8:	4948      	ldr	r1, [pc, #288]	@ (800cfec <etharp_tmr+0x14c>)
 800ceca:	687a      	ldr	r2, [r7, #4]
 800cecc:	4613      	mov	r3, r2
 800cece:	005b      	lsls	r3, r3, #1
 800ced0:	4413      	add	r3, r2
 800ced2:	00db      	lsls	r3, r3, #3
 800ced4:	440b      	add	r3, r1
 800ced6:	3312      	adds	r3, #18
 800ced8:	881b      	ldrh	r3, [r3, #0]
 800ceda:	3301      	adds	r3, #1
 800cedc:	b298      	uxth	r0, r3
 800cede:	4943      	ldr	r1, [pc, #268]	@ (800cfec <etharp_tmr+0x14c>)
 800cee0:	687a      	ldr	r2, [r7, #4]
 800cee2:	4613      	mov	r3, r2
 800cee4:	005b      	lsls	r3, r3, #1
 800cee6:	4413      	add	r3, r2
 800cee8:	00db      	lsls	r3, r3, #3
 800ceea:	440b      	add	r3, r1
 800ceec:	3312      	adds	r3, #18
 800ceee:	4602      	mov	r2, r0
 800cef0:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cef2:	493e      	ldr	r1, [pc, #248]	@ (800cfec <etharp_tmr+0x14c>)
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	4613      	mov	r3, r2
 800cef8:	005b      	lsls	r3, r3, #1
 800cefa:	4413      	add	r3, r2
 800cefc:	00db      	lsls	r3, r3, #3
 800cefe:	440b      	add	r3, r1
 800cf00:	3312      	adds	r3, #18
 800cf02:	881b      	ldrh	r3, [r3, #0]
 800cf04:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800cf08:	d215      	bcs.n	800cf36 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800cf0a:	4938      	ldr	r1, [pc, #224]	@ (800cfec <etharp_tmr+0x14c>)
 800cf0c:	687a      	ldr	r2, [r7, #4]
 800cf0e:	4613      	mov	r3, r2
 800cf10:	005b      	lsls	r3, r3, #1
 800cf12:	4413      	add	r3, r2
 800cf14:	00db      	lsls	r3, r3, #3
 800cf16:	440b      	add	r3, r1
 800cf18:	3314      	adds	r3, #20
 800cf1a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800cf1c:	2b01      	cmp	r3, #1
 800cf1e:	d10e      	bne.n	800cf3e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800cf20:	4932      	ldr	r1, [pc, #200]	@ (800cfec <etharp_tmr+0x14c>)
 800cf22:	687a      	ldr	r2, [r7, #4]
 800cf24:	4613      	mov	r3, r2
 800cf26:	005b      	lsls	r3, r3, #1
 800cf28:	4413      	add	r3, r2
 800cf2a:	00db      	lsls	r3, r3, #3
 800cf2c:	440b      	add	r3, r1
 800cf2e:	3312      	adds	r3, #18
 800cf30:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800cf32:	2b04      	cmp	r3, #4
 800cf34:	d903      	bls.n	800cf3e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f7ff ff80 	bl	800ce3c <etharp_free_entry>
 800cf3c:	e04a      	b.n	800cfd4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800cf3e:	492b      	ldr	r1, [pc, #172]	@ (800cfec <etharp_tmr+0x14c>)
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	4613      	mov	r3, r2
 800cf44:	005b      	lsls	r3, r3, #1
 800cf46:	4413      	add	r3, r2
 800cf48:	00db      	lsls	r3, r3, #3
 800cf4a:	440b      	add	r3, r1
 800cf4c:	3314      	adds	r3, #20
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	2b03      	cmp	r3, #3
 800cf52:	d10a      	bne.n	800cf6a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800cf54:	4925      	ldr	r1, [pc, #148]	@ (800cfec <etharp_tmr+0x14c>)
 800cf56:	687a      	ldr	r2, [r7, #4]
 800cf58:	4613      	mov	r3, r2
 800cf5a:	005b      	lsls	r3, r3, #1
 800cf5c:	4413      	add	r3, r2
 800cf5e:	00db      	lsls	r3, r3, #3
 800cf60:	440b      	add	r3, r1
 800cf62:	3314      	adds	r3, #20
 800cf64:	2204      	movs	r2, #4
 800cf66:	701a      	strb	r2, [r3, #0]
 800cf68:	e034      	b.n	800cfd4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800cf6a:	4920      	ldr	r1, [pc, #128]	@ (800cfec <etharp_tmr+0x14c>)
 800cf6c:	687a      	ldr	r2, [r7, #4]
 800cf6e:	4613      	mov	r3, r2
 800cf70:	005b      	lsls	r3, r3, #1
 800cf72:	4413      	add	r3, r2
 800cf74:	00db      	lsls	r3, r3, #3
 800cf76:	440b      	add	r3, r1
 800cf78:	3314      	adds	r3, #20
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	2b04      	cmp	r3, #4
 800cf7e:	d10a      	bne.n	800cf96 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800cf80:	491a      	ldr	r1, [pc, #104]	@ (800cfec <etharp_tmr+0x14c>)
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	4613      	mov	r3, r2
 800cf86:	005b      	lsls	r3, r3, #1
 800cf88:	4413      	add	r3, r2
 800cf8a:	00db      	lsls	r3, r3, #3
 800cf8c:	440b      	add	r3, r1
 800cf8e:	3314      	adds	r3, #20
 800cf90:	2202      	movs	r2, #2
 800cf92:	701a      	strb	r2, [r3, #0]
 800cf94:	e01e      	b.n	800cfd4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800cf96:	4915      	ldr	r1, [pc, #84]	@ (800cfec <etharp_tmr+0x14c>)
 800cf98:	687a      	ldr	r2, [r7, #4]
 800cf9a:	4613      	mov	r3, r2
 800cf9c:	005b      	lsls	r3, r3, #1
 800cf9e:	4413      	add	r3, r2
 800cfa0:	00db      	lsls	r3, r3, #3
 800cfa2:	440b      	add	r3, r1
 800cfa4:	3314      	adds	r3, #20
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	d113      	bne.n	800cfd4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800cfac:	490f      	ldr	r1, [pc, #60]	@ (800cfec <etharp_tmr+0x14c>)
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	4613      	mov	r3, r2
 800cfb2:	005b      	lsls	r3, r3, #1
 800cfb4:	4413      	add	r3, r2
 800cfb6:	00db      	lsls	r3, r3, #3
 800cfb8:	440b      	add	r3, r1
 800cfba:	3308      	adds	r3, #8
 800cfbc:	6818      	ldr	r0, [r3, #0]
 800cfbe:	687a      	ldr	r2, [r7, #4]
 800cfc0:	4613      	mov	r3, r2
 800cfc2:	005b      	lsls	r3, r3, #1
 800cfc4:	4413      	add	r3, r2
 800cfc6:	00db      	lsls	r3, r3, #3
 800cfc8:	4a08      	ldr	r2, [pc, #32]	@ (800cfec <etharp_tmr+0x14c>)
 800cfca:	4413      	add	r3, r2
 800cfcc:	3304      	adds	r3, #4
 800cfce:	4619      	mov	r1, r3
 800cfd0:	f000 fe6e 	bl	800dcb0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	607b      	str	r3, [r7, #4]
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2b09      	cmp	r3, #9
 800cfde:	f77f af65 	ble.w	800ceac <etharp_tmr+0xc>
      }
    }
  }
}
 800cfe2:	bf00      	nop
 800cfe4:	bf00      	nop
 800cfe6:	3708      	adds	r7, #8
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	2000cec8 	.word	0x2000cec8

0800cff0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b08a      	sub	sp, #40	@ 0x28
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	60f8      	str	r0, [r7, #12]
 800cff8:	460b      	mov	r3, r1
 800cffa:	607a      	str	r2, [r7, #4]
 800cffc:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800cffe:	230a      	movs	r3, #10
 800d000:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d002:	230a      	movs	r3, #10
 800d004:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800d006:	230a      	movs	r3, #10
 800d008:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 800d00a:	2300      	movs	r3, #0
 800d00c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800d00e:	230a      	movs	r3, #10
 800d010:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d012:	2300      	movs	r3, #0
 800d014:	83bb      	strh	r3, [r7, #28]
 800d016:	2300      	movs	r3, #0
 800d018:	837b      	strh	r3, [r7, #26]
 800d01a:	2300      	movs	r3, #0
 800d01c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d01e:	2300      	movs	r3, #0
 800d020:	843b      	strh	r3, [r7, #32]
 800d022:	e0ae      	b.n	800d182 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800d024:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d028:	49a6      	ldr	r1, [pc, #664]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d02a:	4613      	mov	r3, r2
 800d02c:	005b      	lsls	r3, r3, #1
 800d02e:	4413      	add	r3, r2
 800d030:	00db      	lsls	r3, r3, #3
 800d032:	440b      	add	r3, r1
 800d034:	3314      	adds	r3, #20
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d03a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d03e:	2b0a      	cmp	r3, #10
 800d040:	d105      	bne.n	800d04e <etharp_find_entry+0x5e>
 800d042:	7dfb      	ldrb	r3, [r7, #23]
 800d044:	2b00      	cmp	r3, #0
 800d046:	d102      	bne.n	800d04e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800d048:	8c3b      	ldrh	r3, [r7, #32]
 800d04a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d04c:	e095      	b.n	800d17a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d04e:	7dfb      	ldrb	r3, [r7, #23]
 800d050:	2b00      	cmp	r3, #0
 800d052:	f000 8092 	beq.w	800d17a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800d056:	7dfb      	ldrb	r3, [r7, #23]
 800d058:	2b01      	cmp	r3, #1
 800d05a:	d009      	beq.n	800d070 <etharp_find_entry+0x80>
 800d05c:	7dfb      	ldrb	r3, [r7, #23]
 800d05e:	2b01      	cmp	r3, #1
 800d060:	d806      	bhi.n	800d070 <etharp_find_entry+0x80>
 800d062:	4b99      	ldr	r3, [pc, #612]	@ (800d2c8 <etharp_find_entry+0x2d8>)
 800d064:	f240 1223 	movw	r2, #291	@ 0x123
 800d068:	4998      	ldr	r1, [pc, #608]	@ (800d2cc <etharp_find_entry+0x2dc>)
 800d06a:	4899      	ldr	r0, [pc, #612]	@ (800d2d0 <etharp_find_entry+0x2e0>)
 800d06c:	f002 fde6 	bl	800fc3c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d020      	beq.n	800d0b8 <etharp_find_entry+0xc8>
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	6819      	ldr	r1, [r3, #0]
 800d07a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d07e:	4891      	ldr	r0, [pc, #580]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d080:	4613      	mov	r3, r2
 800d082:	005b      	lsls	r3, r3, #1
 800d084:	4413      	add	r3, r2
 800d086:	00db      	lsls	r3, r3, #3
 800d088:	4403      	add	r3, r0
 800d08a:	3304      	adds	r3, #4
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	4299      	cmp	r1, r3
 800d090:	d112      	bne.n	800d0b8 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d00c      	beq.n	800d0b2 <etharp_find_entry+0xc2>
 800d098:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d09c:	4989      	ldr	r1, [pc, #548]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d09e:	4613      	mov	r3, r2
 800d0a0:	005b      	lsls	r3, r3, #1
 800d0a2:	4413      	add	r3, r2
 800d0a4:	00db      	lsls	r3, r3, #3
 800d0a6:	440b      	add	r3, r1
 800d0a8:	3308      	adds	r3, #8
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	687a      	ldr	r2, [r7, #4]
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d102      	bne.n	800d0b8 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800d0b2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d0b6:	e100      	b.n	800d2ba <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800d0b8:	7dfb      	ldrb	r3, [r7, #23]
 800d0ba:	2b01      	cmp	r3, #1
 800d0bc:	d140      	bne.n	800d140 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800d0be:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d0c2:	4980      	ldr	r1, [pc, #512]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d0c4:	4613      	mov	r3, r2
 800d0c6:	005b      	lsls	r3, r3, #1
 800d0c8:	4413      	add	r3, r2
 800d0ca:	00db      	lsls	r3, r3, #3
 800d0cc:	440b      	add	r3, r1
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d01a      	beq.n	800d10a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800d0d4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d0d8:	497a      	ldr	r1, [pc, #488]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d0da:	4613      	mov	r3, r2
 800d0dc:	005b      	lsls	r3, r3, #1
 800d0de:	4413      	add	r3, r2
 800d0e0:	00db      	lsls	r3, r3, #3
 800d0e2:	440b      	add	r3, r1
 800d0e4:	3312      	adds	r3, #18
 800d0e6:	881b      	ldrh	r3, [r3, #0]
 800d0e8:	8bba      	ldrh	r2, [r7, #28]
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d845      	bhi.n	800d17a <etharp_find_entry+0x18a>
            old_queue = i;
 800d0ee:	8c3b      	ldrh	r3, [r7, #32]
 800d0f0:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800d0f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d0f6:	4973      	ldr	r1, [pc, #460]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d0f8:	4613      	mov	r3, r2
 800d0fa:	005b      	lsls	r3, r3, #1
 800d0fc:	4413      	add	r3, r2
 800d0fe:	00db      	lsls	r3, r3, #3
 800d100:	440b      	add	r3, r1
 800d102:	3312      	adds	r3, #18
 800d104:	881b      	ldrh	r3, [r3, #0]
 800d106:	83bb      	strh	r3, [r7, #28]
 800d108:	e037      	b.n	800d17a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800d10a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d10e:	496d      	ldr	r1, [pc, #436]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d110:	4613      	mov	r3, r2
 800d112:	005b      	lsls	r3, r3, #1
 800d114:	4413      	add	r3, r2
 800d116:	00db      	lsls	r3, r3, #3
 800d118:	440b      	add	r3, r1
 800d11a:	3312      	adds	r3, #18
 800d11c:	881b      	ldrh	r3, [r3, #0]
 800d11e:	8b7a      	ldrh	r2, [r7, #26]
 800d120:	429a      	cmp	r2, r3
 800d122:	d82a      	bhi.n	800d17a <etharp_find_entry+0x18a>
            old_pending = i;
 800d124:	8c3b      	ldrh	r3, [r7, #32]
 800d126:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800d128:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d12c:	4965      	ldr	r1, [pc, #404]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d12e:	4613      	mov	r3, r2
 800d130:	005b      	lsls	r3, r3, #1
 800d132:	4413      	add	r3, r2
 800d134:	00db      	lsls	r3, r3, #3
 800d136:	440b      	add	r3, r1
 800d138:	3312      	adds	r3, #18
 800d13a:	881b      	ldrh	r3, [r3, #0]
 800d13c:	837b      	strh	r3, [r7, #26]
 800d13e:	e01c      	b.n	800d17a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800d140:	7dfb      	ldrb	r3, [r7, #23]
 800d142:	2b01      	cmp	r3, #1
 800d144:	d919      	bls.n	800d17a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800d146:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d14a:	495e      	ldr	r1, [pc, #376]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d14c:	4613      	mov	r3, r2
 800d14e:	005b      	lsls	r3, r3, #1
 800d150:	4413      	add	r3, r2
 800d152:	00db      	lsls	r3, r3, #3
 800d154:	440b      	add	r3, r1
 800d156:	3312      	adds	r3, #18
 800d158:	881b      	ldrh	r3, [r3, #0]
 800d15a:	8b3a      	ldrh	r2, [r7, #24]
 800d15c:	429a      	cmp	r2, r3
 800d15e:	d80c      	bhi.n	800d17a <etharp_find_entry+0x18a>
            old_stable = i;
 800d160:	8c3b      	ldrh	r3, [r7, #32]
 800d162:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800d164:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d168:	4956      	ldr	r1, [pc, #344]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d16a:	4613      	mov	r3, r2
 800d16c:	005b      	lsls	r3, r3, #1
 800d16e:	4413      	add	r3, r2
 800d170:	00db      	lsls	r3, r3, #3
 800d172:	440b      	add	r3, r1
 800d174:	3312      	adds	r3, #18
 800d176:	881b      	ldrh	r3, [r3, #0]
 800d178:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d17a:	8c3b      	ldrh	r3, [r7, #32]
 800d17c:	3301      	adds	r3, #1
 800d17e:	b29b      	uxth	r3, r3
 800d180:	843b      	strh	r3, [r7, #32]
 800d182:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d186:	2b09      	cmp	r3, #9
 800d188:	f77f af4c 	ble.w	800d024 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d18c:	7afb      	ldrb	r3, [r7, #11]
 800d18e:	f003 0302 	and.w	r3, r3, #2
 800d192:	2b00      	cmp	r3, #0
 800d194:	d108      	bne.n	800d1a8 <etharp_find_entry+0x1b8>
 800d196:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d19a:	2b0a      	cmp	r3, #10
 800d19c:	d107      	bne.n	800d1ae <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d19e:	7afb      	ldrb	r3, [r7, #11]
 800d1a0:	f003 0301 	and.w	r3, r3, #1
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d102      	bne.n	800d1ae <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800d1a8:	f04f 33ff 	mov.w	r3, #4294967295
 800d1ac:	e085      	b.n	800d2ba <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800d1ae:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d1b2:	2b09      	cmp	r3, #9
 800d1b4:	dc02      	bgt.n	800d1bc <etharp_find_entry+0x1cc>
    i = empty;
 800d1b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d1b8:	843b      	strh	r3, [r7, #32]
 800d1ba:	e039      	b.n	800d230 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800d1bc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800d1c0:	2b09      	cmp	r3, #9
 800d1c2:	dc14      	bgt.n	800d1ee <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800d1c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d1c6:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d1c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d1cc:	493d      	ldr	r1, [pc, #244]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	005b      	lsls	r3, r3, #1
 800d1d2:	4413      	add	r3, r2
 800d1d4:	00db      	lsls	r3, r3, #3
 800d1d6:	440b      	add	r3, r1
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d018      	beq.n	800d210 <etharp_find_entry+0x220>
 800d1de:	4b3a      	ldr	r3, [pc, #232]	@ (800d2c8 <etharp_find_entry+0x2d8>)
 800d1e0:	f240 126d 	movw	r2, #365	@ 0x16d
 800d1e4:	493b      	ldr	r1, [pc, #236]	@ (800d2d4 <etharp_find_entry+0x2e4>)
 800d1e6:	483a      	ldr	r0, [pc, #232]	@ (800d2d0 <etharp_find_entry+0x2e0>)
 800d1e8:	f002 fd28 	bl	800fc3c <iprintf>
 800d1ec:	e010      	b.n	800d210 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d1ee:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800d1f2:	2b09      	cmp	r3, #9
 800d1f4:	dc02      	bgt.n	800d1fc <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800d1f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d1f8:	843b      	strh	r3, [r7, #32]
 800d1fa:	e009      	b.n	800d210 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d1fc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d200:	2b09      	cmp	r3, #9
 800d202:	dc02      	bgt.n	800d20a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800d204:	8bfb      	ldrh	r3, [r7, #30]
 800d206:	843b      	strh	r3, [r7, #32]
 800d208:	e002      	b.n	800d210 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800d20a:	f04f 33ff 	mov.w	r3, #4294967295
 800d20e:	e054      	b.n	800d2ba <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d210:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d214:	2b09      	cmp	r3, #9
 800d216:	dd06      	ble.n	800d226 <etharp_find_entry+0x236>
 800d218:	4b2b      	ldr	r3, [pc, #172]	@ (800d2c8 <etharp_find_entry+0x2d8>)
 800d21a:	f240 127f 	movw	r2, #383	@ 0x17f
 800d21e:	492e      	ldr	r1, [pc, #184]	@ (800d2d8 <etharp_find_entry+0x2e8>)
 800d220:	482b      	ldr	r0, [pc, #172]	@ (800d2d0 <etharp_find_entry+0x2e0>)
 800d222:	f002 fd0b 	bl	800fc3c <iprintf>
    etharp_free_entry(i);
 800d226:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d22a:	4618      	mov	r0, r3
 800d22c:	f7ff fe06 	bl	800ce3c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d230:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d234:	2b09      	cmp	r3, #9
 800d236:	dd06      	ble.n	800d246 <etharp_find_entry+0x256>
 800d238:	4b23      	ldr	r3, [pc, #140]	@ (800d2c8 <etharp_find_entry+0x2d8>)
 800d23a:	f240 1283 	movw	r2, #387	@ 0x183
 800d23e:	4926      	ldr	r1, [pc, #152]	@ (800d2d8 <etharp_find_entry+0x2e8>)
 800d240:	4823      	ldr	r0, [pc, #140]	@ (800d2d0 <etharp_find_entry+0x2e0>)
 800d242:	f002 fcfb 	bl	800fc3c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d246:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d24a:	491e      	ldr	r1, [pc, #120]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d24c:	4613      	mov	r3, r2
 800d24e:	005b      	lsls	r3, r3, #1
 800d250:	4413      	add	r3, r2
 800d252:	00db      	lsls	r3, r3, #3
 800d254:	440b      	add	r3, r1
 800d256:	3314      	adds	r3, #20
 800d258:	781b      	ldrb	r3, [r3, #0]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d006      	beq.n	800d26c <etharp_find_entry+0x27c>
 800d25e:	4b1a      	ldr	r3, [pc, #104]	@ (800d2c8 <etharp_find_entry+0x2d8>)
 800d260:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800d264:	491d      	ldr	r1, [pc, #116]	@ (800d2dc <etharp_find_entry+0x2ec>)
 800d266:	481a      	ldr	r0, [pc, #104]	@ (800d2d0 <etharp_find_entry+0x2e0>)
 800d268:	f002 fce8 	bl	800fc3c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d00b      	beq.n	800d28a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d272:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	6819      	ldr	r1, [r3, #0]
 800d27a:	4812      	ldr	r0, [pc, #72]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d27c:	4613      	mov	r3, r2
 800d27e:	005b      	lsls	r3, r3, #1
 800d280:	4413      	add	r3, r2
 800d282:	00db      	lsls	r3, r3, #3
 800d284:	4403      	add	r3, r0
 800d286:	3304      	adds	r3, #4
 800d288:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800d28a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d28e:	490d      	ldr	r1, [pc, #52]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d290:	4613      	mov	r3, r2
 800d292:	005b      	lsls	r3, r3, #1
 800d294:	4413      	add	r3, r2
 800d296:	00db      	lsls	r3, r3, #3
 800d298:	440b      	add	r3, r1
 800d29a:	3312      	adds	r3, #18
 800d29c:	2200      	movs	r2, #0
 800d29e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800d2a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d2a4:	4907      	ldr	r1, [pc, #28]	@ (800d2c4 <etharp_find_entry+0x2d4>)
 800d2a6:	4613      	mov	r3, r2
 800d2a8:	005b      	lsls	r3, r3, #1
 800d2aa:	4413      	add	r3, r2
 800d2ac:	00db      	lsls	r3, r3, #3
 800d2ae:	440b      	add	r3, r1
 800d2b0:	3308      	adds	r3, #8
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800d2b6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3728      	adds	r7, #40	@ 0x28
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	2000cec8 	.word	0x2000cec8
 800d2c8:	0801243c 	.word	0x0801243c
 800d2cc:	08012474 	.word	0x08012474
 800d2d0:	080124b4 	.word	0x080124b4
 800d2d4:	080124dc 	.word	0x080124dc
 800d2d8:	080124f4 	.word	0x080124f4
 800d2dc:	08012508 	.word	0x08012508

0800d2e0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d2e0:	b580      	push	{r7, lr}
 800d2e2:	b088      	sub	sp, #32
 800d2e4:	af02      	add	r7, sp, #8
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	607a      	str	r2, [r7, #4]
 800d2ec:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d2f4:	2b06      	cmp	r3, #6
 800d2f6:	d006      	beq.n	800d306 <etharp_update_arp_entry+0x26>
 800d2f8:	4b48      	ldr	r3, [pc, #288]	@ (800d41c <etharp_update_arp_entry+0x13c>)
 800d2fa:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800d2fe:	4948      	ldr	r1, [pc, #288]	@ (800d420 <etharp_update_arp_entry+0x140>)
 800d300:	4848      	ldr	r0, [pc, #288]	@ (800d424 <etharp_update_arp_entry+0x144>)
 800d302:	f002 fc9b 	bl	800fc3c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d012      	beq.n	800d332 <etharp_update_arp_entry+0x52>
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d00e      	beq.n	800d332 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	68f9      	ldr	r1, [r7, #12]
 800d31a:	4618      	mov	r0, r3
 800d31c:	f001 f8f4 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800d320:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d322:	2b00      	cmp	r3, #0
 800d324:	d105      	bne.n	800d332 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d32e:	2be0      	cmp	r3, #224	@ 0xe0
 800d330:	d102      	bne.n	800d338 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d332:	f06f 030f 	mvn.w	r3, #15
 800d336:	e06c      	b.n	800d412 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800d338:	78fb      	ldrb	r3, [r7, #3]
 800d33a:	68fa      	ldr	r2, [r7, #12]
 800d33c:	4619      	mov	r1, r3
 800d33e:	68b8      	ldr	r0, [r7, #8]
 800d340:	f7ff fe56 	bl	800cff0 <etharp_find_entry>
 800d344:	4603      	mov	r3, r0
 800d346:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800d348:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	da02      	bge.n	800d356 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800d350:	8afb      	ldrh	r3, [r7, #22]
 800d352:	b25b      	sxtb	r3, r3
 800d354:	e05d      	b.n	800d412 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800d356:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d35a:	4933      	ldr	r1, [pc, #204]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d35c:	4613      	mov	r3, r2
 800d35e:	005b      	lsls	r3, r3, #1
 800d360:	4413      	add	r3, r2
 800d362:	00db      	lsls	r3, r3, #3
 800d364:	440b      	add	r3, r1
 800d366:	3314      	adds	r3, #20
 800d368:	2202      	movs	r2, #2
 800d36a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800d36c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d370:	492d      	ldr	r1, [pc, #180]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d372:	4613      	mov	r3, r2
 800d374:	005b      	lsls	r3, r3, #1
 800d376:	4413      	add	r3, r2
 800d378:	00db      	lsls	r3, r3, #3
 800d37a:	440b      	add	r3, r1
 800d37c:	3308      	adds	r3, #8
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800d382:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d386:	4613      	mov	r3, r2
 800d388:	005b      	lsls	r3, r3, #1
 800d38a:	4413      	add	r3, r2
 800d38c:	00db      	lsls	r3, r3, #3
 800d38e:	3308      	adds	r3, #8
 800d390:	4a25      	ldr	r2, [pc, #148]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d392:	4413      	add	r3, r2
 800d394:	3304      	adds	r3, #4
 800d396:	2206      	movs	r2, #6
 800d398:	6879      	ldr	r1, [r7, #4]
 800d39a:	4618      	mov	r0, r3
 800d39c:	f002 fd29 	bl	800fdf2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800d3a0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d3a4:	4920      	ldr	r1, [pc, #128]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d3a6:	4613      	mov	r3, r2
 800d3a8:	005b      	lsls	r3, r3, #1
 800d3aa:	4413      	add	r3, r2
 800d3ac:	00db      	lsls	r3, r3, #3
 800d3ae:	440b      	add	r3, r1
 800d3b0:	3312      	adds	r3, #18
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800d3b6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d3ba:	491b      	ldr	r1, [pc, #108]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d3bc:	4613      	mov	r3, r2
 800d3be:	005b      	lsls	r3, r3, #1
 800d3c0:	4413      	add	r3, r2
 800d3c2:	00db      	lsls	r3, r3, #3
 800d3c4:	440b      	add	r3, r1
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d021      	beq.n	800d410 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800d3cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d3d0:	4915      	ldr	r1, [pc, #84]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d3d2:	4613      	mov	r3, r2
 800d3d4:	005b      	lsls	r3, r3, #1
 800d3d6:	4413      	add	r3, r2
 800d3d8:	00db      	lsls	r3, r3, #3
 800d3da:	440b      	add	r3, r1
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800d3e0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800d3e4:	4910      	ldr	r1, [pc, #64]	@ (800d428 <etharp_update_arp_entry+0x148>)
 800d3e6:	4613      	mov	r3, r2
 800d3e8:	005b      	lsls	r3, r3, #1
 800d3ea:	4413      	add	r3, r2
 800d3ec:	00db      	lsls	r3, r3, #3
 800d3ee:	440b      	add	r3, r1
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800d3fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d3fe:	9300      	str	r3, [sp, #0]
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	6939      	ldr	r1, [r7, #16]
 800d404:	68f8      	ldr	r0, [r7, #12]
 800d406:	f002 f8cb 	bl	800f5a0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800d40a:	6938      	ldr	r0, [r7, #16]
 800d40c:	f7fe fc28 	bl	800bc60 <pbuf_free>
  }
  return ERR_OK;
 800d410:	2300      	movs	r3, #0
}
 800d412:	4618      	mov	r0, r3
 800d414:	3718      	adds	r7, #24
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	0801243c 	.word	0x0801243c
 800d420:	08012534 	.word	0x08012534
 800d424:	080124b4 	.word	0x080124b4
 800d428:	2000cec8 	.word	0x2000cec8

0800d42c <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b084      	sub	sp, #16
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d434:	2300      	movs	r3, #0
 800d436:	60fb      	str	r3, [r7, #12]
 800d438:	e01e      	b.n	800d478 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800d43a:	4913      	ldr	r1, [pc, #76]	@ (800d488 <etharp_cleanup_netif+0x5c>)
 800d43c:	68fa      	ldr	r2, [r7, #12]
 800d43e:	4613      	mov	r3, r2
 800d440:	005b      	lsls	r3, r3, #1
 800d442:	4413      	add	r3, r2
 800d444:	00db      	lsls	r3, r3, #3
 800d446:	440b      	add	r3, r1
 800d448:	3314      	adds	r3, #20
 800d44a:	781b      	ldrb	r3, [r3, #0]
 800d44c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800d44e:	7afb      	ldrb	r3, [r7, #11]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d00e      	beq.n	800d472 <etharp_cleanup_netif+0x46>
 800d454:	490c      	ldr	r1, [pc, #48]	@ (800d488 <etharp_cleanup_netif+0x5c>)
 800d456:	68fa      	ldr	r2, [r7, #12]
 800d458:	4613      	mov	r3, r2
 800d45a:	005b      	lsls	r3, r3, #1
 800d45c:	4413      	add	r3, r2
 800d45e:	00db      	lsls	r3, r3, #3
 800d460:	440b      	add	r3, r1
 800d462:	3308      	adds	r3, #8
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	687a      	ldr	r2, [r7, #4]
 800d468:	429a      	cmp	r2, r3
 800d46a:	d102      	bne.n	800d472 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800d46c:	68f8      	ldr	r0, [r7, #12]
 800d46e:	f7ff fce5 	bl	800ce3c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	3301      	adds	r3, #1
 800d476:	60fb      	str	r3, [r7, #12]
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2b09      	cmp	r3, #9
 800d47c:	dddd      	ble.n	800d43a <etharp_cleanup_netif+0xe>
    }
  }
}
 800d47e:	bf00      	nop
 800d480:	bf00      	nop
 800d482:	3710      	adds	r7, #16
 800d484:	46bd      	mov	sp, r7
 800d486:	bd80      	pop	{r7, pc}
 800d488:	2000cec8 	.word	0x2000cec8

0800d48c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800d48c:	b5b0      	push	{r4, r5, r7, lr}
 800d48e:	b08a      	sub	sp, #40	@ 0x28
 800d490:	af04      	add	r7, sp, #16
 800d492:	6078      	str	r0, [r7, #4]
 800d494:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d107      	bne.n	800d4ac <etharp_input+0x20>
 800d49c:	4b3d      	ldr	r3, [pc, #244]	@ (800d594 <etharp_input+0x108>)
 800d49e:	f240 228a 	movw	r2, #650	@ 0x28a
 800d4a2:	493d      	ldr	r1, [pc, #244]	@ (800d598 <etharp_input+0x10c>)
 800d4a4:	483d      	ldr	r0, [pc, #244]	@ (800d59c <etharp_input+0x110>)
 800d4a6:	f002 fbc9 	bl	800fc3c <iprintf>
 800d4aa:	e06f      	b.n	800d58c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d4b2:	693b      	ldr	r3, [r7, #16]
 800d4b4:	881b      	ldrh	r3, [r3, #0]
 800d4b6:	b29b      	uxth	r3, r3
 800d4b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d4bc:	d10c      	bne.n	800d4d8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d4be:	693b      	ldr	r3, [r7, #16]
 800d4c0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800d4c2:	2b06      	cmp	r3, #6
 800d4c4:	d108      	bne.n	800d4d8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800d4ca:	2b04      	cmp	r3, #4
 800d4cc:	d104      	bne.n	800d4d8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	885b      	ldrh	r3, [r3, #2]
 800d4d2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800d4d4:	2b08      	cmp	r3, #8
 800d4d6:	d003      	beq.n	800d4e0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800d4d8:	6878      	ldr	r0, [r7, #4]
 800d4da:	f7fe fbc1 	bl	800bc60 <pbuf_free>
    return;
 800d4de:	e055      	b.n	800d58c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	330e      	adds	r3, #14
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	3318      	adds	r3, #24
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	3304      	adds	r3, #4
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d102      	bne.n	800d500 <etharp_input+0x74>
    for_us = 0;
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	75fb      	strb	r3, [r7, #23]
 800d4fe:	e009      	b.n	800d514 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800d500:	68ba      	ldr	r2, [r7, #8]
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	3304      	adds	r3, #4
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	429a      	cmp	r2, r3
 800d50a:	bf0c      	ite	eq
 800d50c:	2301      	moveq	r3, #1
 800d50e:	2300      	movne	r3, #0
 800d510:	b2db      	uxtb	r3, r3
 800d512:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	f103 0208 	add.w	r2, r3, #8
 800d51a:	7dfb      	ldrb	r3, [r7, #23]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d001      	beq.n	800d524 <etharp_input+0x98>
 800d520:	2301      	movs	r3, #1
 800d522:	e000      	b.n	800d526 <etharp_input+0x9a>
 800d524:	2302      	movs	r3, #2
 800d526:	f107 010c 	add.w	r1, r7, #12
 800d52a:	6838      	ldr	r0, [r7, #0]
 800d52c:	f7ff fed8 	bl	800d2e0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	88db      	ldrh	r3, [r3, #6]
 800d534:	b29b      	uxth	r3, r3
 800d536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d53a:	d003      	beq.n	800d544 <etharp_input+0xb8>
 800d53c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d540:	d01e      	beq.n	800d580 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800d542:	e020      	b.n	800d586 <etharp_input+0xfa>
      if (for_us) {
 800d544:	7dfb      	ldrb	r3, [r7, #23]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d01c      	beq.n	800d584 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800d560:	693a      	ldr	r2, [r7, #16]
 800d562:	3208      	adds	r2, #8
        etharp_raw(netif,
 800d564:	2102      	movs	r1, #2
 800d566:	9103      	str	r1, [sp, #12]
 800d568:	f107 010c 	add.w	r1, r7, #12
 800d56c:	9102      	str	r1, [sp, #8]
 800d56e:	9201      	str	r2, [sp, #4]
 800d570:	9300      	str	r3, [sp, #0]
 800d572:	462b      	mov	r3, r5
 800d574:	4622      	mov	r2, r4
 800d576:	4601      	mov	r1, r0
 800d578:	6838      	ldr	r0, [r7, #0]
 800d57a:	f000 faeb 	bl	800db54 <etharp_raw>
      break;
 800d57e:	e001      	b.n	800d584 <etharp_input+0xf8>
      break;
 800d580:	bf00      	nop
 800d582:	e000      	b.n	800d586 <etharp_input+0xfa>
      break;
 800d584:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f7fe fb6a 	bl	800bc60 <pbuf_free>
}
 800d58c:	3718      	adds	r7, #24
 800d58e:	46bd      	mov	sp, r7
 800d590:	bdb0      	pop	{r4, r5, r7, pc}
 800d592:	bf00      	nop
 800d594:	0801243c 	.word	0x0801243c
 800d598:	0801258c 	.word	0x0801258c
 800d59c:	080124b4 	.word	0x080124b4

0800d5a0 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b086      	sub	sp, #24
 800d5a4:	af02      	add	r7, sp, #8
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	4613      	mov	r3, r2
 800d5ac:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800d5ae:	79fa      	ldrb	r2, [r7, #7]
 800d5b0:	4944      	ldr	r1, [pc, #272]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d5b2:	4613      	mov	r3, r2
 800d5b4:	005b      	lsls	r3, r3, #1
 800d5b6:	4413      	add	r3, r2
 800d5b8:	00db      	lsls	r3, r3, #3
 800d5ba:	440b      	add	r3, r1
 800d5bc:	3314      	adds	r3, #20
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d806      	bhi.n	800d5d2 <etharp_output_to_arp_index+0x32>
 800d5c4:	4b40      	ldr	r3, [pc, #256]	@ (800d6c8 <etharp_output_to_arp_index+0x128>)
 800d5c6:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800d5ca:	4940      	ldr	r1, [pc, #256]	@ (800d6cc <etharp_output_to_arp_index+0x12c>)
 800d5cc:	4840      	ldr	r0, [pc, #256]	@ (800d6d0 <etharp_output_to_arp_index+0x130>)
 800d5ce:	f002 fb35 	bl	800fc3c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800d5d2:	79fa      	ldrb	r2, [r7, #7]
 800d5d4:	493b      	ldr	r1, [pc, #236]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d5d6:	4613      	mov	r3, r2
 800d5d8:	005b      	lsls	r3, r3, #1
 800d5da:	4413      	add	r3, r2
 800d5dc:	00db      	lsls	r3, r3, #3
 800d5de:	440b      	add	r3, r1
 800d5e0:	3314      	adds	r3, #20
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	2b02      	cmp	r3, #2
 800d5e6:	d153      	bne.n	800d690 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800d5e8:	79fa      	ldrb	r2, [r7, #7]
 800d5ea:	4936      	ldr	r1, [pc, #216]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d5ec:	4613      	mov	r3, r2
 800d5ee:	005b      	lsls	r3, r3, #1
 800d5f0:	4413      	add	r3, r2
 800d5f2:	00db      	lsls	r3, r3, #3
 800d5f4:	440b      	add	r3, r1
 800d5f6:	3312      	adds	r3, #18
 800d5f8:	881b      	ldrh	r3, [r3, #0]
 800d5fa:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800d5fe:	d919      	bls.n	800d634 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800d600:	79fa      	ldrb	r2, [r7, #7]
 800d602:	4613      	mov	r3, r2
 800d604:	005b      	lsls	r3, r3, #1
 800d606:	4413      	add	r3, r2
 800d608:	00db      	lsls	r3, r3, #3
 800d60a:	4a2e      	ldr	r2, [pc, #184]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d60c:	4413      	add	r3, r2
 800d60e:	3304      	adds	r3, #4
 800d610:	4619      	mov	r1, r3
 800d612:	68f8      	ldr	r0, [r7, #12]
 800d614:	f000 fb4c 	bl	800dcb0 <etharp_request>
 800d618:	4603      	mov	r3, r0
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d138      	bne.n	800d690 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d61e:	79fa      	ldrb	r2, [r7, #7]
 800d620:	4928      	ldr	r1, [pc, #160]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d622:	4613      	mov	r3, r2
 800d624:	005b      	lsls	r3, r3, #1
 800d626:	4413      	add	r3, r2
 800d628:	00db      	lsls	r3, r3, #3
 800d62a:	440b      	add	r3, r1
 800d62c:	3314      	adds	r3, #20
 800d62e:	2203      	movs	r2, #3
 800d630:	701a      	strb	r2, [r3, #0]
 800d632:	e02d      	b.n	800d690 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800d634:	79fa      	ldrb	r2, [r7, #7]
 800d636:	4923      	ldr	r1, [pc, #140]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d638:	4613      	mov	r3, r2
 800d63a:	005b      	lsls	r3, r3, #1
 800d63c:	4413      	add	r3, r2
 800d63e:	00db      	lsls	r3, r3, #3
 800d640:	440b      	add	r3, r1
 800d642:	3312      	adds	r3, #18
 800d644:	881b      	ldrh	r3, [r3, #0]
 800d646:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800d64a:	d321      	bcc.n	800d690 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800d64c:	79fa      	ldrb	r2, [r7, #7]
 800d64e:	4613      	mov	r3, r2
 800d650:	005b      	lsls	r3, r3, #1
 800d652:	4413      	add	r3, r2
 800d654:	00db      	lsls	r3, r3, #3
 800d656:	4a1b      	ldr	r2, [pc, #108]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d658:	4413      	add	r3, r2
 800d65a:	1d19      	adds	r1, r3, #4
 800d65c:	79fa      	ldrb	r2, [r7, #7]
 800d65e:	4613      	mov	r3, r2
 800d660:	005b      	lsls	r3, r3, #1
 800d662:	4413      	add	r3, r2
 800d664:	00db      	lsls	r3, r3, #3
 800d666:	3308      	adds	r3, #8
 800d668:	4a16      	ldr	r2, [pc, #88]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d66a:	4413      	add	r3, r2
 800d66c:	3304      	adds	r3, #4
 800d66e:	461a      	mov	r2, r3
 800d670:	68f8      	ldr	r0, [r7, #12]
 800d672:	f000 fafb 	bl	800dc6c <etharp_request_dst>
 800d676:	4603      	mov	r3, r0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d109      	bne.n	800d690 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800d67c:	79fa      	ldrb	r2, [r7, #7]
 800d67e:	4911      	ldr	r1, [pc, #68]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d680:	4613      	mov	r3, r2
 800d682:	005b      	lsls	r3, r3, #1
 800d684:	4413      	add	r3, r2
 800d686:	00db      	lsls	r3, r3, #3
 800d688:	440b      	add	r3, r1
 800d68a:	3314      	adds	r3, #20
 800d68c:	2203      	movs	r2, #3
 800d68e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800d696:	79fa      	ldrb	r2, [r7, #7]
 800d698:	4613      	mov	r3, r2
 800d69a:	005b      	lsls	r3, r3, #1
 800d69c:	4413      	add	r3, r2
 800d69e:	00db      	lsls	r3, r3, #3
 800d6a0:	3308      	adds	r3, #8
 800d6a2:	4a08      	ldr	r2, [pc, #32]	@ (800d6c4 <etharp_output_to_arp_index+0x124>)
 800d6a4:	4413      	add	r3, r2
 800d6a6:	3304      	adds	r3, #4
 800d6a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d6ac:	9200      	str	r2, [sp, #0]
 800d6ae:	460a      	mov	r2, r1
 800d6b0:	68b9      	ldr	r1, [r7, #8]
 800d6b2:	68f8      	ldr	r0, [r7, #12]
 800d6b4:	f001 ff74 	bl	800f5a0 <ethernet_output>
 800d6b8:	4603      	mov	r3, r0
}
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	3710      	adds	r7, #16
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	bd80      	pop	{r7, pc}
 800d6c2:	bf00      	nop
 800d6c4:	2000cec8 	.word	0x2000cec8
 800d6c8:	0801243c 	.word	0x0801243c
 800d6cc:	080125ac 	.word	0x080125ac
 800d6d0:	080124b4 	.word	0x080124b4

0800d6d4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b08a      	sub	sp, #40	@ 0x28
 800d6d8:	af02      	add	r7, sp, #8
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d106      	bne.n	800d6f8 <etharp_output+0x24>
 800d6ea:	4b73      	ldr	r3, [pc, #460]	@ (800d8b8 <etharp_output+0x1e4>)
 800d6ec:	f240 321e 	movw	r2, #798	@ 0x31e
 800d6f0:	4972      	ldr	r1, [pc, #456]	@ (800d8bc <etharp_output+0x1e8>)
 800d6f2:	4873      	ldr	r0, [pc, #460]	@ (800d8c0 <etharp_output+0x1ec>)
 800d6f4:	f002 faa2 	bl	800fc3c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800d6f8:	68bb      	ldr	r3, [r7, #8]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d106      	bne.n	800d70c <etharp_output+0x38>
 800d6fe:	4b6e      	ldr	r3, [pc, #440]	@ (800d8b8 <etharp_output+0x1e4>)
 800d700:	f240 321f 	movw	r2, #799	@ 0x31f
 800d704:	496f      	ldr	r1, [pc, #444]	@ (800d8c4 <etharp_output+0x1f0>)
 800d706:	486e      	ldr	r0, [pc, #440]	@ (800d8c0 <etharp_output+0x1ec>)
 800d708:	f002 fa98 	bl	800fc3c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d106      	bne.n	800d720 <etharp_output+0x4c>
 800d712:	4b69      	ldr	r3, [pc, #420]	@ (800d8b8 <etharp_output+0x1e4>)
 800d714:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800d718:	496b      	ldr	r1, [pc, #428]	@ (800d8c8 <etharp_output+0x1f4>)
 800d71a:	4869      	ldr	r0, [pc, #420]	@ (800d8c0 <etharp_output+0x1ec>)
 800d71c:	f002 fa8e 	bl	800fc3c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	68f9      	ldr	r1, [r7, #12]
 800d726:	4618      	mov	r0, r3
 800d728:	f000 feee 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800d72c:	4603      	mov	r3, r0
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d002      	beq.n	800d738 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800d732:	4b66      	ldr	r3, [pc, #408]	@ (800d8cc <etharp_output+0x1f8>)
 800d734:	61fb      	str	r3, [r7, #28]
 800d736:	e0af      	b.n	800d898 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d740:	2be0      	cmp	r3, #224	@ 0xe0
 800d742:	d118      	bne.n	800d776 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800d744:	2301      	movs	r3, #1
 800d746:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800d748:	2300      	movs	r3, #0
 800d74a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800d74c:	235e      	movs	r3, #94	@ 0x5e
 800d74e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	3301      	adds	r3, #1
 800d754:	781b      	ldrb	r3, [r3, #0]
 800d756:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d75a:	b2db      	uxtb	r3, r3
 800d75c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	3302      	adds	r3, #2
 800d762:	781b      	ldrb	r3, [r3, #0]
 800d764:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	3303      	adds	r3, #3
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800d76e:	f107 0310 	add.w	r3, r7, #16
 800d772:	61fb      	str	r3, [r7, #28]
 800d774:	e090      	b.n	800d898 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681a      	ldr	r2, [r3, #0]
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	3304      	adds	r3, #4
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	405a      	eors	r2, r3
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	3308      	adds	r3, #8
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4013      	ands	r3, r2
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d012      	beq.n	800d7b4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800d794:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800d798:	4293      	cmp	r3, r2
 800d79a:	d00b      	beq.n	800d7b4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	330c      	adds	r3, #12
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d003      	beq.n	800d7ae <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	330c      	adds	r3, #12
 800d7aa:	61bb      	str	r3, [r7, #24]
 800d7ac:	e002      	b.n	800d7b4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800d7ae:	f06f 0303 	mvn.w	r3, #3
 800d7b2:	e07d      	b.n	800d8b0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d7b4:	4b46      	ldr	r3, [pc, #280]	@ (800d8d0 <etharp_output+0x1fc>)
 800d7b6:	781b      	ldrb	r3, [r3, #0]
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	4a46      	ldr	r2, [pc, #280]	@ (800d8d4 <etharp_output+0x200>)
 800d7bc:	460b      	mov	r3, r1
 800d7be:	005b      	lsls	r3, r3, #1
 800d7c0:	440b      	add	r3, r1
 800d7c2:	00db      	lsls	r3, r3, #3
 800d7c4:	4413      	add	r3, r2
 800d7c6:	3314      	adds	r3, #20
 800d7c8:	781b      	ldrb	r3, [r3, #0]
 800d7ca:	2b01      	cmp	r3, #1
 800d7cc:	d925      	bls.n	800d81a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800d7ce:	4b40      	ldr	r3, [pc, #256]	@ (800d8d0 <etharp_output+0x1fc>)
 800d7d0:	781b      	ldrb	r3, [r3, #0]
 800d7d2:	4619      	mov	r1, r3
 800d7d4:	4a3f      	ldr	r2, [pc, #252]	@ (800d8d4 <etharp_output+0x200>)
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	005b      	lsls	r3, r3, #1
 800d7da:	440b      	add	r3, r1
 800d7dc:	00db      	lsls	r3, r3, #3
 800d7de:	4413      	add	r3, r2
 800d7e0:	3308      	adds	r3, #8
 800d7e2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d117      	bne.n	800d81a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	681a      	ldr	r2, [r3, #0]
 800d7ee:	4b38      	ldr	r3, [pc, #224]	@ (800d8d0 <etharp_output+0x1fc>)
 800d7f0:	781b      	ldrb	r3, [r3, #0]
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	4937      	ldr	r1, [pc, #220]	@ (800d8d4 <etharp_output+0x200>)
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	005b      	lsls	r3, r3, #1
 800d7fa:	4403      	add	r3, r0
 800d7fc:	00db      	lsls	r3, r3, #3
 800d7fe:	440b      	add	r3, r1
 800d800:	3304      	adds	r3, #4
 800d802:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800d804:	429a      	cmp	r2, r3
 800d806:	d108      	bne.n	800d81a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800d808:	4b31      	ldr	r3, [pc, #196]	@ (800d8d0 <etharp_output+0x1fc>)
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	461a      	mov	r2, r3
 800d80e:	68b9      	ldr	r1, [r7, #8]
 800d810:	68f8      	ldr	r0, [r7, #12]
 800d812:	f7ff fec5 	bl	800d5a0 <etharp_output_to_arp_index>
 800d816:	4603      	mov	r3, r0
 800d818:	e04a      	b.n	800d8b0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d81a:	2300      	movs	r3, #0
 800d81c:	75fb      	strb	r3, [r7, #23]
 800d81e:	e031      	b.n	800d884 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d820:	7dfa      	ldrb	r2, [r7, #23]
 800d822:	492c      	ldr	r1, [pc, #176]	@ (800d8d4 <etharp_output+0x200>)
 800d824:	4613      	mov	r3, r2
 800d826:	005b      	lsls	r3, r3, #1
 800d828:	4413      	add	r3, r2
 800d82a:	00db      	lsls	r3, r3, #3
 800d82c:	440b      	add	r3, r1
 800d82e:	3314      	adds	r3, #20
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	2b01      	cmp	r3, #1
 800d834:	d923      	bls.n	800d87e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800d836:	7dfa      	ldrb	r2, [r7, #23]
 800d838:	4926      	ldr	r1, [pc, #152]	@ (800d8d4 <etharp_output+0x200>)
 800d83a:	4613      	mov	r3, r2
 800d83c:	005b      	lsls	r3, r3, #1
 800d83e:	4413      	add	r3, r2
 800d840:	00db      	lsls	r3, r3, #3
 800d842:	440b      	add	r3, r1
 800d844:	3308      	adds	r3, #8
 800d846:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800d848:	68fa      	ldr	r2, [r7, #12]
 800d84a:	429a      	cmp	r2, r3
 800d84c:	d117      	bne.n	800d87e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800d84e:	69bb      	ldr	r3, [r7, #24]
 800d850:	6819      	ldr	r1, [r3, #0]
 800d852:	7dfa      	ldrb	r2, [r7, #23]
 800d854:	481f      	ldr	r0, [pc, #124]	@ (800d8d4 <etharp_output+0x200>)
 800d856:	4613      	mov	r3, r2
 800d858:	005b      	lsls	r3, r3, #1
 800d85a:	4413      	add	r3, r2
 800d85c:	00db      	lsls	r3, r3, #3
 800d85e:	4403      	add	r3, r0
 800d860:	3304      	adds	r3, #4
 800d862:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800d864:	4299      	cmp	r1, r3
 800d866:	d10a      	bne.n	800d87e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800d868:	4a19      	ldr	r2, [pc, #100]	@ (800d8d0 <etharp_output+0x1fc>)
 800d86a:	7dfb      	ldrb	r3, [r7, #23]
 800d86c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800d86e:	7dfb      	ldrb	r3, [r7, #23]
 800d870:	461a      	mov	r2, r3
 800d872:	68b9      	ldr	r1, [r7, #8]
 800d874:	68f8      	ldr	r0, [r7, #12]
 800d876:	f7ff fe93 	bl	800d5a0 <etharp_output_to_arp_index>
 800d87a:	4603      	mov	r3, r0
 800d87c:	e018      	b.n	800d8b0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800d87e:	7dfb      	ldrb	r3, [r7, #23]
 800d880:	3301      	adds	r3, #1
 800d882:	75fb      	strb	r3, [r7, #23]
 800d884:	7dfb      	ldrb	r3, [r7, #23]
 800d886:	2b09      	cmp	r3, #9
 800d888:	d9ca      	bls.n	800d820 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800d88a:	68ba      	ldr	r2, [r7, #8]
 800d88c:	69b9      	ldr	r1, [r7, #24]
 800d88e:	68f8      	ldr	r0, [r7, #12]
 800d890:	f000 f822 	bl	800d8d8 <etharp_query>
 800d894:	4603      	mov	r3, r0
 800d896:	e00b      	b.n	800d8b0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800d89e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d8a2:	9300      	str	r3, [sp, #0]
 800d8a4:	69fb      	ldr	r3, [r7, #28]
 800d8a6:	68b9      	ldr	r1, [r7, #8]
 800d8a8:	68f8      	ldr	r0, [r7, #12]
 800d8aa:	f001 fe79 	bl	800f5a0 <ethernet_output>
 800d8ae:	4603      	mov	r3, r0
}
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	3720      	adds	r7, #32
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}
 800d8b8:	0801243c 	.word	0x0801243c
 800d8bc:	0801258c 	.word	0x0801258c
 800d8c0:	080124b4 	.word	0x080124b4
 800d8c4:	080125dc 	.word	0x080125dc
 800d8c8:	0801257c 	.word	0x0801257c
 800d8cc:	08012c8c 	.word	0x08012c8c
 800d8d0:	2000cfb8 	.word	0x2000cfb8
 800d8d4:	2000cec8 	.word	0x2000cec8

0800d8d8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b08c      	sub	sp, #48	@ 0x30
 800d8dc:	af02      	add	r7, sp, #8
 800d8de:	60f8      	str	r0, [r7, #12]
 800d8e0:	60b9      	str	r1, [r7, #8]
 800d8e2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	3326      	adds	r3, #38	@ 0x26
 800d8e8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800d8ea:	23ff      	movs	r3, #255	@ 0xff
 800d8ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68f9      	ldr	r1, [r7, #12]
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f000 fe04 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800d900:	4603      	mov	r3, r0
 800d902:	2b00      	cmp	r3, #0
 800d904:	d10c      	bne.n	800d920 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800d90e:	2be0      	cmp	r3, #224	@ 0xe0
 800d910:	d006      	beq.n	800d920 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d003      	beq.n	800d920 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d102      	bne.n	800d926 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800d920:	f06f 030f 	mvn.w	r3, #15
 800d924:	e101      	b.n	800db2a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800d926:	68fa      	ldr	r2, [r7, #12]
 800d928:	2101      	movs	r1, #1
 800d92a:	68b8      	ldr	r0, [r7, #8]
 800d92c:	f7ff fb60 	bl	800cff0 <etharp_find_entry>
 800d930:	4603      	mov	r3, r0
 800d932:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800d934:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	da02      	bge.n	800d942 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800d93c:	8a7b      	ldrh	r3, [r7, #18]
 800d93e:	b25b      	sxtb	r3, r3
 800d940:	e0f3      	b.n	800db2a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800d942:	8a7b      	ldrh	r3, [r7, #18]
 800d944:	2b7e      	cmp	r3, #126	@ 0x7e
 800d946:	d906      	bls.n	800d956 <etharp_query+0x7e>
 800d948:	4b7a      	ldr	r3, [pc, #488]	@ (800db34 <etharp_query+0x25c>)
 800d94a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800d94e:	497a      	ldr	r1, [pc, #488]	@ (800db38 <etharp_query+0x260>)
 800d950:	487a      	ldr	r0, [pc, #488]	@ (800db3c <etharp_query+0x264>)
 800d952:	f002 f973 	bl	800fc3c <iprintf>
  i = (netif_addr_idx_t)i_err;
 800d956:	8a7b      	ldrh	r3, [r7, #18]
 800d958:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800d95a:	7c7a      	ldrb	r2, [r7, #17]
 800d95c:	4978      	ldr	r1, [pc, #480]	@ (800db40 <etharp_query+0x268>)
 800d95e:	4613      	mov	r3, r2
 800d960:	005b      	lsls	r3, r3, #1
 800d962:	4413      	add	r3, r2
 800d964:	00db      	lsls	r3, r3, #3
 800d966:	440b      	add	r3, r1
 800d968:	3314      	adds	r3, #20
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d115      	bne.n	800d99c <etharp_query+0xc4>
    is_new_entry = 1;
 800d970:	2301      	movs	r3, #1
 800d972:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800d974:	7c7a      	ldrb	r2, [r7, #17]
 800d976:	4972      	ldr	r1, [pc, #456]	@ (800db40 <etharp_query+0x268>)
 800d978:	4613      	mov	r3, r2
 800d97a:	005b      	lsls	r3, r3, #1
 800d97c:	4413      	add	r3, r2
 800d97e:	00db      	lsls	r3, r3, #3
 800d980:	440b      	add	r3, r1
 800d982:	3314      	adds	r3, #20
 800d984:	2201      	movs	r2, #1
 800d986:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800d988:	7c7a      	ldrb	r2, [r7, #17]
 800d98a:	496d      	ldr	r1, [pc, #436]	@ (800db40 <etharp_query+0x268>)
 800d98c:	4613      	mov	r3, r2
 800d98e:	005b      	lsls	r3, r3, #1
 800d990:	4413      	add	r3, r2
 800d992:	00db      	lsls	r3, r3, #3
 800d994:	440b      	add	r3, r1
 800d996:	3308      	adds	r3, #8
 800d998:	68fa      	ldr	r2, [r7, #12]
 800d99a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800d99c:	7c7a      	ldrb	r2, [r7, #17]
 800d99e:	4968      	ldr	r1, [pc, #416]	@ (800db40 <etharp_query+0x268>)
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	005b      	lsls	r3, r3, #1
 800d9a4:	4413      	add	r3, r2
 800d9a6:	00db      	lsls	r3, r3, #3
 800d9a8:	440b      	add	r3, r1
 800d9aa:	3314      	adds	r3, #20
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	2b01      	cmp	r3, #1
 800d9b0:	d011      	beq.n	800d9d6 <etharp_query+0xfe>
 800d9b2:	7c7a      	ldrb	r2, [r7, #17]
 800d9b4:	4962      	ldr	r1, [pc, #392]	@ (800db40 <etharp_query+0x268>)
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	005b      	lsls	r3, r3, #1
 800d9ba:	4413      	add	r3, r2
 800d9bc:	00db      	lsls	r3, r3, #3
 800d9be:	440b      	add	r3, r1
 800d9c0:	3314      	adds	r3, #20
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d806      	bhi.n	800d9d6 <etharp_query+0xfe>
 800d9c8:	4b5a      	ldr	r3, [pc, #360]	@ (800db34 <etharp_query+0x25c>)
 800d9ca:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800d9ce:	495d      	ldr	r1, [pc, #372]	@ (800db44 <etharp_query+0x26c>)
 800d9d0:	485a      	ldr	r0, [pc, #360]	@ (800db3c <etharp_query+0x264>)
 800d9d2:	f002 f933 	bl	800fc3c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800d9d6:	6a3b      	ldr	r3, [r7, #32]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d102      	bne.n	800d9e2 <etharp_query+0x10a>
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d10c      	bne.n	800d9fc <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800d9e2:	68b9      	ldr	r1, [r7, #8]
 800d9e4:	68f8      	ldr	r0, [r7, #12]
 800d9e6:	f000 f963 	bl	800dcb0 <etharp_request>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d102      	bne.n	800d9fc <etharp_query+0x124>
      return result;
 800d9f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d9fa:	e096      	b.n	800db2a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d106      	bne.n	800da10 <etharp_query+0x138>
 800da02:	4b4c      	ldr	r3, [pc, #304]	@ (800db34 <etharp_query+0x25c>)
 800da04:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800da08:	494f      	ldr	r1, [pc, #316]	@ (800db48 <etharp_query+0x270>)
 800da0a:	484c      	ldr	r0, [pc, #304]	@ (800db3c <etharp_query+0x264>)
 800da0c:	f002 f916 	bl	800fc3c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800da10:	7c7a      	ldrb	r2, [r7, #17]
 800da12:	494b      	ldr	r1, [pc, #300]	@ (800db40 <etharp_query+0x268>)
 800da14:	4613      	mov	r3, r2
 800da16:	005b      	lsls	r3, r3, #1
 800da18:	4413      	add	r3, r2
 800da1a:	00db      	lsls	r3, r3, #3
 800da1c:	440b      	add	r3, r1
 800da1e:	3314      	adds	r3, #20
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	2b01      	cmp	r3, #1
 800da24:	d917      	bls.n	800da56 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800da26:	4a49      	ldr	r2, [pc, #292]	@ (800db4c <etharp_query+0x274>)
 800da28:	7c7b      	ldrb	r3, [r7, #17]
 800da2a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800da2c:	7c7a      	ldrb	r2, [r7, #17]
 800da2e:	4613      	mov	r3, r2
 800da30:	005b      	lsls	r3, r3, #1
 800da32:	4413      	add	r3, r2
 800da34:	00db      	lsls	r3, r3, #3
 800da36:	3308      	adds	r3, #8
 800da38:	4a41      	ldr	r2, [pc, #260]	@ (800db40 <etharp_query+0x268>)
 800da3a:	4413      	add	r3, r2
 800da3c:	3304      	adds	r3, #4
 800da3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800da42:	9200      	str	r2, [sp, #0]
 800da44:	697a      	ldr	r2, [r7, #20]
 800da46:	6879      	ldr	r1, [r7, #4]
 800da48:	68f8      	ldr	r0, [r7, #12]
 800da4a:	f001 fda9 	bl	800f5a0 <ethernet_output>
 800da4e:	4603      	mov	r3, r0
 800da50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800da54:	e067      	b.n	800db26 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800da56:	7c7a      	ldrb	r2, [r7, #17]
 800da58:	4939      	ldr	r1, [pc, #228]	@ (800db40 <etharp_query+0x268>)
 800da5a:	4613      	mov	r3, r2
 800da5c:	005b      	lsls	r3, r3, #1
 800da5e:	4413      	add	r3, r2
 800da60:	00db      	lsls	r3, r3, #3
 800da62:	440b      	add	r3, r1
 800da64:	3314      	adds	r3, #20
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	2b01      	cmp	r3, #1
 800da6a:	d15c      	bne.n	800db26 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800da6c:	2300      	movs	r3, #0
 800da6e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	61fb      	str	r3, [r7, #28]
    while (p) {
 800da74:	e01c      	b.n	800dab0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800da76:	69fb      	ldr	r3, [r7, #28]
 800da78:	895a      	ldrh	r2, [r3, #10]
 800da7a:	69fb      	ldr	r3, [r7, #28]
 800da7c:	891b      	ldrh	r3, [r3, #8]
 800da7e:	429a      	cmp	r2, r3
 800da80:	d10a      	bne.n	800da98 <etharp_query+0x1c0>
 800da82:	69fb      	ldr	r3, [r7, #28]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d006      	beq.n	800da98 <etharp_query+0x1c0>
 800da8a:	4b2a      	ldr	r3, [pc, #168]	@ (800db34 <etharp_query+0x25c>)
 800da8c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800da90:	492f      	ldr	r1, [pc, #188]	@ (800db50 <etharp_query+0x278>)
 800da92:	482a      	ldr	r0, [pc, #168]	@ (800db3c <etharp_query+0x264>)
 800da94:	f002 f8d2 	bl	800fc3c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800da98:	69fb      	ldr	r3, [r7, #28]
 800da9a:	7b1b      	ldrb	r3, [r3, #12]
 800da9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d002      	beq.n	800daaa <etharp_query+0x1d2>
        copy_needed = 1;
 800daa4:	2301      	movs	r3, #1
 800daa6:	61bb      	str	r3, [r7, #24]
        break;
 800daa8:	e005      	b.n	800dab6 <etharp_query+0x1de>
      }
      p = p->next;
 800daaa:	69fb      	ldr	r3, [r7, #28]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	61fb      	str	r3, [r7, #28]
    while (p) {
 800dab0:	69fb      	ldr	r3, [r7, #28]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d1df      	bne.n	800da76 <etharp_query+0x19e>
    }
    if (copy_needed) {
 800dab6:	69bb      	ldr	r3, [r7, #24]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d007      	beq.n	800dacc <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800dabc:	687a      	ldr	r2, [r7, #4]
 800dabe:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800dac2:	200e      	movs	r0, #14
 800dac4:	f7fe fb44 	bl	800c150 <pbuf_clone>
 800dac8:	61f8      	str	r0, [r7, #28]
 800daca:	e004      	b.n	800dad6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800dad0:	69f8      	ldr	r0, [r7, #28]
 800dad2:	f7fe f96b 	bl	800bdac <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800dad6:	69fb      	ldr	r3, [r7, #28]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d021      	beq.n	800db20 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800dadc:	7c7a      	ldrb	r2, [r7, #17]
 800dade:	4918      	ldr	r1, [pc, #96]	@ (800db40 <etharp_query+0x268>)
 800dae0:	4613      	mov	r3, r2
 800dae2:	005b      	lsls	r3, r3, #1
 800dae4:	4413      	add	r3, r2
 800dae6:	00db      	lsls	r3, r3, #3
 800dae8:	440b      	add	r3, r1
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d00a      	beq.n	800db06 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800daf0:	7c7a      	ldrb	r2, [r7, #17]
 800daf2:	4913      	ldr	r1, [pc, #76]	@ (800db40 <etharp_query+0x268>)
 800daf4:	4613      	mov	r3, r2
 800daf6:	005b      	lsls	r3, r3, #1
 800daf8:	4413      	add	r3, r2
 800dafa:	00db      	lsls	r3, r3, #3
 800dafc:	440b      	add	r3, r1
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4618      	mov	r0, r3
 800db02:	f7fe f8ad 	bl	800bc60 <pbuf_free>
      }
      arp_table[i].q = p;
 800db06:	7c7a      	ldrb	r2, [r7, #17]
 800db08:	490d      	ldr	r1, [pc, #52]	@ (800db40 <etharp_query+0x268>)
 800db0a:	4613      	mov	r3, r2
 800db0c:	005b      	lsls	r3, r3, #1
 800db0e:	4413      	add	r3, r2
 800db10:	00db      	lsls	r3, r3, #3
 800db12:	440b      	add	r3, r1
 800db14:	69fa      	ldr	r2, [r7, #28]
 800db16:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800db18:	2300      	movs	r3, #0
 800db1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800db1e:	e002      	b.n	800db26 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800db20:	23ff      	movs	r3, #255	@ 0xff
 800db22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800db26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800db2a:	4618      	mov	r0, r3
 800db2c:	3728      	adds	r7, #40	@ 0x28
 800db2e:	46bd      	mov	sp, r7
 800db30:	bd80      	pop	{r7, pc}
 800db32:	bf00      	nop
 800db34:	0801243c 	.word	0x0801243c
 800db38:	080125e8 	.word	0x080125e8
 800db3c:	080124b4 	.word	0x080124b4
 800db40:	2000cec8 	.word	0x2000cec8
 800db44:	080125f8 	.word	0x080125f8
 800db48:	080125dc 	.word	0x080125dc
 800db4c:	2000cfb8 	.word	0x2000cfb8
 800db50:	08012620 	.word	0x08012620

0800db54 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b08a      	sub	sp, #40	@ 0x28
 800db58:	af02      	add	r7, sp, #8
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	607a      	str	r2, [r7, #4]
 800db60:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800db62:	2300      	movs	r3, #0
 800db64:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d106      	bne.n	800db7a <etharp_raw+0x26>
 800db6c:	4b3a      	ldr	r3, [pc, #232]	@ (800dc58 <etharp_raw+0x104>)
 800db6e:	f240 4257 	movw	r2, #1111	@ 0x457
 800db72:	493a      	ldr	r1, [pc, #232]	@ (800dc5c <etharp_raw+0x108>)
 800db74:	483a      	ldr	r0, [pc, #232]	@ (800dc60 <etharp_raw+0x10c>)
 800db76:	f002 f861 	bl	800fc3c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800db7a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800db7e:	211c      	movs	r1, #28
 800db80:	200e      	movs	r0, #14
 800db82:	f7fd fd8b 	bl	800b69c <pbuf_alloc>
 800db86:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800db88:	69bb      	ldr	r3, [r7, #24]
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d102      	bne.n	800db94 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800db8e:	f04f 33ff 	mov.w	r3, #4294967295
 800db92:	e05d      	b.n	800dc50 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800db94:	69bb      	ldr	r3, [r7, #24]
 800db96:	895b      	ldrh	r3, [r3, #10]
 800db98:	2b1b      	cmp	r3, #27
 800db9a:	d806      	bhi.n	800dbaa <etharp_raw+0x56>
 800db9c:	4b2e      	ldr	r3, [pc, #184]	@ (800dc58 <etharp_raw+0x104>)
 800db9e:	f240 4262 	movw	r2, #1122	@ 0x462
 800dba2:	4930      	ldr	r1, [pc, #192]	@ (800dc64 <etharp_raw+0x110>)
 800dba4:	482e      	ldr	r0, [pc, #184]	@ (800dc60 <etharp_raw+0x10c>)
 800dba6:	f002 f849 	bl	800fc3c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800dbaa:	69bb      	ldr	r3, [r7, #24]
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800dbb0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f7fc fcc4 	bl	800a540 <lwip_htons>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	461a      	mov	r2, r3
 800dbbc:	697b      	ldr	r3, [r7, #20]
 800dbbe:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800dbc6:	2b06      	cmp	r3, #6
 800dbc8:	d006      	beq.n	800dbd8 <etharp_raw+0x84>
 800dbca:	4b23      	ldr	r3, [pc, #140]	@ (800dc58 <etharp_raw+0x104>)
 800dbcc:	f240 4269 	movw	r2, #1129	@ 0x469
 800dbd0:	4925      	ldr	r1, [pc, #148]	@ (800dc68 <etharp_raw+0x114>)
 800dbd2:	4823      	ldr	r0, [pc, #140]	@ (800dc60 <etharp_raw+0x10c>)
 800dbd4:	f002 f832 	bl	800fc3c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800dbd8:	697b      	ldr	r3, [r7, #20]
 800dbda:	3308      	adds	r3, #8
 800dbdc:	2206      	movs	r2, #6
 800dbde:	6839      	ldr	r1, [r7, #0]
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f002 f906 	bl	800fdf2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	3312      	adds	r3, #18
 800dbea:	2206      	movs	r2, #6
 800dbec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f002 f8ff 	bl	800fdf2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	330e      	adds	r3, #14
 800dbf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dbfa:	6812      	ldr	r2, [r2, #0]
 800dbfc:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800dbfe:	697b      	ldr	r3, [r7, #20]
 800dc00:	3318      	adds	r3, #24
 800dc02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc04:	6812      	ldr	r2, [r2, #0]
 800dc06:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	2200      	movs	r2, #0
 800dc0c:	701a      	strb	r2, [r3, #0]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	f042 0201 	orr.w	r2, r2, #1
 800dc14:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800dc16:	697b      	ldr	r3, [r7, #20]
 800dc18:	2200      	movs	r2, #0
 800dc1a:	f042 0208 	orr.w	r2, r2, #8
 800dc1e:	709a      	strb	r2, [r3, #2]
 800dc20:	2200      	movs	r2, #0
 800dc22:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800dc24:	697b      	ldr	r3, [r7, #20]
 800dc26:	2206      	movs	r2, #6
 800dc28:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2204      	movs	r2, #4
 800dc2e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800dc30:	f640 0306 	movw	r3, #2054	@ 0x806
 800dc34:	9300      	str	r3, [sp, #0]
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	68ba      	ldr	r2, [r7, #8]
 800dc3a:	69b9      	ldr	r1, [r7, #24]
 800dc3c:	68f8      	ldr	r0, [r7, #12]
 800dc3e:	f001 fcaf 	bl	800f5a0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800dc42:	69b8      	ldr	r0, [r7, #24]
 800dc44:	f7fe f80c 	bl	800bc60 <pbuf_free>
  p = NULL;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800dc4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800dc50:	4618      	mov	r0, r3
 800dc52:	3720      	adds	r7, #32
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}
 800dc58:	0801243c 	.word	0x0801243c
 800dc5c:	0801258c 	.word	0x0801258c
 800dc60:	080124b4 	.word	0x080124b4
 800dc64:	0801263c 	.word	0x0801263c
 800dc68:	08012670 	.word	0x08012670

0800dc6c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b088      	sub	sp, #32
 800dc70:	af04      	add	r7, sp, #16
 800dc72:	60f8      	str	r0, [r7, #12]
 800dc74:	60b9      	str	r1, [r7, #8]
 800dc76:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800dc88:	2201      	movs	r2, #1
 800dc8a:	9203      	str	r2, [sp, #12]
 800dc8c:	68ba      	ldr	r2, [r7, #8]
 800dc8e:	9202      	str	r2, [sp, #8]
 800dc90:	4a06      	ldr	r2, [pc, #24]	@ (800dcac <etharp_request_dst+0x40>)
 800dc92:	9201      	str	r2, [sp, #4]
 800dc94:	9300      	str	r3, [sp, #0]
 800dc96:	4603      	mov	r3, r0
 800dc98:	687a      	ldr	r2, [r7, #4]
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f7ff ff5a 	bl	800db54 <etharp_raw>
 800dca0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3710      	adds	r7, #16
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}
 800dcaa:	bf00      	nop
 800dcac:	08012c94 	.word	0x08012c94

0800dcb0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b082      	sub	sp, #8
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800dcba:	4a05      	ldr	r2, [pc, #20]	@ (800dcd0 <etharp_request+0x20>)
 800dcbc:	6839      	ldr	r1, [r7, #0]
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f7ff ffd4 	bl	800dc6c <etharp_request_dst>
 800dcc4:	4603      	mov	r3, r0
}
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	3708      	adds	r7, #8
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	08012c8c 	.word	0x08012c8c

0800dcd4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b08e      	sub	sp, #56	@ 0x38
 800dcd8:	af04      	add	r7, sp, #16
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800dcde:	4b79      	ldr	r3, [pc, #484]	@ (800dec4 <icmp_input+0x1f0>)
 800dce0:	689b      	ldr	r3, [r3, #8]
 800dce2:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800dce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce6:	781b      	ldrb	r3, [r3, #0]
 800dce8:	f003 030f 	and.w	r3, r3, #15
 800dcec:	b2db      	uxtb	r3, r3
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	b2db      	uxtb	r3, r3
 800dcf2:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800dcf4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dcf6:	2b13      	cmp	r3, #19
 800dcf8:	f240 80cd 	bls.w	800de96 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	895b      	ldrh	r3, [r3, #10]
 800dd00:	2b03      	cmp	r3, #3
 800dd02:	f240 80ca 	bls.w	800de9a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800dd10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	f000 80b7 	beq.w	800de88 <icmp_input+0x1b4>
 800dd1a:	2b08      	cmp	r3, #8
 800dd1c:	f040 80b7 	bne.w	800de8e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800dd20:	4b69      	ldr	r3, [pc, #420]	@ (800dec8 <icmp_input+0x1f4>)
 800dd22:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800dd24:	4b67      	ldr	r3, [pc, #412]	@ (800dec4 <icmp_input+0x1f0>)
 800dd26:	695b      	ldr	r3, [r3, #20]
 800dd28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dd2c:	2be0      	cmp	r3, #224	@ 0xe0
 800dd2e:	f000 80bb 	beq.w	800dea8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800dd32:	4b64      	ldr	r3, [pc, #400]	@ (800dec4 <icmp_input+0x1f0>)
 800dd34:	695b      	ldr	r3, [r3, #20]
 800dd36:	4a63      	ldr	r2, [pc, #396]	@ (800dec4 <icmp_input+0x1f0>)
 800dd38:	6812      	ldr	r2, [r2, #0]
 800dd3a:	4611      	mov	r1, r2
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f000 fbe3 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	f040 80b1 	bne.w	800deac <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	891b      	ldrh	r3, [r3, #8]
 800dd4e:	2b07      	cmp	r3, #7
 800dd50:	f240 80a5 	bls.w	800de9e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800dd54:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dd56:	330e      	adds	r3, #14
 800dd58:	4619      	mov	r1, r3
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7fd feea 	bl	800bb34 <pbuf_add_header>
 800dd60:	4603      	mov	r3, r0
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d04b      	beq.n	800ddfe <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	891a      	ldrh	r2, [r3, #8]
 800dd6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dd6c:	4413      	add	r3, r2
 800dd6e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	891b      	ldrh	r3, [r3, #8]
 800dd74:	8b7a      	ldrh	r2, [r7, #26]
 800dd76:	429a      	cmp	r2, r3
 800dd78:	f0c0 809a 	bcc.w	800deb0 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800dd7c:	8b7b      	ldrh	r3, [r7, #26]
 800dd7e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800dd82:	4619      	mov	r1, r3
 800dd84:	200e      	movs	r0, #14
 800dd86:	f7fd fc89 	bl	800b69c <pbuf_alloc>
 800dd8a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	f000 8090 	beq.w	800deb4 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	895b      	ldrh	r3, [r3, #10]
 800dd98:	461a      	mov	r2, r3
 800dd9a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dd9c:	3308      	adds	r3, #8
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d203      	bcs.n	800ddaa <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800dda2:	6978      	ldr	r0, [r7, #20]
 800dda4:	f7fd ff5c 	bl	800bc60 <pbuf_free>
          goto icmperr;
 800dda8:	e085      	b.n	800deb6 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800ddaa:	697b      	ldr	r3, [r7, #20]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800ddb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f002 f81d 	bl	800fdf2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800ddb8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ddba:	4619      	mov	r1, r3
 800ddbc:	6978      	ldr	r0, [r7, #20]
 800ddbe:	f7fd fec9 	bl	800bb54 <pbuf_remove_header>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d009      	beq.n	800dddc <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800ddc8:	4b40      	ldr	r3, [pc, #256]	@ (800decc <icmp_input+0x1f8>)
 800ddca:	22b6      	movs	r2, #182	@ 0xb6
 800ddcc:	4940      	ldr	r1, [pc, #256]	@ (800ded0 <icmp_input+0x1fc>)
 800ddce:	4841      	ldr	r0, [pc, #260]	@ (800ded4 <icmp_input+0x200>)
 800ddd0:	f001 ff34 	bl	800fc3c <iprintf>
          pbuf_free(r);
 800ddd4:	6978      	ldr	r0, [r7, #20]
 800ddd6:	f7fd ff43 	bl	800bc60 <pbuf_free>
          goto icmperr;
 800ddda:	e06c      	b.n	800deb6 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800dddc:	6879      	ldr	r1, [r7, #4]
 800ddde:	6978      	ldr	r0, [r7, #20]
 800dde0:	f7fe f872 	bl	800bec8 <pbuf_copy>
 800dde4:	4603      	mov	r3, r0
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d003      	beq.n	800ddf2 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800ddea:	6978      	ldr	r0, [r7, #20]
 800ddec:	f7fd ff38 	bl	800bc60 <pbuf_free>
          goto icmperr;
 800ddf0:	e061      	b.n	800deb6 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800ddf2:	6878      	ldr	r0, [r7, #4]
 800ddf4:	f7fd ff34 	bl	800bc60 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	607b      	str	r3, [r7, #4]
 800ddfc:	e00f      	b.n	800de1e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800ddfe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800de00:	330e      	adds	r3, #14
 800de02:	4619      	mov	r1, r3
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f7fd fea5 	bl	800bb54 <pbuf_remove_header>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d006      	beq.n	800de1e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800de10:	4b2e      	ldr	r3, [pc, #184]	@ (800decc <icmp_input+0x1f8>)
 800de12:	22c7      	movs	r2, #199	@ 0xc7
 800de14:	4930      	ldr	r1, [pc, #192]	@ (800ded8 <icmp_input+0x204>)
 800de16:	482f      	ldr	r0, [pc, #188]	@ (800ded4 <icmp_input+0x200>)
 800de18:	f001 ff10 	bl	800fc3c <iprintf>
          goto icmperr;
 800de1c:	e04b      	b.n	800deb6 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800de24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800de26:	4619      	mov	r1, r3
 800de28:	6878      	ldr	r0, [r7, #4]
 800de2a:	f7fd fe83 	bl	800bb34 <pbuf_add_header>
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	d12b      	bne.n	800de8c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	685b      	ldr	r3, [r3, #4]
 800de38:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800de3a:	69fb      	ldr	r3, [r7, #28]
 800de3c:	681a      	ldr	r2, [r3, #0]
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800de42:	4b20      	ldr	r3, [pc, #128]	@ (800dec4 <icmp_input+0x1f0>)
 800de44:	691a      	ldr	r2, [r3, #16]
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	2200      	movs	r2, #0
 800de4e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	2200      	movs	r2, #0
 800de54:	709a      	strb	r2, [r3, #2]
 800de56:	2200      	movs	r2, #0
 800de58:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	22ff      	movs	r2, #255	@ 0xff
 800de5e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	2200      	movs	r2, #0
 800de64:	729a      	strb	r2, [r3, #10]
 800de66:	2200      	movs	r2, #0
 800de68:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	9302      	str	r3, [sp, #8]
 800de6e:	2301      	movs	r3, #1
 800de70:	9301      	str	r3, [sp, #4]
 800de72:	2300      	movs	r3, #0
 800de74:	9300      	str	r3, [sp, #0]
 800de76:	23ff      	movs	r3, #255	@ 0xff
 800de78:	2200      	movs	r2, #0
 800de7a:	69f9      	ldr	r1, [r7, #28]
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 fa6b 	bl	800e358 <ip4_output_if>
 800de82:	4603      	mov	r3, r0
 800de84:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800de86:	e001      	b.n	800de8c <icmp_input+0x1b8>
      break;
 800de88:	bf00      	nop
 800de8a:	e000      	b.n	800de8e <icmp_input+0x1ba>
      break;
 800de8c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f7fd fee6 	bl	800bc60 <pbuf_free>
  return;
 800de94:	e013      	b.n	800debe <icmp_input+0x1ea>
    goto lenerr;
 800de96:	bf00      	nop
 800de98:	e002      	b.n	800dea0 <icmp_input+0x1cc>
    goto lenerr;
 800de9a:	bf00      	nop
 800de9c:	e000      	b.n	800dea0 <icmp_input+0x1cc>
        goto lenerr;
 800de9e:	bf00      	nop
lenerr:
  pbuf_free(p);
 800dea0:	6878      	ldr	r0, [r7, #4]
 800dea2:	f7fd fedd 	bl	800bc60 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800dea6:	e00a      	b.n	800debe <icmp_input+0x1ea>
        goto icmperr;
 800dea8:	bf00      	nop
 800deaa:	e004      	b.n	800deb6 <icmp_input+0x1e2>
        goto icmperr;
 800deac:	bf00      	nop
 800deae:	e002      	b.n	800deb6 <icmp_input+0x1e2>
          goto icmperr;
 800deb0:	bf00      	nop
 800deb2:	e000      	b.n	800deb6 <icmp_input+0x1e2>
          goto icmperr;
 800deb4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7fd fed2 	bl	800bc60 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800debc:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800debe:	3728      	adds	r7, #40	@ 0x28
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}
 800dec4:	20009c9c 	.word	0x20009c9c
 800dec8:	20009cb0 	.word	0x20009cb0
 800decc:	080126b4 	.word	0x080126b4
 800ded0:	080126ec 	.word	0x080126ec
 800ded4:	08012724 	.word	0x08012724
 800ded8:	0801274c 	.word	0x0801274c

0800dedc <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	460b      	mov	r3, r1
 800dee6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800dee8:	78fb      	ldrb	r3, [r7, #3]
 800deea:	461a      	mov	r2, r3
 800deec:	2103      	movs	r1, #3
 800deee:	6878      	ldr	r0, [r7, #4]
 800def0:	f000 f814 	bl	800df1c <icmp_send_response>
}
 800def4:	bf00      	nop
 800def6:	3708      	adds	r7, #8
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b082      	sub	sp, #8
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	460b      	mov	r3, r1
 800df06:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800df08:	78fb      	ldrb	r3, [r7, #3]
 800df0a:	461a      	mov	r2, r3
 800df0c:	210b      	movs	r1, #11
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f000 f804 	bl	800df1c <icmp_send_response>
}
 800df14:	bf00      	nop
 800df16:	3708      	adds	r7, #8
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b08c      	sub	sp, #48	@ 0x30
 800df20:	af04      	add	r7, sp, #16
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	460b      	mov	r3, r1
 800df26:	70fb      	strb	r3, [r7, #3]
 800df28:	4613      	mov	r3, r2
 800df2a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800df2c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800df30:	2124      	movs	r1, #36	@ 0x24
 800df32:	2022      	movs	r0, #34	@ 0x22
 800df34:	f7fd fbb2 	bl	800b69c <pbuf_alloc>
 800df38:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800df3a:	69fb      	ldr	r3, [r7, #28]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d04c      	beq.n	800dfda <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	895b      	ldrh	r3, [r3, #10]
 800df44:	2b23      	cmp	r3, #35	@ 0x23
 800df46:	d806      	bhi.n	800df56 <icmp_send_response+0x3a>
 800df48:	4b26      	ldr	r3, [pc, #152]	@ (800dfe4 <icmp_send_response+0xc8>)
 800df4a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800df4e:	4926      	ldr	r1, [pc, #152]	@ (800dfe8 <icmp_send_response+0xcc>)
 800df50:	4826      	ldr	r0, [pc, #152]	@ (800dfec <icmp_send_response+0xd0>)
 800df52:	f001 fe73 	bl	800fc3c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	685b      	ldr	r3, [r3, #4]
 800df5a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800df5c:	69fb      	ldr	r3, [r7, #28]
 800df5e:	685b      	ldr	r3, [r3, #4]
 800df60:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800df62:	697b      	ldr	r3, [r7, #20]
 800df64:	78fa      	ldrb	r2, [r7, #3]
 800df66:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	78ba      	ldrb	r2, [r7, #2]
 800df6c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	2200      	movs	r2, #0
 800df72:	711a      	strb	r2, [r3, #4]
 800df74:	2200      	movs	r2, #0
 800df76:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	2200      	movs	r2, #0
 800df7c:	719a      	strb	r2, [r3, #6]
 800df7e:	2200      	movs	r2, #0
 800df80:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	685b      	ldr	r3, [r3, #4]
 800df86:	f103 0008 	add.w	r0, r3, #8
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	221c      	movs	r2, #28
 800df90:	4619      	mov	r1, r3
 800df92:	f001 ff2e 	bl	800fdf2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800df96:	69bb      	ldr	r3, [r7, #24]
 800df98:	68db      	ldr	r3, [r3, #12]
 800df9a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800df9c:	f107 030c 	add.w	r3, r7, #12
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f000 f825 	bl	800dff0 <ip4_route>
 800dfa6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800dfa8:	693b      	ldr	r3, [r7, #16]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d011      	beq.n	800dfd2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800dfae:	697b      	ldr	r3, [r7, #20]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	709a      	strb	r2, [r3, #2]
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800dfb8:	f107 020c 	add.w	r2, r7, #12
 800dfbc:	693b      	ldr	r3, [r7, #16]
 800dfbe:	9302      	str	r3, [sp, #8]
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	9301      	str	r3, [sp, #4]
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	9300      	str	r3, [sp, #0]
 800dfc8:	23ff      	movs	r3, #255	@ 0xff
 800dfca:	2100      	movs	r1, #0
 800dfcc:	69f8      	ldr	r0, [r7, #28]
 800dfce:	f000 f9c3 	bl	800e358 <ip4_output_if>
  }
  pbuf_free(q);
 800dfd2:	69f8      	ldr	r0, [r7, #28]
 800dfd4:	f7fd fe44 	bl	800bc60 <pbuf_free>
 800dfd8:	e000      	b.n	800dfdc <icmp_send_response+0xc0>
    return;
 800dfda:	bf00      	nop
}
 800dfdc:	3720      	adds	r7, #32
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	bd80      	pop	{r7, pc}
 800dfe2:	bf00      	nop
 800dfe4:	080126b4 	.word	0x080126b4
 800dfe8:	08012780 	.word	0x08012780
 800dfec:	08012724 	.word	0x08012724

0800dff0 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800dff0:	b480      	push	{r7}
 800dff2:	b085      	sub	sp, #20
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800dff8:	4b33      	ldr	r3, [pc, #204]	@ (800e0c8 <ip4_route+0xd8>)
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	60fb      	str	r3, [r7, #12]
 800dffe:	e036      	b.n	800e06e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e006:	f003 0301 	and.w	r3, r3, #1
 800e00a:	b2db      	uxtb	r3, r3
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d02b      	beq.n	800e068 <ip4_route+0x78>
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e016:	089b      	lsrs	r3, r3, #2
 800e018:	f003 0301 	and.w	r3, r3, #1
 800e01c:	b2db      	uxtb	r3, r3
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d022      	beq.n	800e068 <ip4_route+0x78>
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	3304      	adds	r3, #4
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d01d      	beq.n	800e068 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681a      	ldr	r2, [r3, #0]
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	3304      	adds	r3, #4
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	405a      	eors	r2, r3
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	3308      	adds	r3, #8
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	4013      	ands	r3, r2
 800e040:	2b00      	cmp	r3, #0
 800e042:	d101      	bne.n	800e048 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	e038      	b.n	800e0ba <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e04e:	f003 0302 	and.w	r3, r3, #2
 800e052:	2b00      	cmp	r3, #0
 800e054:	d108      	bne.n	800e068 <ip4_route+0x78>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681a      	ldr	r2, [r3, #0]
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	330c      	adds	r3, #12
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	429a      	cmp	r2, r3
 800e062:	d101      	bne.n	800e068 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	e028      	b.n	800e0ba <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	60fb      	str	r3, [r7, #12]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d1c5      	bne.n	800e000 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e074:	4b15      	ldr	r3, [pc, #84]	@ (800e0cc <ip4_route+0xdc>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d01a      	beq.n	800e0b2 <ip4_route+0xc2>
 800e07c:	4b13      	ldr	r3, [pc, #76]	@ (800e0cc <ip4_route+0xdc>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e084:	f003 0301 	and.w	r3, r3, #1
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d012      	beq.n	800e0b2 <ip4_route+0xc2>
 800e08c:	4b0f      	ldr	r3, [pc, #60]	@ (800e0cc <ip4_route+0xdc>)
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e094:	f003 0304 	and.w	r3, r3, #4
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d00a      	beq.n	800e0b2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e09c:	4b0b      	ldr	r3, [pc, #44]	@ (800e0cc <ip4_route+0xdc>)
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	3304      	adds	r3, #4
 800e0a2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d004      	beq.n	800e0b2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	b2db      	uxtb	r3, r3
 800e0ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800e0b0:	d101      	bne.n	800e0b6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	e001      	b.n	800e0ba <ip4_route+0xca>
  }

  return netif_default;
 800e0b6:	4b05      	ldr	r3, [pc, #20]	@ (800e0cc <ip4_route+0xdc>)
 800e0b8:	681b      	ldr	r3, [r3, #0]
}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	3714      	adds	r7, #20
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c4:	4770      	bx	lr
 800e0c6:	bf00      	nop
 800e0c8:	2000ceb0 	.word	0x2000ceb0
 800e0cc:	2000ceb4 	.word	0x2000ceb4

0800e0d0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b082      	sub	sp, #8
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e0de:	f003 0301 	and.w	r3, r3, #1
 800e0e2:	b2db      	uxtb	r3, r3
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d016      	beq.n	800e116 <ip4_input_accept+0x46>
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	3304      	adds	r3, #4
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d011      	beq.n	800e116 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e0f2:	4b0b      	ldr	r3, [pc, #44]	@ (800e120 <ip4_input_accept+0x50>)
 800e0f4:	695a      	ldr	r2, [r3, #20]
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	3304      	adds	r3, #4
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	429a      	cmp	r2, r3
 800e0fe:	d008      	beq.n	800e112 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800e100:	4b07      	ldr	r3, [pc, #28]	@ (800e120 <ip4_input_accept+0x50>)
 800e102:	695b      	ldr	r3, [r3, #20]
 800e104:	6879      	ldr	r1, [r7, #4]
 800e106:	4618      	mov	r0, r3
 800e108:	f000 f9fe 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800e10c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d001      	beq.n	800e116 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800e112:	2301      	movs	r3, #1
 800e114:	e000      	b.n	800e118 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800e116:	2300      	movs	r3, #0
}
 800e118:	4618      	mov	r0, r3
 800e11a:	3708      	adds	r7, #8
 800e11c:	46bd      	mov	sp, r7
 800e11e:	bd80      	pop	{r7, pc}
 800e120:	20009c9c 	.word	0x20009c9c

0800e124 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800e124:	b580      	push	{r7, lr}
 800e126:	b086      	sub	sp, #24
 800e128:	af00      	add	r7, sp, #0
 800e12a:	6078      	str	r0, [r7, #4]
 800e12c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	685b      	ldr	r3, [r3, #4]
 800e132:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800e134:	697b      	ldr	r3, [r7, #20]
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	091b      	lsrs	r3, r3, #4
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	2b04      	cmp	r3, #4
 800e13e:	d004      	beq.n	800e14a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f7fd fd8d 	bl	800bc60 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800e146:	2300      	movs	r3, #0
 800e148:	e0fd      	b.n	800e346 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	f003 030f 	and.w	r3, r3, #15
 800e152:	b2db      	uxtb	r3, r3
 800e154:	009b      	lsls	r3, r3, #2
 800e156:	b2db      	uxtb	r3, r3
 800e158:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	885b      	ldrh	r3, [r3, #2]
 800e15e:	b29b      	uxth	r3, r3
 800e160:	4618      	mov	r0, r3
 800e162:	f7fc f9ed 	bl	800a540 <lwip_htons>
 800e166:	4603      	mov	r3, r0
 800e168:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	891b      	ldrh	r3, [r3, #8]
 800e16e:	89ba      	ldrh	r2, [r7, #12]
 800e170:	429a      	cmp	r2, r3
 800e172:	d204      	bcs.n	800e17e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800e174:	89bb      	ldrh	r3, [r7, #12]
 800e176:	4619      	mov	r1, r3
 800e178:	6878      	ldr	r0, [r7, #4]
 800e17a:	f7fd fbeb 	bl	800b954 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	895b      	ldrh	r3, [r3, #10]
 800e182:	89fa      	ldrh	r2, [r7, #14]
 800e184:	429a      	cmp	r2, r3
 800e186:	d807      	bhi.n	800e198 <ip4_input+0x74>
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	891b      	ldrh	r3, [r3, #8]
 800e18c:	89ba      	ldrh	r2, [r7, #12]
 800e18e:	429a      	cmp	r2, r3
 800e190:	d802      	bhi.n	800e198 <ip4_input+0x74>
 800e192:	89fb      	ldrh	r3, [r7, #14]
 800e194:	2b13      	cmp	r3, #19
 800e196:	d804      	bhi.n	800e1a2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f7fd fd61 	bl	800bc60 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800e19e:	2300      	movs	r3, #0
 800e1a0:	e0d1      	b.n	800e346 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	691b      	ldr	r3, [r3, #16]
 800e1a6:	4a6a      	ldr	r2, [pc, #424]	@ (800e350 <ip4_input+0x22c>)
 800e1a8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e1aa:	697b      	ldr	r3, [r7, #20]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	4a68      	ldr	r2, [pc, #416]	@ (800e350 <ip4_input+0x22c>)
 800e1b0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e1b2:	4b67      	ldr	r3, [pc, #412]	@ (800e350 <ip4_input+0x22c>)
 800e1b4:	695b      	ldr	r3, [r3, #20]
 800e1b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e1ba:	2be0      	cmp	r3, #224	@ 0xe0
 800e1bc:	d112      	bne.n	800e1e4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e1c4:	f003 0301 	and.w	r3, r3, #1
 800e1c8:	b2db      	uxtb	r3, r3
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d007      	beq.n	800e1de <ip4_input+0xba>
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	3304      	adds	r3, #4
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <ip4_input+0xba>
      netif = inp;
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	613b      	str	r3, [r7, #16]
 800e1dc:	e02a      	b.n	800e234 <ip4_input+0x110>
    } else {
      netif = NULL;
 800e1de:	2300      	movs	r3, #0
 800e1e0:	613b      	str	r3, [r7, #16]
 800e1e2:	e027      	b.n	800e234 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800e1e4:	6838      	ldr	r0, [r7, #0]
 800e1e6:	f7ff ff73 	bl	800e0d0 <ip4_input_accept>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d002      	beq.n	800e1f6 <ip4_input+0xd2>
      netif = inp;
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	613b      	str	r3, [r7, #16]
 800e1f4:	e01e      	b.n	800e234 <ip4_input+0x110>
    } else {
      netif = NULL;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800e1fa:	4b55      	ldr	r3, [pc, #340]	@ (800e350 <ip4_input+0x22c>)
 800e1fc:	695b      	ldr	r3, [r3, #20]
 800e1fe:	b2db      	uxtb	r3, r3
 800e200:	2b7f      	cmp	r3, #127	@ 0x7f
 800e202:	d017      	beq.n	800e234 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800e204:	4b53      	ldr	r3, [pc, #332]	@ (800e354 <ip4_input+0x230>)
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	613b      	str	r3, [r7, #16]
 800e20a:	e00e      	b.n	800e22a <ip4_input+0x106>
          if (netif == inp) {
 800e20c:	693a      	ldr	r2, [r7, #16]
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	429a      	cmp	r2, r3
 800e212:	d006      	beq.n	800e222 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800e214:	6938      	ldr	r0, [r7, #16]
 800e216:	f7ff ff5b 	bl	800e0d0 <ip4_input_accept>
 800e21a:	4603      	mov	r3, r0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d108      	bne.n	800e232 <ip4_input+0x10e>
 800e220:	e000      	b.n	800e224 <ip4_input+0x100>
            continue;
 800e222:	bf00      	nop
        NETIF_FOREACH(netif) {
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	613b      	str	r3, [r7, #16]
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d1ed      	bne.n	800e20c <ip4_input+0xe8>
 800e230:	e000      	b.n	800e234 <ip4_input+0x110>
            break;
 800e232:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e234:	4b46      	ldr	r3, [pc, #280]	@ (800e350 <ip4_input+0x22c>)
 800e236:	691b      	ldr	r3, [r3, #16]
 800e238:	6839      	ldr	r1, [r7, #0]
 800e23a:	4618      	mov	r0, r3
 800e23c:	f000 f964 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800e240:	4603      	mov	r3, r0
 800e242:	2b00      	cmp	r3, #0
 800e244:	d105      	bne.n	800e252 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800e246:	4b42      	ldr	r3, [pc, #264]	@ (800e350 <ip4_input+0x22c>)
 800e248:	691b      	ldr	r3, [r3, #16]
 800e24a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e24e:	2be0      	cmp	r3, #224	@ 0xe0
 800e250:	d104      	bne.n	800e25c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f7fd fd04 	bl	800bc60 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800e258:	2300      	movs	r3, #0
 800e25a:	e074      	b.n	800e346 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d104      	bne.n	800e26c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800e262:	6878      	ldr	r0, [r7, #4]
 800e264:	f7fd fcfc 	bl	800bc60 <pbuf_free>
    return ERR_OK;
 800e268:	2300      	movs	r3, #0
 800e26a:	e06c      	b.n	800e346 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	88db      	ldrh	r3, [r3, #6]
 800e270:	b29b      	uxth	r3, r3
 800e272:	461a      	mov	r2, r3
 800e274:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800e278:	4013      	ands	r3, r2
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d00b      	beq.n	800e296 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 fdc6 	bl	800ee10 <ip4_reass>
 800e284:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d101      	bne.n	800e290 <ip4_input+0x16c>
      return ERR_OK;
 800e28c:	2300      	movs	r3, #0
 800e28e:	e05a      	b.n	800e346 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	685b      	ldr	r3, [r3, #4]
 800e294:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800e296:	4a2e      	ldr	r2, [pc, #184]	@ (800e350 <ip4_input+0x22c>)
 800e298:	693b      	ldr	r3, [r7, #16]
 800e29a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800e29c:	4a2c      	ldr	r2, [pc, #176]	@ (800e350 <ip4_input+0x22c>)
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800e2a2:	4a2b      	ldr	r2, [pc, #172]	@ (800e350 <ip4_input+0x22c>)
 800e2a4:	697b      	ldr	r3, [r7, #20]
 800e2a6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	781b      	ldrb	r3, [r3, #0]
 800e2ac:	f003 030f 	and.w	r3, r3, #15
 800e2b0:	b2db      	uxtb	r3, r3
 800e2b2:	009b      	lsls	r3, r3, #2
 800e2b4:	b2db      	uxtb	r3, r3
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	4b25      	ldr	r3, [pc, #148]	@ (800e350 <ip4_input+0x22c>)
 800e2ba:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800e2bc:	89fb      	ldrh	r3, [r7, #14]
 800e2be:	4619      	mov	r1, r3
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f7fd fc47 	bl	800bb54 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800e2c6:	697b      	ldr	r3, [r7, #20]
 800e2c8:	7a5b      	ldrb	r3, [r3, #9]
 800e2ca:	2b01      	cmp	r3, #1
 800e2cc:	d006      	beq.n	800e2dc <ip4_input+0x1b8>
 800e2ce:	2b11      	cmp	r3, #17
 800e2d0:	d109      	bne.n	800e2e6 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800e2d2:	6839      	ldr	r1, [r7, #0]
 800e2d4:	6878      	ldr	r0, [r7, #4]
 800e2d6:	f7fe f975 	bl	800c5c4 <udp_input>
        break;
 800e2da:	e021      	b.n	800e320 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800e2dc:	6839      	ldr	r1, [r7, #0]
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f7ff fcf8 	bl	800dcd4 <icmp_input>
        break;
 800e2e4:	e01c      	b.n	800e320 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e2e6:	4b1a      	ldr	r3, [pc, #104]	@ (800e350 <ip4_input+0x22c>)
 800e2e8:	695b      	ldr	r3, [r3, #20]
 800e2ea:	6939      	ldr	r1, [r7, #16]
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f000 f90b 	bl	800e508 <ip4_addr_isbroadcast_u32>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d10f      	bne.n	800e318 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e2f8:	4b15      	ldr	r3, [pc, #84]	@ (800e350 <ip4_input+0x22c>)
 800e2fa:	695b      	ldr	r3, [r3, #20]
 800e2fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e300:	2be0      	cmp	r3, #224	@ 0xe0
 800e302:	d009      	beq.n	800e318 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800e304:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e308:	4619      	mov	r1, r3
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f7fd fc95 	bl	800bc3a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e310:	2102      	movs	r1, #2
 800e312:	6878      	ldr	r0, [r7, #4]
 800e314:	f7ff fde2 	bl	800dedc <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800e318:	6878      	ldr	r0, [r7, #4]
 800e31a:	f7fd fca1 	bl	800bc60 <pbuf_free>
        break;
 800e31e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e320:	4b0b      	ldr	r3, [pc, #44]	@ (800e350 <ip4_input+0x22c>)
 800e322:	2200      	movs	r2, #0
 800e324:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e326:	4b0a      	ldr	r3, [pc, #40]	@ (800e350 <ip4_input+0x22c>)
 800e328:	2200      	movs	r2, #0
 800e32a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800e32c:	4b08      	ldr	r3, [pc, #32]	@ (800e350 <ip4_input+0x22c>)
 800e32e:	2200      	movs	r2, #0
 800e330:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800e332:	4b07      	ldr	r3, [pc, #28]	@ (800e350 <ip4_input+0x22c>)
 800e334:	2200      	movs	r2, #0
 800e336:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800e338:	4b05      	ldr	r3, [pc, #20]	@ (800e350 <ip4_input+0x22c>)
 800e33a:	2200      	movs	r2, #0
 800e33c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800e33e:	4b04      	ldr	r3, [pc, #16]	@ (800e350 <ip4_input+0x22c>)
 800e340:	2200      	movs	r2, #0
 800e342:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800e344:	2300      	movs	r3, #0
}
 800e346:	4618      	mov	r0, r3
 800e348:	3718      	adds	r7, #24
 800e34a:	46bd      	mov	sp, r7
 800e34c:	bd80      	pop	{r7, pc}
 800e34e:	bf00      	nop
 800e350:	20009c9c 	.word	0x20009c9c
 800e354:	2000ceb0 	.word	0x2000ceb0

0800e358 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b08a      	sub	sp, #40	@ 0x28
 800e35c:	af04      	add	r7, sp, #16
 800e35e:	60f8      	str	r0, [r7, #12]
 800e360:	60b9      	str	r1, [r7, #8]
 800e362:	607a      	str	r2, [r7, #4]
 800e364:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800e366:	68bb      	ldr	r3, [r7, #8]
 800e368:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d009      	beq.n	800e384 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800e370:	68bb      	ldr	r3, [r7, #8]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d003      	beq.n	800e37e <ip4_output_if+0x26>
 800e376:	68bb      	ldr	r3, [r7, #8]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d102      	bne.n	800e384 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800e37e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e380:	3304      	adds	r3, #4
 800e382:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800e384:	78fa      	ldrb	r2, [r7, #3]
 800e386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e388:	9302      	str	r3, [sp, #8]
 800e38a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e38e:	9301      	str	r3, [sp, #4]
 800e390:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e394:	9300      	str	r3, [sp, #0]
 800e396:	4613      	mov	r3, r2
 800e398:	687a      	ldr	r2, [r7, #4]
 800e39a:	6979      	ldr	r1, [r7, #20]
 800e39c:	68f8      	ldr	r0, [r7, #12]
 800e39e:	f000 f805 	bl	800e3ac <ip4_output_if_src>
 800e3a2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3718      	adds	r7, #24
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b088      	sub	sp, #32
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	60f8      	str	r0, [r7, #12]
 800e3b4:	60b9      	str	r1, [r7, #8]
 800e3b6:	607a      	str	r2, [r7, #4]
 800e3b8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	7b9b      	ldrb	r3, [r3, #14]
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d006      	beq.n	800e3d0 <ip4_output_if_src+0x24>
 800e3c2:	4b4b      	ldr	r3, [pc, #300]	@ (800e4f0 <ip4_output_if_src+0x144>)
 800e3c4:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800e3c8:	494a      	ldr	r1, [pc, #296]	@ (800e4f4 <ip4_output_if_src+0x148>)
 800e3ca:	484b      	ldr	r0, [pc, #300]	@ (800e4f8 <ip4_output_if_src+0x14c>)
 800e3cc:	f001 fc36 	bl	800fc3c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d060      	beq.n	800e498 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800e3d6:	2314      	movs	r3, #20
 800e3d8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800e3da:	2114      	movs	r1, #20
 800e3dc:	68f8      	ldr	r0, [r7, #12]
 800e3de:	f7fd fba9 	bl	800bb34 <pbuf_add_header>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d002      	beq.n	800e3ee <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e3e8:	f06f 0301 	mvn.w	r3, #1
 800e3ec:	e07c      	b.n	800e4e8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	685b      	ldr	r3, [r3, #4]
 800e3f2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	895b      	ldrh	r3, [r3, #10]
 800e3f8:	2b13      	cmp	r3, #19
 800e3fa:	d806      	bhi.n	800e40a <ip4_output_if_src+0x5e>
 800e3fc:	4b3c      	ldr	r3, [pc, #240]	@ (800e4f0 <ip4_output_if_src+0x144>)
 800e3fe:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800e402:	493e      	ldr	r1, [pc, #248]	@ (800e4fc <ip4_output_if_src+0x150>)
 800e404:	483c      	ldr	r0, [pc, #240]	@ (800e4f8 <ip4_output_if_src+0x14c>)
 800e406:	f001 fc19 	bl	800fc3c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	78fa      	ldrb	r2, [r7, #3]
 800e40e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800e410:	69fb      	ldr	r3, [r7, #28]
 800e412:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800e416:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681a      	ldr	r2, [r3, #0]
 800e41c:	69fb      	ldr	r3, [r7, #28]
 800e41e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800e420:	8b7b      	ldrh	r3, [r7, #26]
 800e422:	089b      	lsrs	r3, r3, #2
 800e424:	b29b      	uxth	r3, r3
 800e426:	b2db      	uxtb	r3, r3
 800e428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e42c:	b2da      	uxtb	r2, r3
 800e42e:	69fb      	ldr	r3, [r7, #28]
 800e430:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800e432:	69fb      	ldr	r3, [r7, #28]
 800e434:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e438:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	891b      	ldrh	r3, [r3, #8]
 800e43e:	4618      	mov	r0, r3
 800e440:	f7fc f87e 	bl	800a540 <lwip_htons>
 800e444:	4603      	mov	r3, r0
 800e446:	461a      	mov	r2, r3
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800e44c:	69fb      	ldr	r3, [r7, #28]
 800e44e:	2200      	movs	r2, #0
 800e450:	719a      	strb	r2, [r3, #6]
 800e452:	2200      	movs	r2, #0
 800e454:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800e456:	4b2a      	ldr	r3, [pc, #168]	@ (800e500 <ip4_output_if_src+0x154>)
 800e458:	881b      	ldrh	r3, [r3, #0]
 800e45a:	4618      	mov	r0, r3
 800e45c:	f7fc f870 	bl	800a540 <lwip_htons>
 800e460:	4603      	mov	r3, r0
 800e462:	461a      	mov	r2, r3
 800e464:	69fb      	ldr	r3, [r7, #28]
 800e466:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800e468:	4b25      	ldr	r3, [pc, #148]	@ (800e500 <ip4_output_if_src+0x154>)
 800e46a:	881b      	ldrh	r3, [r3, #0]
 800e46c:	3301      	adds	r3, #1
 800e46e:	b29a      	uxth	r2, r3
 800e470:	4b23      	ldr	r3, [pc, #140]	@ (800e500 <ip4_output_if_src+0x154>)
 800e472:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d104      	bne.n	800e484 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800e47a:	4b22      	ldr	r3, [pc, #136]	@ (800e504 <ip4_output_if_src+0x158>)
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	69fb      	ldr	r3, [r7, #28]
 800e480:	60da      	str	r2, [r3, #12]
 800e482:	e003      	b.n	800e48c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	681a      	ldr	r2, [r3, #0]
 800e488:	69fb      	ldr	r3, [r7, #28]
 800e48a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800e48c:	69fb      	ldr	r3, [r7, #28]
 800e48e:	2200      	movs	r2, #0
 800e490:	729a      	strb	r2, [r3, #10]
 800e492:	2200      	movs	r2, #0
 800e494:	72da      	strb	r2, [r3, #11]
 800e496:	e00f      	b.n	800e4b8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	895b      	ldrh	r3, [r3, #10]
 800e49c:	2b13      	cmp	r3, #19
 800e49e:	d802      	bhi.n	800e4a6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800e4a0:	f06f 0301 	mvn.w	r3, #1
 800e4a4:	e020      	b.n	800e4e8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	685b      	ldr	r3, [r3, #4]
 800e4aa:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800e4ac:	69fb      	ldr	r3, [r7, #28]
 800e4ae:	691b      	ldr	r3, [r3, #16]
 800e4b0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800e4b2:	f107 0314 	add.w	r3, r7, #20
 800e4b6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800e4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4ba:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d00c      	beq.n	800e4da <ip4_output_if_src+0x12e>
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	891a      	ldrh	r2, [r3, #8]
 800e4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4c6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e4c8:	429a      	cmp	r2, r3
 800e4ca:	d906      	bls.n	800e4da <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e4d0:	68f8      	ldr	r0, [r7, #12]
 800e4d2:	f000 fe91 	bl	800f1f8 <ip4_frag>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	e006      	b.n	800e4e8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800e4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4dc:	695b      	ldr	r3, [r3, #20]
 800e4de:	687a      	ldr	r2, [r7, #4]
 800e4e0:	68f9      	ldr	r1, [r7, #12]
 800e4e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e4e4:	4798      	blx	r3
 800e4e6:	4603      	mov	r3, r0
}
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	3720      	adds	r7, #32
 800e4ec:	46bd      	mov	sp, r7
 800e4ee:	bd80      	pop	{r7, pc}
 800e4f0:	080127ac 	.word	0x080127ac
 800e4f4:	080127e0 	.word	0x080127e0
 800e4f8:	080127ec 	.word	0x080127ec
 800e4fc:	08012814 	.word	0x08012814
 800e500:	2000cfba 	.word	0x2000cfba
 800e504:	08012c88 	.word	0x08012c88

0800e508 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800e508:	b480      	push	{r7}
 800e50a:	b085      	sub	sp, #20
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
 800e510:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e51c:	d002      	beq.n	800e524 <ip4_addr_isbroadcast_u32+0x1c>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d101      	bne.n	800e528 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800e524:	2301      	movs	r3, #1
 800e526:	e02a      	b.n	800e57e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e52e:	f003 0302 	and.w	r3, r3, #2
 800e532:	2b00      	cmp	r3, #0
 800e534:	d101      	bne.n	800e53a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800e536:	2300      	movs	r3, #0
 800e538:	e021      	b.n	800e57e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	3304      	adds	r3, #4
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	687a      	ldr	r2, [r7, #4]
 800e542:	429a      	cmp	r2, r3
 800e544:	d101      	bne.n	800e54a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800e546:	2300      	movs	r3, #0
 800e548:	e019      	b.n	800e57e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800e54a:	68fa      	ldr	r2, [r7, #12]
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	3304      	adds	r3, #4
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	405a      	eors	r2, r3
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	3308      	adds	r3, #8
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	4013      	ands	r3, r2
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d10d      	bne.n	800e57c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	3308      	adds	r3, #8
 800e564:	681b      	ldr	r3, [r3, #0]
 800e566:	43da      	mvns	r2, r3
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	3308      	adds	r3, #8
 800e570:	681b      	ldr	r3, [r3, #0]
 800e572:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800e574:	429a      	cmp	r2, r3
 800e576:	d101      	bne.n	800e57c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800e578:	2301      	movs	r3, #1
 800e57a:	e000      	b.n	800e57e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800e57c:	2300      	movs	r3, #0
  }
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3714      	adds	r7, #20
 800e582:	46bd      	mov	sp, r7
 800e584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e588:	4770      	bx	lr

0800e58a <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 800e58a:	b580      	push	{r7, lr}
 800e58c:	b084      	sub	sp, #16
 800e58e:	af00      	add	r7, sp, #0
 800e590:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 800e592:	f107 030c 	add.w	r3, r7, #12
 800e596:	4619      	mov	r1, r3
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 f80b 	bl	800e5b4 <ip4addr_aton>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	e001      	b.n	800e5ac <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3710      	adds	r7, #16
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}

0800e5b4 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b08a      	sub	sp, #40	@ 0x28
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 800e5be:	f107 030c 	add.w	r3, r7, #12
 800e5c2:	61fb      	str	r3, [r7, #28]

  c = *cp;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	781b      	ldrb	r3, [r3, #0]
 800e5c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 800e5cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	4a89      	ldr	r2, [pc, #548]	@ (800e7f8 <ip4addr_aton+0x244>)
 800e5d4:	4413      	add	r3, r2
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	f003 0304 	and.w	r3, r3, #4
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d101      	bne.n	800e5e4 <ip4addr_aton+0x30>
      return 0;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	e105      	b.n	800e7f0 <ip4addr_aton+0x23c>
    }
    val = 0;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 800e5e8:	230a      	movs	r3, #10
 800e5ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 800e5ee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e5f2:	2b30      	cmp	r3, #48	@ 0x30
 800e5f4:	d11c      	bne.n	800e630 <ip4addr_aton+0x7c>
      c = *++cp;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	607b      	str	r3, [r7, #4]
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 800e604:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e608:	2b78      	cmp	r3, #120	@ 0x78
 800e60a:	d003      	beq.n	800e614 <ip4addr_aton+0x60>
 800e60c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e610:	2b58      	cmp	r3, #88	@ 0x58
 800e612:	d10a      	bne.n	800e62a <ip4addr_aton+0x76>
        base = 16;
 800e614:	2310      	movs	r3, #16
 800e616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	3301      	adds	r3, #1
 800e61e:	607b      	str	r3, [r7, #4]
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e628:	e002      	b.n	800e630 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 800e62a:	2308      	movs	r3, #8
 800e62c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 800e630:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e634:	3301      	adds	r3, #1
 800e636:	4a70      	ldr	r2, [pc, #448]	@ (800e7f8 <ip4addr_aton+0x244>)
 800e638:	4413      	add	r3, r2
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	f003 0304 	and.w	r3, r3, #4
 800e640:	2b00      	cmp	r3, #0
 800e642:	d011      	beq.n	800e668 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 800e644:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e648:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e64a:	fb03 f202 	mul.w	r2, r3, r2
 800e64e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e652:	4413      	add	r3, r2
 800e654:	3b30      	subs	r3, #48	@ 0x30
 800e656:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	3301      	adds	r3, #1
 800e65c:	607b      	str	r3, [r7, #4]
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	781b      	ldrb	r3, [r3, #0]
 800e662:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e666:	e7e3      	b.n	800e630 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 800e668:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e66c:	2b10      	cmp	r3, #16
 800e66e:	d127      	bne.n	800e6c0 <ip4addr_aton+0x10c>
 800e670:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e674:	3301      	adds	r3, #1
 800e676:	4a60      	ldr	r2, [pc, #384]	@ (800e7f8 <ip4addr_aton+0x244>)
 800e678:	4413      	add	r3, r2
 800e67a:	781b      	ldrb	r3, [r3, #0]
 800e67c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800e680:	2b00      	cmp	r3, #0
 800e682:	d01d      	beq.n	800e6c0 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 800e684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e686:	011b      	lsls	r3, r3, #4
 800e688:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800e68c:	f102 010a 	add.w	r1, r2, #10
 800e690:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800e694:	3201      	adds	r2, #1
 800e696:	4858      	ldr	r0, [pc, #352]	@ (800e7f8 <ip4addr_aton+0x244>)
 800e698:	4402      	add	r2, r0
 800e69a:	7812      	ldrb	r2, [r2, #0]
 800e69c:	f002 0203 	and.w	r2, r2, #3
 800e6a0:	2a02      	cmp	r2, #2
 800e6a2:	d101      	bne.n	800e6a8 <ip4addr_aton+0xf4>
 800e6a4:	2261      	movs	r2, #97	@ 0x61
 800e6a6:	e000      	b.n	800e6aa <ip4addr_aton+0xf6>
 800e6a8:	2241      	movs	r2, #65	@ 0x41
 800e6aa:	1a8a      	subs	r2, r1, r2
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	607b      	str	r3, [r7, #4]
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	781b      	ldrb	r3, [r3, #0]
 800e6ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 800e6be:	e7b7      	b.n	800e630 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 800e6c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e6c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e6c6:	d114      	bne.n	800e6f2 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 800e6c8:	f107 030c 	add.w	r3, r7, #12
 800e6cc:	330c      	adds	r3, #12
 800e6ce:	69fa      	ldr	r2, [r7, #28]
 800e6d0:	429a      	cmp	r2, r3
 800e6d2:	d301      	bcc.n	800e6d8 <ip4addr_aton+0x124>
        return 0;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	e08b      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 800e6d8:	69fb      	ldr	r3, [r7, #28]
 800e6da:	1d1a      	adds	r2, r3, #4
 800e6dc:	61fa      	str	r2, [r7, #28]
 800e6de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6e0:	601a      	str	r2, [r3, #0]
      c = *++cp;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	607b      	str	r3, [r7, #4]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	781b      	ldrb	r3, [r3, #0]
 800e6ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 800e6f0:	e76c      	b.n	800e5cc <ip4addr_aton+0x18>
    } else {
      break;
 800e6f2:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 800e6f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d00b      	beq.n	800e714 <ip4addr_aton+0x160>
 800e6fc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e700:	3301      	adds	r3, #1
 800e702:	4a3d      	ldr	r2, [pc, #244]	@ (800e7f8 <ip4addr_aton+0x244>)
 800e704:	4413      	add	r3, r2
 800e706:	781b      	ldrb	r3, [r3, #0]
 800e708:	f003 0308 	and.w	r3, r3, #8
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d101      	bne.n	800e714 <ip4addr_aton+0x160>
    return 0;
 800e710:	2300      	movs	r3, #0
 800e712:	e06d      	b.n	800e7f0 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 800e714:	f107 030c 	add.w	r3, r7, #12
 800e718:	69fa      	ldr	r2, [r7, #28]
 800e71a:	1ad3      	subs	r3, r2, r3
 800e71c:	109b      	asrs	r3, r3, #2
 800e71e:	3301      	adds	r3, #1
 800e720:	2b04      	cmp	r3, #4
 800e722:	d853      	bhi.n	800e7cc <ip4addr_aton+0x218>
 800e724:	a201      	add	r2, pc, #4	@ (adr r2, 800e72c <ip4addr_aton+0x178>)
 800e726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e72a:	bf00      	nop
 800e72c:	0800e741 	.word	0x0800e741
 800e730:	0800e7db 	.word	0x0800e7db
 800e734:	0800e745 	.word	0x0800e745
 800e738:	0800e767 	.word	0x0800e767
 800e73c:	0800e795 	.word	0x0800e795

    case 0:
      return 0;       /* initial nondigit */
 800e740:	2300      	movs	r3, #0
 800e742:	e055      	b.n	800e7f0 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 800e744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e746:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e74a:	d301      	bcc.n	800e750 <ip4addr_aton+0x19c>
        return 0;
 800e74c:	2300      	movs	r3, #0
 800e74e:	e04f      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	2bff      	cmp	r3, #255	@ 0xff
 800e754:	d901      	bls.n	800e75a <ip4addr_aton+0x1a6>
        return 0;
 800e756:	2300      	movs	r3, #0
 800e758:	e04a      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	061b      	lsls	r3, r3, #24
 800e75e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e760:	4313      	orrs	r3, r2
 800e762:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e764:	e03a      	b.n	800e7dc <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 800e766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e76c:	d301      	bcc.n	800e772 <ip4addr_aton+0x1be>
        return 0;
 800e76e:	2300      	movs	r3, #0
 800e770:	e03e      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	2bff      	cmp	r3, #255	@ 0xff
 800e776:	d802      	bhi.n	800e77e <ip4addr_aton+0x1ca>
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	2bff      	cmp	r3, #255	@ 0xff
 800e77c:	d901      	bls.n	800e782 <ip4addr_aton+0x1ce>
        return 0;
 800e77e:	2300      	movs	r3, #0
 800e780:	e036      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	061a      	lsls	r2, r3, #24
 800e786:	693b      	ldr	r3, [r7, #16]
 800e788:	041b      	lsls	r3, r3, #16
 800e78a:	4313      	orrs	r3, r2
 800e78c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e78e:	4313      	orrs	r3, r2
 800e790:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e792:	e023      	b.n	800e7dc <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 800e794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e796:	2bff      	cmp	r3, #255	@ 0xff
 800e798:	d901      	bls.n	800e79e <ip4addr_aton+0x1ea>
        return 0;
 800e79a:	2300      	movs	r3, #0
 800e79c:	e028      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	2bff      	cmp	r3, #255	@ 0xff
 800e7a2:	d805      	bhi.n	800e7b0 <ip4addr_aton+0x1fc>
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	2bff      	cmp	r3, #255	@ 0xff
 800e7a8:	d802      	bhi.n	800e7b0 <ip4addr_aton+0x1fc>
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	2bff      	cmp	r3, #255	@ 0xff
 800e7ae:	d901      	bls.n	800e7b4 <ip4addr_aton+0x200>
        return 0;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	e01d      	b.n	800e7f0 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	061a      	lsls	r2, r3, #24
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	041b      	lsls	r3, r3, #16
 800e7bc:	431a      	orrs	r2, r3
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	021b      	lsls	r3, r3, #8
 800e7c2:	4313      	orrs	r3, r2
 800e7c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7c6:	4313      	orrs	r3, r2
 800e7c8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800e7ca:	e007      	b.n	800e7dc <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 800e7cc:	4b0b      	ldr	r3, [pc, #44]	@ (800e7fc <ip4addr_aton+0x248>)
 800e7ce:	22f9      	movs	r2, #249	@ 0xf9
 800e7d0:	490b      	ldr	r1, [pc, #44]	@ (800e800 <ip4addr_aton+0x24c>)
 800e7d2:	480c      	ldr	r0, [pc, #48]	@ (800e804 <ip4addr_aton+0x250>)
 800e7d4:	f001 fa32 	bl	800fc3c <iprintf>
      break;
 800e7d8:	e000      	b.n	800e7dc <ip4addr_aton+0x228>
      break;
 800e7da:	bf00      	nop
  }
  if (addr) {
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d005      	beq.n	800e7ee <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 800e7e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e7e4:	f7fb fec1 	bl	800a56a <lwip_htonl>
 800e7e8:	4602      	mov	r2, r0
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	601a      	str	r2, [r3, #0]
  }
  return 1;
 800e7ee:	2301      	movs	r3, #1
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3728      	adds	r7, #40	@ 0x28
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	08012d13 	.word	0x08012d13
 800e7fc:	08012844 	.word	0x08012844
 800e800:	08012880 	.word	0x08012880
 800e804:	0801288c 	.word	0x0801288c

0800e808 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b084      	sub	sp, #16
 800e80c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800e80e:	2300      	movs	r3, #0
 800e810:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800e812:	4b12      	ldr	r3, [pc, #72]	@ (800e85c <ip_reass_tmr+0x54>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800e818:	e018      	b.n	800e84c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	7fdb      	ldrb	r3, [r3, #31]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d00b      	beq.n	800e83a <ip_reass_tmr+0x32>
      r->timer--;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	7fdb      	ldrb	r3, [r3, #31]
 800e826:	3b01      	subs	r3, #1
 800e828:	b2da      	uxtb	r2, r3
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	60fb      	str	r3, [r7, #12]
 800e838:	e008      	b.n	800e84c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800e844:	68b9      	ldr	r1, [r7, #8]
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f000 f80a 	bl	800e860 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d1e3      	bne.n	800e81a <ip_reass_tmr+0x12>
    }
  }
}
 800e852:	bf00      	nop
 800e854:	bf00      	nop
 800e856:	3710      	adds	r7, #16
 800e858:	46bd      	mov	sp, r7
 800e85a:	bd80      	pop	{r7, pc}
 800e85c:	2000cfbc 	.word	0x2000cfbc

0800e860 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b088      	sub	sp, #32
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800e86a:	2300      	movs	r3, #0
 800e86c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800e86e:	683a      	ldr	r2, [r7, #0]
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	429a      	cmp	r2, r3
 800e874:	d105      	bne.n	800e882 <ip_reass_free_complete_datagram+0x22>
 800e876:	4b45      	ldr	r3, [pc, #276]	@ (800e98c <ip_reass_free_complete_datagram+0x12c>)
 800e878:	22ab      	movs	r2, #171	@ 0xab
 800e87a:	4945      	ldr	r1, [pc, #276]	@ (800e990 <ip_reass_free_complete_datagram+0x130>)
 800e87c:	4845      	ldr	r0, [pc, #276]	@ (800e994 <ip_reass_free_complete_datagram+0x134>)
 800e87e:	f001 f9dd 	bl	800fc3c <iprintf>
  if (prev != NULL) {
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d00a      	beq.n	800e89e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800e888:	683b      	ldr	r3, [r7, #0]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	687a      	ldr	r2, [r7, #4]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d005      	beq.n	800e89e <ip_reass_free_complete_datagram+0x3e>
 800e892:	4b3e      	ldr	r3, [pc, #248]	@ (800e98c <ip_reass_free_complete_datagram+0x12c>)
 800e894:	22ad      	movs	r2, #173	@ 0xad
 800e896:	4940      	ldr	r1, [pc, #256]	@ (800e998 <ip_reass_free_complete_datagram+0x138>)
 800e898:	483e      	ldr	r0, [pc, #248]	@ (800e994 <ip_reass_free_complete_datagram+0x134>)
 800e89a:	f001 f9cf 	bl	800fc3c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	685b      	ldr	r3, [r3, #4]
 800e8a2:	685b      	ldr	r3, [r3, #4]
 800e8a4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	889b      	ldrh	r3, [r3, #4]
 800e8aa:	b29b      	uxth	r3, r3
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d12a      	bne.n	800e906 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	681a      	ldr	r2, [r3, #0]
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800e8be:	69bb      	ldr	r3, [r7, #24]
 800e8c0:	6858      	ldr	r0, [r3, #4]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	3308      	adds	r3, #8
 800e8c6:	2214      	movs	r2, #20
 800e8c8:	4619      	mov	r1, r3
 800e8ca:	f001 fa92 	bl	800fdf2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800e8ce:	2101      	movs	r1, #1
 800e8d0:	69b8      	ldr	r0, [r7, #24]
 800e8d2:	f7ff fb13 	bl	800defc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800e8d6:	69b8      	ldr	r0, [r7, #24]
 800e8d8:	f7fd fa50 	bl	800bd7c <pbuf_clen>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e8e0:	8bfa      	ldrh	r2, [r7, #30]
 800e8e2:	8a7b      	ldrh	r3, [r7, #18]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e8ea:	db05      	blt.n	800e8f8 <ip_reass_free_complete_datagram+0x98>
 800e8ec:	4b27      	ldr	r3, [pc, #156]	@ (800e98c <ip_reass_free_complete_datagram+0x12c>)
 800e8ee:	22bc      	movs	r2, #188	@ 0xbc
 800e8f0:	492a      	ldr	r1, [pc, #168]	@ (800e99c <ip_reass_free_complete_datagram+0x13c>)
 800e8f2:	4828      	ldr	r0, [pc, #160]	@ (800e994 <ip_reass_free_complete_datagram+0x134>)
 800e8f4:	f001 f9a2 	bl	800fc3c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800e8f8:	8bfa      	ldrh	r2, [r7, #30]
 800e8fa:	8a7b      	ldrh	r3, [r7, #18]
 800e8fc:	4413      	add	r3, r2
 800e8fe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800e900:	69b8      	ldr	r0, [r7, #24]
 800e902:	f7fd f9ad 	bl	800bc60 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	685b      	ldr	r3, [r3, #4]
 800e90a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800e90c:	e01f      	b.n	800e94e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800e90e:	69bb      	ldr	r3, [r7, #24]
 800e910:	685b      	ldr	r3, [r3, #4]
 800e912:	617b      	str	r3, [r7, #20]
    pcur = p;
 800e914:	69bb      	ldr	r3, [r7, #24]
 800e916:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800e918:	697b      	ldr	r3, [r7, #20]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800e91e:	68f8      	ldr	r0, [r7, #12]
 800e920:	f7fd fa2c 	bl	800bd7c <pbuf_clen>
 800e924:	4603      	mov	r3, r0
 800e926:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800e928:	8bfa      	ldrh	r2, [r7, #30]
 800e92a:	8a7b      	ldrh	r3, [r7, #18]
 800e92c:	4413      	add	r3, r2
 800e92e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e932:	db05      	blt.n	800e940 <ip_reass_free_complete_datagram+0xe0>
 800e934:	4b15      	ldr	r3, [pc, #84]	@ (800e98c <ip_reass_free_complete_datagram+0x12c>)
 800e936:	22cc      	movs	r2, #204	@ 0xcc
 800e938:	4918      	ldr	r1, [pc, #96]	@ (800e99c <ip_reass_free_complete_datagram+0x13c>)
 800e93a:	4816      	ldr	r0, [pc, #88]	@ (800e994 <ip_reass_free_complete_datagram+0x134>)
 800e93c:	f001 f97e 	bl	800fc3c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800e940:	8bfa      	ldrh	r2, [r7, #30]
 800e942:	8a7b      	ldrh	r3, [r7, #18]
 800e944:	4413      	add	r3, r2
 800e946:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800e948:	68f8      	ldr	r0, [r7, #12]
 800e94a:	f7fd f989 	bl	800bc60 <pbuf_free>
  while (p != NULL) {
 800e94e:	69bb      	ldr	r3, [r7, #24]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d1dc      	bne.n	800e90e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800e954:	6839      	ldr	r1, [r7, #0]
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 f8c2 	bl	800eae0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800e95c:	4b10      	ldr	r3, [pc, #64]	@ (800e9a0 <ip_reass_free_complete_datagram+0x140>)
 800e95e:	881b      	ldrh	r3, [r3, #0]
 800e960:	8bfa      	ldrh	r2, [r7, #30]
 800e962:	429a      	cmp	r2, r3
 800e964:	d905      	bls.n	800e972 <ip_reass_free_complete_datagram+0x112>
 800e966:	4b09      	ldr	r3, [pc, #36]	@ (800e98c <ip_reass_free_complete_datagram+0x12c>)
 800e968:	22d2      	movs	r2, #210	@ 0xd2
 800e96a:	490e      	ldr	r1, [pc, #56]	@ (800e9a4 <ip_reass_free_complete_datagram+0x144>)
 800e96c:	4809      	ldr	r0, [pc, #36]	@ (800e994 <ip_reass_free_complete_datagram+0x134>)
 800e96e:	f001 f965 	bl	800fc3c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800e972:	4b0b      	ldr	r3, [pc, #44]	@ (800e9a0 <ip_reass_free_complete_datagram+0x140>)
 800e974:	881a      	ldrh	r2, [r3, #0]
 800e976:	8bfb      	ldrh	r3, [r7, #30]
 800e978:	1ad3      	subs	r3, r2, r3
 800e97a:	b29a      	uxth	r2, r3
 800e97c:	4b08      	ldr	r3, [pc, #32]	@ (800e9a0 <ip_reass_free_complete_datagram+0x140>)
 800e97e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800e980:	8bfb      	ldrh	r3, [r7, #30]
}
 800e982:	4618      	mov	r0, r3
 800e984:	3720      	adds	r7, #32
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}
 800e98a:	bf00      	nop
 800e98c:	080128b4 	.word	0x080128b4
 800e990:	080128f0 	.word	0x080128f0
 800e994:	080128fc 	.word	0x080128fc
 800e998:	08012924 	.word	0x08012924
 800e99c:	08012938 	.word	0x08012938
 800e9a0:	2000cfc0 	.word	0x2000cfc0
 800e9a4:	08012958 	.word	0x08012958

0800e9a8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b08a      	sub	sp, #40	@ 0x28
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800e9be:	2300      	movs	r3, #0
 800e9c0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800e9c6:	4b28      	ldr	r3, [pc, #160]	@ (800ea68 <ip_reass_remove_oldest_datagram+0xc0>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800e9cc:	e030      	b.n	800ea30 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800e9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d0:	695a      	ldr	r2, [r3, #20]
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	68db      	ldr	r3, [r3, #12]
 800e9d6:	429a      	cmp	r2, r3
 800e9d8:	d10c      	bne.n	800e9f4 <ip_reass_remove_oldest_datagram+0x4c>
 800e9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9dc:	699a      	ldr	r2, [r3, #24]
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	691b      	ldr	r3, [r3, #16]
 800e9e2:	429a      	cmp	r2, r3
 800e9e4:	d106      	bne.n	800e9f4 <ip_reass_remove_oldest_datagram+0x4c>
 800e9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e8:	899a      	ldrh	r2, [r3, #12]
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	889b      	ldrh	r3, [r3, #4]
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d014      	beq.n	800ea1e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800e9fa:	6a3b      	ldr	r3, [r7, #32]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d104      	bne.n	800ea0a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ea00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea02:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ea04:	69fb      	ldr	r3, [r7, #28]
 800ea06:	61bb      	str	r3, [r7, #24]
 800ea08:	e009      	b.n	800ea1e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ea0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea0c:	7fda      	ldrb	r2, [r3, #31]
 800ea0e:	6a3b      	ldr	r3, [r7, #32]
 800ea10:	7fdb      	ldrb	r3, [r3, #31]
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d803      	bhi.n	800ea1e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800ea16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea18:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ea1a:	69fb      	ldr	r3, [r7, #28]
 800ea1c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800ea1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d001      	beq.n	800ea2a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ea26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea28:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800ea2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800ea30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d1cb      	bne.n	800e9ce <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800ea36:	6a3b      	ldr	r3, [r7, #32]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d008      	beq.n	800ea4e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800ea3c:	69b9      	ldr	r1, [r7, #24]
 800ea3e:	6a38      	ldr	r0, [r7, #32]
 800ea40:	f7ff ff0e 	bl	800e860 <ip_reass_free_complete_datagram>
 800ea44:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800ea46:	697a      	ldr	r2, [r7, #20]
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	4413      	add	r3, r2
 800ea4c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800ea4e:	697a      	ldr	r2, [r7, #20]
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	429a      	cmp	r2, r3
 800ea54:	da02      	bge.n	800ea5c <ip_reass_remove_oldest_datagram+0xb4>
 800ea56:	693b      	ldr	r3, [r7, #16]
 800ea58:	2b01      	cmp	r3, #1
 800ea5a:	dcac      	bgt.n	800e9b6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800ea5c:	697b      	ldr	r3, [r7, #20]
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3728      	adds	r7, #40	@ 0x28
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}
 800ea66:	bf00      	nop
 800ea68:	2000cfbc 	.word	0x2000cfbc

0800ea6c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b084      	sub	sp, #16
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
 800ea74:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ea76:	2001      	movs	r0, #1
 800ea78:	f7fc fa38 	bl	800aeec <memp_malloc>
 800ea7c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d110      	bne.n	800eaa6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800ea84:	6839      	ldr	r1, [r7, #0]
 800ea86:	6878      	ldr	r0, [r7, #4]
 800ea88:	f7ff ff8e 	bl	800e9a8 <ip_reass_remove_oldest_datagram>
 800ea8c:	4602      	mov	r2, r0
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	4293      	cmp	r3, r2
 800ea92:	dc03      	bgt.n	800ea9c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ea94:	2001      	movs	r0, #1
 800ea96:	f7fc fa29 	bl	800aeec <memp_malloc>
 800ea9a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d101      	bne.n	800eaa6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	e016      	b.n	800ead4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800eaa6:	2220      	movs	r2, #32
 800eaa8:	2100      	movs	r1, #0
 800eaaa:	68f8      	ldr	r0, [r7, #12]
 800eaac:	f001 f92b 	bl	800fd06 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	220f      	movs	r2, #15
 800eab4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800eab6:	4b09      	ldr	r3, [pc, #36]	@ (800eadc <ip_reass_enqueue_new_datagram+0x70>)
 800eab8:	681a      	ldr	r2, [r3, #0]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800eabe:	4a07      	ldr	r2, [pc, #28]	@ (800eadc <ip_reass_enqueue_new_datagram+0x70>)
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	3308      	adds	r3, #8
 800eac8:	2214      	movs	r2, #20
 800eaca:	6879      	ldr	r1, [r7, #4]
 800eacc:	4618      	mov	r0, r3
 800eace:	f001 f990 	bl	800fdf2 <memcpy>
  return ipr;
 800ead2:	68fb      	ldr	r3, [r7, #12]
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3710      	adds	r7, #16
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	2000cfbc 	.word	0x2000cfbc

0800eae0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b082      	sub	sp, #8
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
 800eae8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800eaea:	4b10      	ldr	r3, [pc, #64]	@ (800eb2c <ip_reass_dequeue_datagram+0x4c>)
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	687a      	ldr	r2, [r7, #4]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	d104      	bne.n	800eafe <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	4a0c      	ldr	r2, [pc, #48]	@ (800eb2c <ip_reass_dequeue_datagram+0x4c>)
 800eafa:	6013      	str	r3, [r2, #0]
 800eafc:	e00d      	b.n	800eb1a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d106      	bne.n	800eb12 <ip_reass_dequeue_datagram+0x32>
 800eb04:	4b0a      	ldr	r3, [pc, #40]	@ (800eb30 <ip_reass_dequeue_datagram+0x50>)
 800eb06:	f240 1245 	movw	r2, #325	@ 0x145
 800eb0a:	490a      	ldr	r1, [pc, #40]	@ (800eb34 <ip_reass_dequeue_datagram+0x54>)
 800eb0c:	480a      	ldr	r0, [pc, #40]	@ (800eb38 <ip_reass_dequeue_datagram+0x58>)
 800eb0e:	f001 f895 	bl	800fc3c <iprintf>
    prev->next = ipr->next;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681a      	ldr	r2, [r3, #0]
 800eb16:	683b      	ldr	r3, [r7, #0]
 800eb18:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800eb1a:	6879      	ldr	r1, [r7, #4]
 800eb1c:	2001      	movs	r0, #1
 800eb1e:	f7fc fa5b 	bl	800afd8 <memp_free>
}
 800eb22:	bf00      	nop
 800eb24:	3708      	adds	r7, #8
 800eb26:	46bd      	mov	sp, r7
 800eb28:	bd80      	pop	{r7, pc}
 800eb2a:	bf00      	nop
 800eb2c:	2000cfbc 	.word	0x2000cfbc
 800eb30:	080128b4 	.word	0x080128b4
 800eb34:	0801297c 	.word	0x0801297c
 800eb38:	080128fc 	.word	0x080128fc

0800eb3c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b08c      	sub	sp, #48	@ 0x30
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	60f8      	str	r0, [r7, #12]
 800eb44:	60b9      	str	r1, [r7, #8]
 800eb46:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800eb48:	2300      	movs	r3, #0
 800eb4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800eb4c:	2301      	movs	r3, #1
 800eb4e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800eb50:	68bb      	ldr	r3, [r7, #8]
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	885b      	ldrh	r3, [r3, #2]
 800eb5a:	b29b      	uxth	r3, r3
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	f7fb fcef 	bl	800a540 <lwip_htons>
 800eb62:	4603      	mov	r3, r0
 800eb64:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800eb66:	69fb      	ldr	r3, [r7, #28]
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	f003 030f 	and.w	r3, r3, #15
 800eb6e:	b2db      	uxtb	r3, r3
 800eb70:	009b      	lsls	r3, r3, #2
 800eb72:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800eb74:	7e7b      	ldrb	r3, [r7, #25]
 800eb76:	b29b      	uxth	r3, r3
 800eb78:	8b7a      	ldrh	r2, [r7, #26]
 800eb7a:	429a      	cmp	r2, r3
 800eb7c:	d202      	bcs.n	800eb84 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800eb7e:	f04f 33ff 	mov.w	r3, #4294967295
 800eb82:	e135      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800eb84:	7e7b      	ldrb	r3, [r7, #25]
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	8b7a      	ldrh	r2, [r7, #26]
 800eb8a:	1ad3      	subs	r3, r2, r3
 800eb8c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800eb8e:	69fb      	ldr	r3, [r7, #28]
 800eb90:	88db      	ldrh	r3, [r3, #6]
 800eb92:	b29b      	uxth	r3, r3
 800eb94:	4618      	mov	r0, r3
 800eb96:	f7fb fcd3 	bl	800a540 <lwip_htons>
 800eb9a:	4603      	mov	r3, r0
 800eb9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eba0:	b29b      	uxth	r3, r3
 800eba2:	00db      	lsls	r3, r3, #3
 800eba4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	685b      	ldr	r3, [r3, #4]
 800ebaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800ebac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebae:	2200      	movs	r2, #0
 800ebb0:	701a      	strb	r2, [r3, #0]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	705a      	strb	r2, [r3, #1]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	709a      	strb	r2, [r3, #2]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800ebbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebc0:	8afa      	ldrh	r2, [r7, #22]
 800ebc2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800ebc4:	8afa      	ldrh	r2, [r7, #22]
 800ebc6:	8b7b      	ldrh	r3, [r7, #26]
 800ebc8:	4413      	add	r3, r2
 800ebca:	b29a      	uxth	r2, r3
 800ebcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebce:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800ebd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebd2:	88db      	ldrh	r3, [r3, #6]
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	8afa      	ldrh	r2, [r7, #22]
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d902      	bls.n	800ebe2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ebdc:	f04f 33ff 	mov.w	r3, #4294967295
 800ebe0:	e106      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	685b      	ldr	r3, [r3, #4]
 800ebe6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebe8:	e068      	b.n	800ecbc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800ebea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800ebf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebf2:	889b      	ldrh	r3, [r3, #4]
 800ebf4:	b29a      	uxth	r2, r3
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	889b      	ldrh	r3, [r3, #4]
 800ebfa:	b29b      	uxth	r3, r3
 800ebfc:	429a      	cmp	r2, r3
 800ebfe:	d235      	bcs.n	800ec6c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800ec00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec04:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800ec06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d020      	beq.n	800ec4e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800ec0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec0e:	889b      	ldrh	r3, [r3, #4]
 800ec10:	b29a      	uxth	r2, r3
 800ec12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec14:	88db      	ldrh	r3, [r3, #6]
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	429a      	cmp	r2, r3
 800ec1a:	d307      	bcc.n	800ec2c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800ec1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec1e:	88db      	ldrh	r3, [r3, #6]
 800ec20:	b29a      	uxth	r2, r3
 800ec22:	693b      	ldr	r3, [r7, #16]
 800ec24:	889b      	ldrh	r3, [r3, #4]
 800ec26:	b29b      	uxth	r3, r3
 800ec28:	429a      	cmp	r2, r3
 800ec2a:	d902      	bls.n	800ec32 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ec2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ec30:	e0de      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800ec32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec34:	68ba      	ldr	r2, [r7, #8]
 800ec36:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800ec38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec3a:	88db      	ldrh	r3, [r3, #6]
 800ec3c:	b29a      	uxth	r2, r3
 800ec3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec40:	889b      	ldrh	r3, [r3, #4]
 800ec42:	b29b      	uxth	r3, r3
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d03d      	beq.n	800ecc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800ec48:	2300      	movs	r3, #0
 800ec4a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800ec4c:	e03a      	b.n	800ecc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800ec4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec50:	88db      	ldrh	r3, [r3, #6]
 800ec52:	b29a      	uxth	r2, r3
 800ec54:	693b      	ldr	r3, [r7, #16]
 800ec56:	889b      	ldrh	r3, [r3, #4]
 800ec58:	b29b      	uxth	r3, r3
 800ec5a:	429a      	cmp	r2, r3
 800ec5c:	d902      	bls.n	800ec64 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ec5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ec62:	e0c5      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	68ba      	ldr	r2, [r7, #8]
 800ec68:	605a      	str	r2, [r3, #4]
      break;
 800ec6a:	e02b      	b.n	800ecc4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800ec6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec6e:	889b      	ldrh	r3, [r3, #4]
 800ec70:	b29a      	uxth	r2, r3
 800ec72:	693b      	ldr	r3, [r7, #16]
 800ec74:	889b      	ldrh	r3, [r3, #4]
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d102      	bne.n	800ec82 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ec7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ec80:	e0b6      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800ec82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec84:	889b      	ldrh	r3, [r3, #4]
 800ec86:	b29a      	uxth	r2, r3
 800ec88:	693b      	ldr	r3, [r7, #16]
 800ec8a:	88db      	ldrh	r3, [r3, #6]
 800ec8c:	b29b      	uxth	r3, r3
 800ec8e:	429a      	cmp	r2, r3
 800ec90:	d202      	bcs.n	800ec98 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800ec92:	f04f 33ff 	mov.w	r3, #4294967295
 800ec96:	e0ab      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800ec98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d009      	beq.n	800ecb2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800ec9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eca0:	88db      	ldrh	r3, [r3, #6]
 800eca2:	b29a      	uxth	r2, r3
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	889b      	ldrh	r3, [r3, #4]
 800eca8:	b29b      	uxth	r3, r3
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d001      	beq.n	800ecb2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800ecae:	2300      	movs	r3, #0
 800ecb0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800ecbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d193      	bne.n	800ebea <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800ecc2:	e000      	b.n	800ecc6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800ecc4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800ecc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d12d      	bne.n	800ed28 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800eccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d01c      	beq.n	800ed0c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800ecd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecd4:	88db      	ldrh	r3, [r3, #6]
 800ecd6:	b29a      	uxth	r2, r3
 800ecd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecda:	889b      	ldrh	r3, [r3, #4]
 800ecdc:	b29b      	uxth	r3, r3
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d906      	bls.n	800ecf0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800ece2:	4b45      	ldr	r3, [pc, #276]	@ (800edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ece4:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800ece8:	4944      	ldr	r1, [pc, #272]	@ (800edfc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800ecea:	4845      	ldr	r0, [pc, #276]	@ (800ee00 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ecec:	f000 ffa6 	bl	800fc3c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800ecf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf2:	68ba      	ldr	r2, [r7, #8]
 800ecf4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800ecf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecf8:	88db      	ldrh	r3, [r3, #6]
 800ecfa:	b29a      	uxth	r2, r3
 800ecfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecfe:	889b      	ldrh	r3, [r3, #4]
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	429a      	cmp	r2, r3
 800ed04:	d010      	beq.n	800ed28 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800ed06:	2300      	movs	r3, #0
 800ed08:	623b      	str	r3, [r7, #32]
 800ed0a:	e00d      	b.n	800ed28 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	685b      	ldr	r3, [r3, #4]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d006      	beq.n	800ed22 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800ed14:	4b38      	ldr	r3, [pc, #224]	@ (800edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800ed16:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800ed1a:	493a      	ldr	r1, [pc, #232]	@ (800ee04 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800ed1c:	4838      	ldr	r0, [pc, #224]	@ (800ee00 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800ed1e:	f000 ff8d 	bl	800fc3c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	68ba      	ldr	r2, [r7, #8]
 800ed26:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d105      	bne.n	800ed3a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	7f9b      	ldrb	r3, [r3, #30]
 800ed32:	f003 0301 	and.w	r3, r3, #1
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d059      	beq.n	800edee <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800ed3a:	6a3b      	ldr	r3, [r7, #32]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d04f      	beq.n	800ede0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	685b      	ldr	r3, [r3, #4]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d006      	beq.n	800ed56 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	889b      	ldrh	r3, [r3, #4]
 800ed50:	b29b      	uxth	r3, r3
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800ed56:	2300      	movs	r3, #0
 800ed58:	623b      	str	r3, [r7, #32]
 800ed5a:	e041      	b.n	800ede0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800ed5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed5e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800ed60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800ed66:	e012      	b.n	800ed8e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800ed68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed6a:	685b      	ldr	r3, [r3, #4]
 800ed6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800ed6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed70:	88db      	ldrh	r3, [r3, #6]
 800ed72:	b29a      	uxth	r2, r3
 800ed74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed76:	889b      	ldrh	r3, [r3, #4]
 800ed78:	b29b      	uxth	r3, r3
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d002      	beq.n	800ed84 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	623b      	str	r3, [r7, #32]
            break;
 800ed82:	e007      	b.n	800ed94 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800ed84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed86:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800ed88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800ed8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d1e9      	bne.n	800ed68 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800ed94:	6a3b      	ldr	r3, [r7, #32]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d022      	beq.n	800ede0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d106      	bne.n	800edb0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800eda2:	4b15      	ldr	r3, [pc, #84]	@ (800edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800eda4:	f240 12df 	movw	r2, #479	@ 0x1df
 800eda8:	4917      	ldr	r1, [pc, #92]	@ (800ee08 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800edaa:	4815      	ldr	r0, [pc, #84]	@ (800ee00 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800edac:	f000 ff46 	bl	800fc3c <iprintf>
          LWIP_ASSERT("sanity check",
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	685b      	ldr	r3, [r3, #4]
 800edb4:	685b      	ldr	r3, [r3, #4]
 800edb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800edb8:	429a      	cmp	r2, r3
 800edba:	d106      	bne.n	800edca <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800edbc:	4b0e      	ldr	r3, [pc, #56]	@ (800edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800edbe:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800edc2:	4911      	ldr	r1, [pc, #68]	@ (800ee08 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800edc4:	480e      	ldr	r0, [pc, #56]	@ (800ee00 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800edc6:	f000 ff39 	bl	800fc3c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800edca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d006      	beq.n	800ede0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800edd2:	4b09      	ldr	r3, [pc, #36]	@ (800edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800edd4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800edd8:	490c      	ldr	r1, [pc, #48]	@ (800ee0c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800edda:	4809      	ldr	r0, [pc, #36]	@ (800ee00 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800eddc:	f000 ff2e 	bl	800fc3c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800ede0:	6a3b      	ldr	r3, [r7, #32]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	bf14      	ite	ne
 800ede6:	2301      	movne	r3, #1
 800ede8:	2300      	moveq	r3, #0
 800edea:	b2db      	uxtb	r3, r3
 800edec:	e000      	b.n	800edf0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800edee:	2300      	movs	r3, #0
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	3730      	adds	r7, #48	@ 0x30
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}
 800edf8:	080128b4 	.word	0x080128b4
 800edfc:	08012998 	.word	0x08012998
 800ee00:	080128fc 	.word	0x080128fc
 800ee04:	080129b8 	.word	0x080129b8
 800ee08:	080129f0 	.word	0x080129f0
 800ee0c:	08012a00 	.word	0x08012a00

0800ee10 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b08e      	sub	sp, #56	@ 0x38
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	685b      	ldr	r3, [r3, #4]
 800ee1c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800ee1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee20:	781b      	ldrb	r3, [r3, #0]
 800ee22:	f003 030f 	and.w	r3, r3, #15
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	009b      	lsls	r3, r3, #2
 800ee2a:	b2db      	uxtb	r3, r3
 800ee2c:	2b14      	cmp	r3, #20
 800ee2e:	f040 8171 	bne.w	800f114 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800ee32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee34:	88db      	ldrh	r3, [r3, #6]
 800ee36:	b29b      	uxth	r3, r3
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7fb fb81 	bl	800a540 <lwip_htons>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ee44:	b29b      	uxth	r3, r3
 800ee46:	00db      	lsls	r3, r3, #3
 800ee48:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800ee4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee4c:	885b      	ldrh	r3, [r3, #2]
 800ee4e:	b29b      	uxth	r3, r3
 800ee50:	4618      	mov	r0, r3
 800ee52:	f7fb fb75 	bl	800a540 <lwip_htons>
 800ee56:	4603      	mov	r3, r0
 800ee58:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800ee5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee5c:	781b      	ldrb	r3, [r3, #0]
 800ee5e:	f003 030f 	and.w	r3, r3, #15
 800ee62:	b2db      	uxtb	r3, r3
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800ee6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ee6e:	b29b      	uxth	r3, r3
 800ee70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ee72:	429a      	cmp	r2, r3
 800ee74:	f0c0 8150 	bcc.w	800f118 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800ee78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ee7c:	b29b      	uxth	r3, r3
 800ee7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ee80:	1ad3      	subs	r3, r2, r3
 800ee82:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f7fc ff79 	bl	800bd7c <pbuf_clen>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800ee8e:	4b8c      	ldr	r3, [pc, #560]	@ (800f0c0 <ip4_reass+0x2b0>)
 800ee90:	881b      	ldrh	r3, [r3, #0]
 800ee92:	461a      	mov	r2, r3
 800ee94:	8c3b      	ldrh	r3, [r7, #32]
 800ee96:	4413      	add	r3, r2
 800ee98:	2b0a      	cmp	r3, #10
 800ee9a:	dd10      	ble.n	800eebe <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800ee9c:	8c3b      	ldrh	r3, [r7, #32]
 800ee9e:	4619      	mov	r1, r3
 800eea0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eea2:	f7ff fd81 	bl	800e9a8 <ip_reass_remove_oldest_datagram>
 800eea6:	4603      	mov	r3, r0
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	f000 8137 	beq.w	800f11c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800eeae:	4b84      	ldr	r3, [pc, #528]	@ (800f0c0 <ip4_reass+0x2b0>)
 800eeb0:	881b      	ldrh	r3, [r3, #0]
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	8c3b      	ldrh	r3, [r7, #32]
 800eeb6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800eeb8:	2b0a      	cmp	r3, #10
 800eeba:	f300 812f 	bgt.w	800f11c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800eebe:	4b81      	ldr	r3, [pc, #516]	@ (800f0c4 <ip4_reass+0x2b4>)
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	633b      	str	r3, [r7, #48]	@ 0x30
 800eec4:	e015      	b.n	800eef2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800eec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eec8:	695a      	ldr	r2, [r3, #20]
 800eeca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eecc:	68db      	ldr	r3, [r3, #12]
 800eece:	429a      	cmp	r2, r3
 800eed0:	d10c      	bne.n	800eeec <ip4_reass+0xdc>
 800eed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eed4:	699a      	ldr	r2, [r3, #24]
 800eed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed8:	691b      	ldr	r3, [r3, #16]
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d106      	bne.n	800eeec <ip4_reass+0xdc>
 800eede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee0:	899a      	ldrh	r2, [r3, #12]
 800eee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eee4:	889b      	ldrh	r3, [r3, #4]
 800eee6:	b29b      	uxth	r3, r3
 800eee8:	429a      	cmp	r2, r3
 800eeea:	d006      	beq.n	800eefa <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800eeec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	633b      	str	r3, [r7, #48]	@ 0x30
 800eef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d1e6      	bne.n	800eec6 <ip4_reass+0xb6>
 800eef8:	e000      	b.n	800eefc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800eefa:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800eefc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d109      	bne.n	800ef16 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800ef02:	8c3b      	ldrh	r3, [r7, #32]
 800ef04:	4619      	mov	r1, r3
 800ef06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ef08:	f7ff fdb0 	bl	800ea6c <ip_reass_enqueue_new_datagram>
 800ef0c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800ef0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d11c      	bne.n	800ef4e <ip4_reass+0x13e>
      goto nullreturn;
 800ef14:	e105      	b.n	800f122 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ef16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef18:	88db      	ldrh	r3, [r3, #6]
 800ef1a:	b29b      	uxth	r3, r3
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f7fb fb0f 	bl	800a540 <lwip_htons>
 800ef22:	4603      	mov	r3, r0
 800ef24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d110      	bne.n	800ef4e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800ef2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef2e:	89db      	ldrh	r3, [r3, #14]
 800ef30:	4618      	mov	r0, r3
 800ef32:	f7fb fb05 	bl	800a540 <lwip_htons>
 800ef36:	4603      	mov	r3, r0
 800ef38:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d006      	beq.n	800ef4e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800ef40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef42:	3308      	adds	r3, #8
 800ef44:	2214      	movs	r2, #20
 800ef46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f000 ff52 	bl	800fdf2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800ef4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef50:	88db      	ldrh	r3, [r3, #6]
 800ef52:	b29b      	uxth	r3, r3
 800ef54:	f003 0320 	and.w	r3, r3, #32
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	bf0c      	ite	eq
 800ef5c:	2301      	moveq	r3, #1
 800ef5e:	2300      	movne	r3, #0
 800ef60:	b2db      	uxtb	r3, r3
 800ef62:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800ef64:	69fb      	ldr	r3, [r7, #28]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d00e      	beq.n	800ef88 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800ef6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ef6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ef6e:	4413      	add	r3, r2
 800ef70:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800ef72:	8b7a      	ldrh	r2, [r7, #26]
 800ef74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ef76:	429a      	cmp	r2, r3
 800ef78:	f0c0 80a0 	bcc.w	800f0bc <ip4_reass+0x2ac>
 800ef7c:	8b7b      	ldrh	r3, [r7, #26]
 800ef7e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800ef82:	4293      	cmp	r3, r2
 800ef84:	f200 809a 	bhi.w	800f0bc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800ef88:	69fa      	ldr	r2, [r7, #28]
 800ef8a:	6879      	ldr	r1, [r7, #4]
 800ef8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef8e:	f7ff fdd5 	bl	800eb3c <ip_reass_chain_frag_into_datagram_and_validate>
 800ef92:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef9a:	f000 809b 	beq.w	800f0d4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800ef9e:	4b48      	ldr	r3, [pc, #288]	@ (800f0c0 <ip4_reass+0x2b0>)
 800efa0:	881a      	ldrh	r2, [r3, #0]
 800efa2:	8c3b      	ldrh	r3, [r7, #32]
 800efa4:	4413      	add	r3, r2
 800efa6:	b29a      	uxth	r2, r3
 800efa8:	4b45      	ldr	r3, [pc, #276]	@ (800f0c0 <ip4_reass+0x2b0>)
 800efaa:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800efac:	69fb      	ldr	r3, [r7, #28]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d00d      	beq.n	800efce <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800efb2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800efb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800efb6:	4413      	add	r3, r2
 800efb8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800efba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efbc:	8a7a      	ldrh	r2, [r7, #18]
 800efbe:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800efc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efc2:	7f9b      	ldrb	r3, [r3, #30]
 800efc4:	f043 0301 	orr.w	r3, r3, #1
 800efc8:	b2da      	uxtb	r2, r3
 800efca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efcc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	2b01      	cmp	r3, #1
 800efd2:	d171      	bne.n	800f0b8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800efd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd6:	8b9b      	ldrh	r3, [r3, #28]
 800efd8:	3314      	adds	r3, #20
 800efda:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800efdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efde:	685b      	ldr	r3, [r3, #4]
 800efe0:	685b      	ldr	r3, [r3, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800efe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efe8:	685b      	ldr	r3, [r3, #4]
 800efea:	685b      	ldr	r3, [r3, #4]
 800efec:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800efee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff0:	3308      	adds	r3, #8
 800eff2:	2214      	movs	r2, #20
 800eff4:	4619      	mov	r1, r3
 800eff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eff8:	f000 fefb 	bl	800fdf2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800effc:	8a3b      	ldrh	r3, [r7, #16]
 800effe:	4618      	mov	r0, r3
 800f000:	f7fb fa9e 	bl	800a540 <lwip_htons>
 800f004:	4603      	mov	r3, r0
 800f006:	461a      	mov	r2, r3
 800f008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f00a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800f00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f00e:	2200      	movs	r2, #0
 800f010:	719a      	strb	r2, [r3, #6]
 800f012:	2200      	movs	r2, #0
 800f014:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800f016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f018:	2200      	movs	r2, #0
 800f01a:	729a      	strb	r2, [r3, #10]
 800f01c:	2200      	movs	r2, #0
 800f01e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800f020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f022:	685b      	ldr	r3, [r3, #4]
 800f024:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800f026:	e00d      	b.n	800f044 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800f028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f02a:	685b      	ldr	r3, [r3, #4]
 800f02c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800f02e:	2114      	movs	r1, #20
 800f030:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f032:	f7fc fd8f 	bl	800bb54 <pbuf_remove_header>
      pbuf_cat(p, r);
 800f036:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f038:	6878      	ldr	r0, [r7, #4]
 800f03a:	f7fc fedf 	bl	800bdfc <pbuf_cat>
      r = iprh->next_pbuf;
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800f044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f046:	2b00      	cmp	r3, #0
 800f048:	d1ee      	bne.n	800f028 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800f04a:	4b1e      	ldr	r3, [pc, #120]	@ (800f0c4 <ip4_reass+0x2b4>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f050:	429a      	cmp	r2, r3
 800f052:	d102      	bne.n	800f05a <ip4_reass+0x24a>
      ipr_prev = NULL;
 800f054:	2300      	movs	r3, #0
 800f056:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f058:	e010      	b.n	800f07c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f05a:	4b1a      	ldr	r3, [pc, #104]	@ (800f0c4 <ip4_reass+0x2b4>)
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f060:	e007      	b.n	800f072 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800f062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f068:	429a      	cmp	r2, r3
 800f06a:	d006      	beq.n	800f07a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f074:	2b00      	cmp	r3, #0
 800f076:	d1f4      	bne.n	800f062 <ip4_reass+0x252>
 800f078:	e000      	b.n	800f07c <ip4_reass+0x26c>
          break;
 800f07a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800f07c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f07e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f080:	f7ff fd2e 	bl	800eae0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800f084:	6878      	ldr	r0, [r7, #4]
 800f086:	f7fc fe79 	bl	800bd7c <pbuf_clen>
 800f08a:	4603      	mov	r3, r0
 800f08c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800f08e:	4b0c      	ldr	r3, [pc, #48]	@ (800f0c0 <ip4_reass+0x2b0>)
 800f090:	881b      	ldrh	r3, [r3, #0]
 800f092:	8c3a      	ldrh	r2, [r7, #32]
 800f094:	429a      	cmp	r2, r3
 800f096:	d906      	bls.n	800f0a6 <ip4_reass+0x296>
 800f098:	4b0b      	ldr	r3, [pc, #44]	@ (800f0c8 <ip4_reass+0x2b8>)
 800f09a:	f240 229b 	movw	r2, #667	@ 0x29b
 800f09e:	490b      	ldr	r1, [pc, #44]	@ (800f0cc <ip4_reass+0x2bc>)
 800f0a0:	480b      	ldr	r0, [pc, #44]	@ (800f0d0 <ip4_reass+0x2c0>)
 800f0a2:	f000 fdcb 	bl	800fc3c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800f0a6:	4b06      	ldr	r3, [pc, #24]	@ (800f0c0 <ip4_reass+0x2b0>)
 800f0a8:	881a      	ldrh	r2, [r3, #0]
 800f0aa:	8c3b      	ldrh	r3, [r7, #32]
 800f0ac:	1ad3      	subs	r3, r2, r3
 800f0ae:	b29a      	uxth	r2, r3
 800f0b0:	4b03      	ldr	r3, [pc, #12]	@ (800f0c0 <ip4_reass+0x2b0>)
 800f0b2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	e038      	b.n	800f12a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	e036      	b.n	800f12a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800f0bc:	bf00      	nop
 800f0be:	e00a      	b.n	800f0d6 <ip4_reass+0x2c6>
 800f0c0:	2000cfc0 	.word	0x2000cfc0
 800f0c4:	2000cfbc 	.word	0x2000cfbc
 800f0c8:	080128b4 	.word	0x080128b4
 800f0cc:	08012a24 	.word	0x08012a24
 800f0d0:	080128fc 	.word	0x080128fc
    goto nullreturn_ipr;
 800f0d4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800f0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d106      	bne.n	800f0ea <ip4_reass+0x2da>
 800f0dc:	4b15      	ldr	r3, [pc, #84]	@ (800f134 <ip4_reass+0x324>)
 800f0de:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800f0e2:	4915      	ldr	r1, [pc, #84]	@ (800f138 <ip4_reass+0x328>)
 800f0e4:	4815      	ldr	r0, [pc, #84]	@ (800f13c <ip4_reass+0x32c>)
 800f0e6:	f000 fda9 	bl	800fc3c <iprintf>
  if (ipr->p == NULL) {
 800f0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d116      	bne.n	800f120 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800f0f2:	4b13      	ldr	r3, [pc, #76]	@ (800f140 <ip4_reass+0x330>)
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f0f8:	429a      	cmp	r2, r3
 800f0fa:	d006      	beq.n	800f10a <ip4_reass+0x2fa>
 800f0fc:	4b0d      	ldr	r3, [pc, #52]	@ (800f134 <ip4_reass+0x324>)
 800f0fe:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800f102:	4910      	ldr	r1, [pc, #64]	@ (800f144 <ip4_reass+0x334>)
 800f104:	480d      	ldr	r0, [pc, #52]	@ (800f13c <ip4_reass+0x32c>)
 800f106:	f000 fd99 	bl	800fc3c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800f10a:	2100      	movs	r1, #0
 800f10c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f10e:	f7ff fce7 	bl	800eae0 <ip_reass_dequeue_datagram>
 800f112:	e006      	b.n	800f122 <ip4_reass+0x312>
    goto nullreturn;
 800f114:	bf00      	nop
 800f116:	e004      	b.n	800f122 <ip4_reass+0x312>
    goto nullreturn;
 800f118:	bf00      	nop
 800f11a:	e002      	b.n	800f122 <ip4_reass+0x312>
      goto nullreturn;
 800f11c:	bf00      	nop
 800f11e:	e000      	b.n	800f122 <ip4_reass+0x312>
  }

nullreturn:
 800f120:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f7fc fd9c 	bl	800bc60 <pbuf_free>
  return NULL;
 800f128:	2300      	movs	r3, #0
}
 800f12a:	4618      	mov	r0, r3
 800f12c:	3738      	adds	r7, #56	@ 0x38
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop
 800f134:	080128b4 	.word	0x080128b4
 800f138:	08012a40 	.word	0x08012a40
 800f13c:	080128fc 	.word	0x080128fc
 800f140:	2000cfbc 	.word	0x2000cfbc
 800f144:	08012a4c 	.word	0x08012a4c

0800f148 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800f14c:	2002      	movs	r0, #2
 800f14e:	f7fb fecd 	bl	800aeec <memp_malloc>
 800f152:	4603      	mov	r3, r0
}
 800f154:	4618      	mov	r0, r3
 800f156:	bd80      	pop	{r7, pc}

0800f158 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b082      	sub	sp, #8
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d106      	bne.n	800f174 <ip_frag_free_pbuf_custom_ref+0x1c>
 800f166:	4b07      	ldr	r3, [pc, #28]	@ (800f184 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800f168:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800f16c:	4906      	ldr	r1, [pc, #24]	@ (800f188 <ip_frag_free_pbuf_custom_ref+0x30>)
 800f16e:	4807      	ldr	r0, [pc, #28]	@ (800f18c <ip_frag_free_pbuf_custom_ref+0x34>)
 800f170:	f000 fd64 	bl	800fc3c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800f174:	6879      	ldr	r1, [r7, #4]
 800f176:	2002      	movs	r0, #2
 800f178:	f7fb ff2e 	bl	800afd8 <memp_free>
}
 800f17c:	bf00      	nop
 800f17e:	3708      	adds	r7, #8
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}
 800f184:	080128b4 	.word	0x080128b4
 800f188:	08012a6c 	.word	0x08012a6c
 800f18c:	080128fc 	.word	0x080128fc

0800f190 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b084      	sub	sp, #16
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d106      	bne.n	800f1b0 <ipfrag_free_pbuf_custom+0x20>
 800f1a2:	4b11      	ldr	r3, [pc, #68]	@ (800f1e8 <ipfrag_free_pbuf_custom+0x58>)
 800f1a4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800f1a8:	4910      	ldr	r1, [pc, #64]	@ (800f1ec <ipfrag_free_pbuf_custom+0x5c>)
 800f1aa:	4811      	ldr	r0, [pc, #68]	@ (800f1f0 <ipfrag_free_pbuf_custom+0x60>)
 800f1ac:	f000 fd46 	bl	800fc3c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800f1b0:	68fa      	ldr	r2, [r7, #12]
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d006      	beq.n	800f1c6 <ipfrag_free_pbuf_custom+0x36>
 800f1b8:	4b0b      	ldr	r3, [pc, #44]	@ (800f1e8 <ipfrag_free_pbuf_custom+0x58>)
 800f1ba:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800f1be:	490d      	ldr	r1, [pc, #52]	@ (800f1f4 <ipfrag_free_pbuf_custom+0x64>)
 800f1c0:	480b      	ldr	r0, [pc, #44]	@ (800f1f0 <ipfrag_free_pbuf_custom+0x60>)
 800f1c2:	f000 fd3b 	bl	800fc3c <iprintf>
  if (pcr->original != NULL) {
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	695b      	ldr	r3, [r3, #20]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d004      	beq.n	800f1d8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	695b      	ldr	r3, [r3, #20]
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	f7fc fd44 	bl	800bc60 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800f1d8:	68f8      	ldr	r0, [r7, #12]
 800f1da:	f7ff ffbd 	bl	800f158 <ip_frag_free_pbuf_custom_ref>
}
 800f1de:	bf00      	nop
 800f1e0:	3710      	adds	r7, #16
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	080128b4 	.word	0x080128b4
 800f1ec:	08012a78 	.word	0x08012a78
 800f1f0:	080128fc 	.word	0x080128fc
 800f1f4:	08012a84 	.word	0x08012a84

0800f1f8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b094      	sub	sp, #80	@ 0x50
 800f1fc:	af02      	add	r7, sp, #8
 800f1fe:	60f8      	str	r0, [r7, #12]
 800f200:	60b9      	str	r1, [r7, #8]
 800f202:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800f204:	2300      	movs	r3, #0
 800f206:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800f20a:	68bb      	ldr	r3, [r7, #8]
 800f20c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f20e:	3b14      	subs	r3, #20
 800f210:	2b00      	cmp	r3, #0
 800f212:	da00      	bge.n	800f216 <ip4_frag+0x1e>
 800f214:	3307      	adds	r3, #7
 800f216:	10db      	asrs	r3, r3, #3
 800f218:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800f21a:	2314      	movs	r3, #20
 800f21c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	685b      	ldr	r3, [r3, #4]
 800f222:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800f224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f226:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800f228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f22a:	781b      	ldrb	r3, [r3, #0]
 800f22c:	f003 030f 	and.w	r3, r3, #15
 800f230:	b2db      	uxtb	r3, r3
 800f232:	009b      	lsls	r3, r3, #2
 800f234:	b2db      	uxtb	r3, r3
 800f236:	2b14      	cmp	r3, #20
 800f238:	d002      	beq.n	800f240 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800f23a:	f06f 0305 	mvn.w	r3, #5
 800f23e:	e110      	b.n	800f462 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	895b      	ldrh	r3, [r3, #10]
 800f244:	2b13      	cmp	r3, #19
 800f246:	d809      	bhi.n	800f25c <ip4_frag+0x64>
 800f248:	4b88      	ldr	r3, [pc, #544]	@ (800f46c <ip4_frag+0x274>)
 800f24a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800f24e:	4988      	ldr	r1, [pc, #544]	@ (800f470 <ip4_frag+0x278>)
 800f250:	4888      	ldr	r0, [pc, #544]	@ (800f474 <ip4_frag+0x27c>)
 800f252:	f000 fcf3 	bl	800fc3c <iprintf>
 800f256:	f06f 0305 	mvn.w	r3, #5
 800f25a:	e102      	b.n	800f462 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800f25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f25e:	88db      	ldrh	r3, [r3, #6]
 800f260:	b29b      	uxth	r3, r3
 800f262:	4618      	mov	r0, r3
 800f264:	f7fb f96c 	bl	800a540 <lwip_htons>
 800f268:	4603      	mov	r3, r0
 800f26a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800f26c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f26e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f272:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800f276:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f278:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f27c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	891b      	ldrh	r3, [r3, #8]
 800f282:	3b14      	subs	r3, #20
 800f284:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800f288:	e0e1      	b.n	800f44e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800f28a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f28c:	00db      	lsls	r3, r3, #3
 800f28e:	b29b      	uxth	r3, r3
 800f290:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f294:	4293      	cmp	r3, r2
 800f296:	bf28      	it	cs
 800f298:	4613      	movcs	r3, r2
 800f29a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800f29c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f2a0:	2114      	movs	r1, #20
 800f2a2:	200e      	movs	r0, #14
 800f2a4:	f7fc f9fa 	bl	800b69c <pbuf_alloc>
 800f2a8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800f2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	f000 80d5 	beq.w	800f45c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800f2b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b4:	895b      	ldrh	r3, [r3, #10]
 800f2b6:	2b13      	cmp	r3, #19
 800f2b8:	d806      	bhi.n	800f2c8 <ip4_frag+0xd0>
 800f2ba:	4b6c      	ldr	r3, [pc, #432]	@ (800f46c <ip4_frag+0x274>)
 800f2bc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800f2c0:	496d      	ldr	r1, [pc, #436]	@ (800f478 <ip4_frag+0x280>)
 800f2c2:	486c      	ldr	r0, [pc, #432]	@ (800f474 <ip4_frag+0x27c>)
 800f2c4:	f000 fcba 	bl	800fc3c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800f2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ca:	685b      	ldr	r3, [r3, #4]
 800f2cc:	2214      	movs	r2, #20
 800f2ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f000 fd8e 	bl	800fdf2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	685b      	ldr	r3, [r3, #4]
 800f2da:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800f2dc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f2de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800f2e2:	e064      	b.n	800f3ae <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	895a      	ldrh	r2, [r3, #10]
 800f2e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f2ea:	1ad3      	subs	r3, r2, r3
 800f2ec:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	895b      	ldrh	r3, [r3, #10]
 800f2f2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f2f4:	429a      	cmp	r2, r3
 800f2f6:	d906      	bls.n	800f306 <ip4_frag+0x10e>
 800f2f8:	4b5c      	ldr	r3, [pc, #368]	@ (800f46c <ip4_frag+0x274>)
 800f2fa:	f240 322d 	movw	r2, #813	@ 0x32d
 800f2fe:	495f      	ldr	r1, [pc, #380]	@ (800f47c <ip4_frag+0x284>)
 800f300:	485c      	ldr	r0, [pc, #368]	@ (800f474 <ip4_frag+0x27c>)
 800f302:	f000 fc9b 	bl	800fc3c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800f306:	8bfa      	ldrh	r2, [r7, #30]
 800f308:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f30c:	4293      	cmp	r3, r2
 800f30e:	bf28      	it	cs
 800f310:	4613      	movcs	r3, r2
 800f312:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800f316:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d105      	bne.n	800f32a <ip4_frag+0x132>
        poff = 0;
 800f31e:	2300      	movs	r3, #0
 800f320:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	60fb      	str	r3, [r7, #12]
        continue;
 800f328:	e041      	b.n	800f3ae <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800f32a:	f7ff ff0d 	bl	800f148 <ip_frag_alloc_pbuf_custom_ref>
 800f32e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800f330:	69bb      	ldr	r3, [r7, #24]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d103      	bne.n	800f33e <ip4_frag+0x146>
        pbuf_free(rambuf);
 800f336:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f338:	f7fc fc92 	bl	800bc60 <pbuf_free>
        goto memerr;
 800f33c:	e08f      	b.n	800f45e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f33e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f344:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f346:	4413      	add	r3, r2
 800f348:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800f34c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800f350:	9201      	str	r2, [sp, #4]
 800f352:	9300      	str	r3, [sp, #0]
 800f354:	4603      	mov	r3, r0
 800f356:	2241      	movs	r2, #65	@ 0x41
 800f358:	2000      	movs	r0, #0
 800f35a:	f7fc fac7 	bl	800b8ec <pbuf_alloced_custom>
 800f35e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d106      	bne.n	800f374 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800f366:	69b8      	ldr	r0, [r7, #24]
 800f368:	f7ff fef6 	bl	800f158 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800f36c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f36e:	f7fc fc77 	bl	800bc60 <pbuf_free>
        goto memerr;
 800f372:	e074      	b.n	800f45e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800f374:	68f8      	ldr	r0, [r7, #12]
 800f376:	f7fc fd19 	bl	800bdac <pbuf_ref>
      pcr->original = p;
 800f37a:	69bb      	ldr	r3, [r7, #24]
 800f37c:	68fa      	ldr	r2, [r7, #12]
 800f37e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800f380:	69bb      	ldr	r3, [r7, #24]
 800f382:	4a3f      	ldr	r2, [pc, #252]	@ (800f480 <ip4_frag+0x288>)
 800f384:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800f386:	6979      	ldr	r1, [r7, #20]
 800f388:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f38a:	f7fc fd37 	bl	800bdfc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800f38e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f392:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f396:	1ad3      	subs	r3, r2, r3
 800f398:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800f39c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d004      	beq.n	800f3ae <ip4_frag+0x1b6>
        poff = 0;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800f3ae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d196      	bne.n	800f2e4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800f3b6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f3b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f3bc:	4413      	add	r3, r2
 800f3be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800f3c0:	68bb      	ldr	r3, [r7, #8]
 800f3c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f3c4:	f1a3 0213 	sub.w	r2, r3, #19
 800f3c8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	bfcc      	ite	gt
 800f3d0:	2301      	movgt	r3, #1
 800f3d2:	2300      	movle	r3, #0
 800f3d4:	b2db      	uxtb	r3, r3
 800f3d6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800f3d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f3dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f3e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800f3e2:	6a3b      	ldr	r3, [r7, #32]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d002      	beq.n	800f3ee <ip4_frag+0x1f6>
 800f3e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d003      	beq.n	800f3f6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800f3ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f3f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f3f4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800f3f6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f7fb f8a1 	bl	800a540 <lwip_htons>
 800f3fe:	4603      	mov	r3, r0
 800f400:	461a      	mov	r2, r3
 800f402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f404:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800f406:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f408:	3314      	adds	r3, #20
 800f40a:	b29b      	uxth	r3, r3
 800f40c:	4618      	mov	r0, r3
 800f40e:	f7fb f897 	bl	800a540 <lwip_htons>
 800f412:	4603      	mov	r3, r0
 800f414:	461a      	mov	r2, r3
 800f416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f418:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800f41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f41c:	2200      	movs	r2, #0
 800f41e:	729a      	strb	r2, [r3, #10]
 800f420:	2200      	movs	r2, #0
 800f422:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800f424:	68bb      	ldr	r3, [r7, #8]
 800f426:	695b      	ldr	r3, [r3, #20]
 800f428:	687a      	ldr	r2, [r7, #4]
 800f42a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f42c:	68b8      	ldr	r0, [r7, #8]
 800f42e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800f430:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f432:	f7fc fc15 	bl	800bc60 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800f436:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f43a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f43c:	1ad3      	subs	r3, r2, r3
 800f43e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800f442:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800f446:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f448:	4413      	add	r3, r2
 800f44a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800f44e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f452:	2b00      	cmp	r3, #0
 800f454:	f47f af19 	bne.w	800f28a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800f458:	2300      	movs	r3, #0
 800f45a:	e002      	b.n	800f462 <ip4_frag+0x26a>
      goto memerr;
 800f45c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800f45e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f462:	4618      	mov	r0, r3
 800f464:	3748      	adds	r7, #72	@ 0x48
 800f466:	46bd      	mov	sp, r7
 800f468:	bd80      	pop	{r7, pc}
 800f46a:	bf00      	nop
 800f46c:	080128b4 	.word	0x080128b4
 800f470:	08012a90 	.word	0x08012a90
 800f474:	080128fc 	.word	0x080128fc
 800f478:	08012aac 	.word	0x08012aac
 800f47c:	08012acc 	.word	0x08012acc
 800f480:	0800f191 	.word	0x0800f191

0800f484 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b086      	sub	sp, #24
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
 800f48c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800f48e:	230e      	movs	r3, #14
 800f490:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	895b      	ldrh	r3, [r3, #10]
 800f496:	2b0e      	cmp	r3, #14
 800f498:	d96e      	bls.n	800f578 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	7bdb      	ldrb	r3, [r3, #15]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d106      	bne.n	800f4b0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800f4a2:	683b      	ldr	r3, [r7, #0]
 800f4a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	b2da      	uxtb	r2, r3
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	685b      	ldr	r3, [r3, #4]
 800f4b4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800f4b6:	693b      	ldr	r3, [r7, #16]
 800f4b8:	7b1a      	ldrb	r2, [r3, #12]
 800f4ba:	7b5b      	ldrb	r3, [r3, #13]
 800f4bc:	021b      	lsls	r3, r3, #8
 800f4be:	4313      	orrs	r3, r2
 800f4c0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f4c2:	693b      	ldr	r3, [r7, #16]
 800f4c4:	781b      	ldrb	r3, [r3, #0]
 800f4c6:	f003 0301 	and.w	r3, r3, #1
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d023      	beq.n	800f516 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	2b01      	cmp	r3, #1
 800f4d4:	d10f      	bne.n	800f4f6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f4d6:	693b      	ldr	r3, [r7, #16]
 800f4d8:	785b      	ldrb	r3, [r3, #1]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d11b      	bne.n	800f516 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f4e2:	2b5e      	cmp	r3, #94	@ 0x5e
 800f4e4:	d117      	bne.n	800f516 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	7b5b      	ldrb	r3, [r3, #13]
 800f4ea:	f043 0310 	orr.w	r3, r3, #16
 800f4ee:	b2da      	uxtb	r2, r3
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	735a      	strb	r2, [r3, #13]
 800f4f4:	e00f      	b.n	800f516 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	2206      	movs	r2, #6
 800f4fa:	4928      	ldr	r1, [pc, #160]	@ (800f59c <ethernet_input+0x118>)
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f000 fbf2 	bl	800fce6 <memcmp>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d106      	bne.n	800f516 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	7b5b      	ldrb	r3, [r3, #13]
 800f50c:	f043 0308 	orr.w	r3, r3, #8
 800f510:	b2da      	uxtb	r2, r3
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800f516:	89fb      	ldrh	r3, [r7, #14]
 800f518:	2b08      	cmp	r3, #8
 800f51a:	d003      	beq.n	800f524 <ethernet_input+0xa0>
 800f51c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800f520:	d014      	beq.n	800f54c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800f522:	e032      	b.n	800f58a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f52a:	f003 0308 	and.w	r3, r3, #8
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d024      	beq.n	800f57c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f532:	8afb      	ldrh	r3, [r7, #22]
 800f534:	4619      	mov	r1, r3
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f7fc fb0c 	bl	800bb54 <pbuf_remove_header>
 800f53c:	4603      	mov	r3, r0
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d11e      	bne.n	800f580 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800f542:	6839      	ldr	r1, [r7, #0]
 800f544:	6878      	ldr	r0, [r7, #4]
 800f546:	f7fe fded 	bl	800e124 <ip4_input>
      break;
 800f54a:	e013      	b.n	800f574 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f552:	f003 0308 	and.w	r3, r3, #8
 800f556:	2b00      	cmp	r3, #0
 800f558:	d014      	beq.n	800f584 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f55a:	8afb      	ldrh	r3, [r7, #22]
 800f55c:	4619      	mov	r1, r3
 800f55e:	6878      	ldr	r0, [r7, #4]
 800f560:	f7fc faf8 	bl	800bb54 <pbuf_remove_header>
 800f564:	4603      	mov	r3, r0
 800f566:	2b00      	cmp	r3, #0
 800f568:	d10e      	bne.n	800f588 <ethernet_input+0x104>
        etharp_input(p, netif);
 800f56a:	6839      	ldr	r1, [r7, #0]
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f7fd ff8d 	bl	800d48c <etharp_input>
      break;
 800f572:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800f574:	2300      	movs	r3, #0
 800f576:	e00c      	b.n	800f592 <ethernet_input+0x10e>
    goto free_and_return;
 800f578:	bf00      	nop
 800f57a:	e006      	b.n	800f58a <ethernet_input+0x106>
        goto free_and_return;
 800f57c:	bf00      	nop
 800f57e:	e004      	b.n	800f58a <ethernet_input+0x106>
        goto free_and_return;
 800f580:	bf00      	nop
 800f582:	e002      	b.n	800f58a <ethernet_input+0x106>
        goto free_and_return;
 800f584:	bf00      	nop
 800f586:	e000      	b.n	800f58a <ethernet_input+0x106>
        goto free_and_return;
 800f588:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f7fc fb68 	bl	800bc60 <pbuf_free>
  return ERR_OK;
 800f590:	2300      	movs	r3, #0
}
 800f592:	4618      	mov	r0, r3
 800f594:	3718      	adds	r7, #24
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	08012c8c 	.word	0x08012c8c

0800f5a0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b086      	sub	sp, #24
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	60f8      	str	r0, [r7, #12]
 800f5a8:	60b9      	str	r1, [r7, #8]
 800f5aa:	607a      	str	r2, [r7, #4]
 800f5ac:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800f5ae:	8c3b      	ldrh	r3, [r7, #32]
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f7fa ffc5 	bl	800a540 <lwip_htons>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800f5ba:	210e      	movs	r1, #14
 800f5bc:	68b8      	ldr	r0, [r7, #8]
 800f5be:	f7fc fab9 	bl	800bb34 <pbuf_add_header>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d125      	bne.n	800f614 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	685b      	ldr	r3, [r3, #4]
 800f5cc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	8afa      	ldrh	r2, [r7, #22]
 800f5d2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800f5d4:	693b      	ldr	r3, [r7, #16]
 800f5d6:	2206      	movs	r2, #6
 800f5d8:	6839      	ldr	r1, [r7, #0]
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f000 fc09 	bl	800fdf2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	3306      	adds	r3, #6
 800f5e4:	2206      	movs	r2, #6
 800f5e6:	6879      	ldr	r1, [r7, #4]
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f000 fc02 	bl	800fdf2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800f5f4:	2b06      	cmp	r3, #6
 800f5f6:	d006      	beq.n	800f606 <ethernet_output+0x66>
 800f5f8:	4b0a      	ldr	r3, [pc, #40]	@ (800f624 <ethernet_output+0x84>)
 800f5fa:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800f5fe:	490a      	ldr	r1, [pc, #40]	@ (800f628 <ethernet_output+0x88>)
 800f600:	480a      	ldr	r0, [pc, #40]	@ (800f62c <ethernet_output+0x8c>)
 800f602:	f000 fb1b 	bl	800fc3c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	699b      	ldr	r3, [r3, #24]
 800f60a:	68b9      	ldr	r1, [r7, #8]
 800f60c:	68f8      	ldr	r0, [r7, #12]
 800f60e:	4798      	blx	r3
 800f610:	4603      	mov	r3, r0
 800f612:	e002      	b.n	800f61a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800f614:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800f616:	f06f 0301 	mvn.w	r3, #1
}
 800f61a:	4618      	mov	r0, r3
 800f61c:	3718      	adds	r7, #24
 800f61e:	46bd      	mov	sp, r7
 800f620:	bd80      	pop	{r7, pc}
 800f622:	bf00      	nop
 800f624:	08012adc 	.word	0x08012adc
 800f628:	08012b14 	.word	0x08012b14
 800f62c:	08012b48 	.word	0x08012b48

0800f630 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b086      	sub	sp, #24
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
 800f638:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	60bb      	str	r3, [r7, #8]
 800f63e:	2304      	movs	r3, #4
 800f640:	60fb      	str	r3, [r7, #12]
 800f642:	2300      	movs	r3, #0
 800f644:	613b      	str	r3, [r7, #16]
 800f646:	2300      	movs	r3, #0
 800f648:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 800f64a:	f107 0308 	add.w	r3, r7, #8
 800f64e:	2100      	movs	r1, #0
 800f650:	4618      	mov	r0, r3
 800f652:	f7f6 fbf4 	bl	8005e3e <osMessageCreate>
 800f656:	4602      	mov	r2, r0
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d102      	bne.n	800f66a <sys_mbox_new+0x3a>
    return ERR_MEM;
 800f664:	f04f 33ff 	mov.w	r3, #4294967295
 800f668:	e000      	b.n	800f66c <sys_mbox_new+0x3c>

  return ERR_OK;
 800f66a:	2300      	movs	r3, #0
}
 800f66c:	4618      	mov	r0, r3
 800f66e:	3718      	adds	r7, #24
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}

0800f674 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 800f674:	b580      	push	{r7, lr}
 800f676:	b082      	sub	sp, #8
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	4618      	mov	r0, r3
 800f682:	f7f6 fcb9 	bl	8005ff8 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	4618      	mov	r0, r3
 800f68c:	f7f6 fcca 	bl	8006024 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 800f690:	bf00      	nop
 800f692:	3708      	adds	r7, #8
 800f694:	46bd      	mov	sp, r7
 800f696:	bd80      	pop	{r7, pc}

0800f698 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b084      	sub	sp, #16
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	6078      	str	r0, [r7, #4]
 800f6a0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	6839      	ldr	r1, [r7, #0]
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f7f6 fbf0 	bl	8005e90 <osMessagePut>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d102      	bne.n	800f6bc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	73fb      	strb	r3, [r7, #15]
 800f6ba:	e001      	b.n	800f6c0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 800f6bc:	23ff      	movs	r3, #255	@ 0xff
 800f6be:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 800f6c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	3710      	adds	r7, #16
 800f6c8:	46bd      	mov	sp, r7
 800f6ca:	bd80      	pop	{r7, pc}

0800f6cc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	b08c      	sub	sp, #48	@ 0x30
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	61f8      	str	r0, [r7, #28]
 800f6d4:	61b9      	str	r1, [r7, #24]
 800f6d6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 800f6d8:	f7f6 f9cf 	bl	8005a7a <osKernelSysTick>
 800f6dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 800f6de:	697b      	ldr	r3, [r7, #20]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d017      	beq.n	800f714 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	6819      	ldr	r1, [r3, #0]
 800f6e8:	f107 0320 	add.w	r3, r7, #32
 800f6ec:	697a      	ldr	r2, [r7, #20]
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	f7f6 fc0e 	bl	8005f10 <osMessageGet>

    if(event.status == osEventMessage)
 800f6f4:	6a3b      	ldr	r3, [r7, #32]
 800f6f6:	2b10      	cmp	r3, #16
 800f6f8:	d109      	bne.n	800f70e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 800f6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fc:	461a      	mov	r2, r3
 800f6fe:	69bb      	ldr	r3, [r7, #24]
 800f700:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 800f702:	f7f6 f9ba 	bl	8005a7a <osKernelSysTick>
 800f706:	4602      	mov	r2, r0
 800f708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f70a:	1ad3      	subs	r3, r2, r3
 800f70c:	e019      	b.n	800f742 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 800f70e:	f04f 33ff 	mov.w	r3, #4294967295
 800f712:	e016      	b.n	800f742 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 800f714:	69fb      	ldr	r3, [r7, #28]
 800f716:	6819      	ldr	r1, [r3, #0]
 800f718:	463b      	mov	r3, r7
 800f71a:	f04f 32ff 	mov.w	r2, #4294967295
 800f71e:	4618      	mov	r0, r3
 800f720:	f7f6 fbf6 	bl	8005f10 <osMessageGet>
 800f724:	f107 0320 	add.w	r3, r7, #32
 800f728:	463a      	mov	r2, r7
 800f72a:	ca07      	ldmia	r2, {r0, r1, r2}
 800f72c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 800f730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f732:	461a      	mov	r2, r3
 800f734:	69bb      	ldr	r3, [r7, #24]
 800f736:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 800f738:	f7f6 f99f 	bl	8005a7a <osKernelSysTick>
 800f73c:	4602      	mov	r2, r0
 800f73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f740:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 800f742:	4618      	mov	r0, r3
 800f744:	3730      	adds	r7, #48	@ 0x30
 800f746:	46bd      	mov	sp, r7
 800f748:	bd80      	pop	{r7, pc}

0800f74a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 800f74a:	b580      	push	{r7, lr}
 800f74c:	b086      	sub	sp, #24
 800f74e:	af00      	add	r7, sp, #0
 800f750:	6078      	str	r0, [r7, #4]
 800f752:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	6819      	ldr	r1, [r3, #0]
 800f758:	f107 030c 	add.w	r3, r7, #12
 800f75c:	2200      	movs	r2, #0
 800f75e:	4618      	mov	r0, r3
 800f760:	f7f6 fbd6 	bl	8005f10 <osMessageGet>

  if(event.status == osEventMessage)
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2b10      	cmp	r3, #16
 800f768:	d105      	bne.n	800f776 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	461a      	mov	r2, r3
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 800f772:	2300      	movs	r3, #0
 800f774:	e001      	b.n	800f77a <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 800f776:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800f77a:	4618      	mov	r0, r3
 800f77c:	3718      	adds	r7, #24
 800f77e:	46bd      	mov	sp, r7
 800f780:	bd80      	pop	{r7, pc}

0800f782 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 800f782:	b480      	push	{r7}
 800f784:	b083      	sub	sp, #12
 800f786:	af00      	add	r7, sp, #0
 800f788:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d101      	bne.n	800f796 <sys_mbox_valid+0x14>
    return 0;
 800f792:	2300      	movs	r3, #0
 800f794:	e000      	b.n	800f798 <sys_mbox_valid+0x16>
  else
    return 1;
 800f796:	2301      	movs	r3, #1
}
 800f798:	4618      	mov	r0, r3
 800f79a:	370c      	adds	r7, #12
 800f79c:	46bd      	mov	sp, r7
 800f79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a2:	4770      	bx	lr

0800f7a4 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b083      	sub	sp, #12
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	601a      	str	r2, [r3, #0]
}
 800f7b2:	bf00      	nop
 800f7b4:	370c      	adds	r7, #12
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7bc:	4770      	bx	lr

0800f7be <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 800f7be:	b580      	push	{r7, lr}
 800f7c0:	b084      	sub	sp, #16
 800f7c2:	af00      	add	r7, sp, #0
 800f7c4:	6078      	str	r0, [r7, #4]
 800f7c6:	460b      	mov	r3, r1
 800f7c8:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	60bb      	str	r3, [r7, #8]
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 800f7d2:	f107 0308 	add.w	r3, r7, #8
 800f7d6:	2101      	movs	r1, #1
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f7f6 fa67 	bl	8005cac <osSemaphoreCreate>
 800f7de:	4602      	mov	r2, r0
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d102      	bne.n	800f7f2 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800f7ec:	f04f 33ff 	mov.w	r3, #4294967295
 800f7f0:	e009      	b.n	800f806 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 800f7f2:	78fb      	ldrb	r3, [r7, #3]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d105      	bne.n	800f804 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	2100      	movs	r1, #0
 800f7fe:	4618      	mov	r0, r3
 800f800:	f7f6 fa86 	bl	8005d10 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 800f804:	2300      	movs	r3, #0
}
 800f806:	4618      	mov	r0, r3
 800f808:	3710      	adds	r7, #16
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bd80      	pop	{r7, pc}

0800f80e <sys_sem_signal>:
}

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 800f80e:	b580      	push	{r7, lr}
 800f810:	b082      	sub	sp, #8
 800f812:	af00      	add	r7, sp, #0
 800f814:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	4618      	mov	r0, r3
 800f81c:	f7f6 fac6 	bl	8005dac <osSemaphoreRelease>
}
 800f820:	bf00      	nop
 800f822:	3708      	adds	r7, #8
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b082      	sub	sp, #8
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	4618      	mov	r0, r3
 800f836:	f7f6 faef 	bl	8005e18 <osSemaphoreDelete>
}
 800f83a:	bf00      	nop
 800f83c:	3708      	adds	r7, #8
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}

0800f842 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 800f842:	b480      	push	{r7}
 800f844:	b083      	sub	sp, #12
 800f846:	af00      	add	r7, sp, #0
 800f848:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d101      	bne.n	800f856 <sys_sem_valid+0x14>
    return 0;
 800f852:	2300      	movs	r3, #0
 800f854:	e000      	b.n	800f858 <sys_sem_valid+0x16>
  else
    return 1;
 800f856:	2301      	movs	r3, #1
}
 800f858:	4618      	mov	r0, r3
 800f85a:	370c      	adds	r7, #12
 800f85c:	46bd      	mov	sp, r7
 800f85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f862:	4770      	bx	lr

0800f864 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 800f864:	b480      	push	{r7}
 800f866:	b083      	sub	sp, #12
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2200      	movs	r2, #0
 800f870:	601a      	str	r2, [r3, #0]
}
 800f872:	bf00      	nop
 800f874:	370c      	adds	r7, #12
 800f876:	46bd      	mov	sp, r7
 800f878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f87c:	4770      	bx	lr
	...

0800f880 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 800f884:	4803      	ldr	r0, [pc, #12]	@ (800f894 <sys_init+0x14>)
 800f886:	f7f6 f974 	bl	8005b72 <osMutexCreate>
 800f88a:	4603      	mov	r3, r0
 800f88c:	4a02      	ldr	r2, [pc, #8]	@ (800f898 <sys_init+0x18>)
 800f88e:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 800f890:	bf00      	nop
 800f892:	bd80      	pop	{r7, pc}
 800f894:	08012c9c 	.word	0x08012c9c
 800f898:	2000cfc8 	.word	0x2000cfc8

0800f89c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b084      	sub	sp, #16
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 800f8a4:	2300      	movs	r3, #0
 800f8a6:	60bb      	str	r3, [r7, #8]
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 800f8ac:	f107 0308 	add.w	r3, r7, #8
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	f7f6 f95e 	bl	8005b72 <osMutexCreate>
 800f8b6:	4602      	mov	r2, r0
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d102      	bne.n	800f8ca <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 800f8c4:	f04f 33ff 	mov.w	r3, #4294967295
 800f8c8:	e000      	b.n	800f8cc <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 800f8ca:	2300      	movs	r3, #0
}
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	3710      	adds	r7, #16
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	bd80      	pop	{r7, pc}

0800f8d4 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b082      	sub	sp, #8
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	f04f 31ff 	mov.w	r1, #4294967295
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	f7f6 f95d 	bl	8005ba4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 800f8ea:	bf00      	nop
 800f8ec:	3708      	adds	r7, #8
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}

0800f8f2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 800f8f2:	b580      	push	{r7, lr}
 800f8f4:	b082      	sub	sp, #8
 800f8f6:	af00      	add	r7, sp, #0
 800f8f8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	4618      	mov	r0, r3
 800f900:	f7f6 f99e 	bl	8005c40 <osMutexRelease>
}
 800f904:	bf00      	nop
 800f906:	3708      	adds	r7, #8
 800f908:	46bd      	mov	sp, r7
 800f90a:	bd80      	pop	{r7, pc}

0800f90c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b08c      	sub	sp, #48	@ 0x30
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	607a      	str	r2, [r7, #4]
 800f918:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 800f91a:	f107 0314 	add.w	r3, r7, #20
 800f91e:	2200      	movs	r2, #0
 800f920:	601a      	str	r2, [r3, #0]
 800f922:	605a      	str	r2, [r3, #4]
 800f924:	609a      	str	r2, [r3, #8]
 800f926:	60da      	str	r2, [r3, #12]
 800f928:	611a      	str	r2, [r3, #16]
 800f92a:	615a      	str	r2, [r3, #20]
 800f92c:	619a      	str	r2, [r3, #24]
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	617b      	str	r3, [r7, #20]
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	61bb      	str	r3, [r7, #24]
 800f936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f938:	b21b      	sxth	r3, r3
 800f93a:	83bb      	strh	r3, [r7, #28]
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 800f940:	f107 0314 	add.w	r3, r7, #20
 800f944:	6879      	ldr	r1, [r7, #4]
 800f946:	4618      	mov	r0, r3
 800f948:	f7f6 f8a7 	bl	8005a9a <osThreadCreate>
 800f94c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3730      	adds	r7, #48	@ 0x30
 800f952:	46bd      	mov	sp, r7
 800f954:	bd80      	pop	{r7, pc}
	...

0800f958 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 800f95c:	4b04      	ldr	r3, [pc, #16]	@ (800f970 <sys_arch_protect+0x18>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	f04f 31ff 	mov.w	r1, #4294967295
 800f964:	4618      	mov	r0, r3
 800f966:	f7f6 f91d 	bl	8005ba4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 800f96a:	2301      	movs	r3, #1
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	bd80      	pop	{r7, pc}
 800f970:	2000cfc8 	.word	0x2000cfc8

0800f974 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b082      	sub	sp, #8
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 800f97c:	4b04      	ldr	r3, [pc, #16]	@ (800f990 <sys_arch_unprotect+0x1c>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	4618      	mov	r0, r3
 800f982:	f7f6 f95d 	bl	8005c40 <osMutexRelease>
}
 800f986:	bf00      	nop
 800f988:	3708      	adds	r7, #8
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}
 800f98e:	bf00      	nop
 800f990:	2000cfc8 	.word	0x2000cfc8

0800f994 <Robomaster_InitZero>:
 *      Author: Haruto HAGIWARA
 */

#include "robomaster.h"

void Robomaster_InitZero(RobomasterTypedef *Robomaster) {
 800f994:	b480      	push	{r7}
 800f996:	b083      	sub	sp, #12
 800f998:	af00      	add	r7, sp, #0
 800f99a:	6078      	str	r0, [r7, #4]
	// Input torque target
	Robomaster->TargetTorque = 0;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2200      	movs	r2, #0
 800f9a0:	801a      	strh	r2, [r3, #0]
	// Current angle
	Robomaster->Angle = 0;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	805a      	strh	r2, [r3, #2]
	// Current angular velocity
	Robomaster->AngularVelocity = 0;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	2200      	movs	r2, #0
 800f9ac:	809a      	strh	r2, [r3, #4]
	// Input torque feedback
	Robomaster->FeedbackTorque = 0;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	80da      	strh	r2, [r3, #6]
	// Motor Temperature
	Robomaster->MotorTemperature = 0;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	721a      	strb	r2, [r3, #8]
	// Update Check
	Robomaster->Event = 0;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2200      	movs	r2, #0
 800f9be:	60da      	str	r2, [r3, #12]
}
 800f9c0:	bf00      	nop
 800f9c2:	370c      	adds	r7, #12
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ca:	4770      	bx	lr

0800f9cc <Robomaster_RxCAN>:

void Robomaster_RxCAN(RobomasterTypedef *Robomaster, uint8_t *RxData) {
 800f9cc:	b480      	push	{r7}
 800f9ce:	b083      	sub	sp, #12
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
 800f9d4:	6039      	str	r1, [r7, #0]
	// Current angle
	Robomaster->Angle = RxData[0] >> 8 | RxData[1];
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	781b      	ldrb	r3, [r3, #0]
 800f9da:	121b      	asrs	r3, r3, #8
 800f9dc:	b21a      	sxth	r2, r3
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	3301      	adds	r3, #1
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	b21b      	sxth	r3, r3
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	b21a      	sxth	r2, r3
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	805a      	strh	r2, [r3, #2]
	// Current angular velocity
	Robomaster->AngularVelocity = RxData[2] >> 8 | RxData[3];
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	3302      	adds	r3, #2
 800f9f2:	781b      	ldrb	r3, [r3, #0]
 800f9f4:	121b      	asrs	r3, r3, #8
 800f9f6:	b21a      	sxth	r2, r3
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	3303      	adds	r3, #3
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	b21b      	sxth	r3, r3
 800fa00:	4313      	orrs	r3, r2
 800fa02:	b21a      	sxth	r2, r3
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	809a      	strh	r2, [r3, #4]
	// Input torque feedback
	Robomaster->FeedbackTorque = RxData[4] >> 8 | RxData[5];
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	3304      	adds	r3, #4
 800fa0c:	781b      	ldrb	r3, [r3, #0]
 800fa0e:	121b      	asrs	r3, r3, #8
 800fa10:	b21a      	sxth	r2, r3
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	3305      	adds	r3, #5
 800fa16:	781b      	ldrb	r3, [r3, #0]
 800fa18:	b21b      	sxth	r3, r3
 800fa1a:	4313      	orrs	r3, r2
 800fa1c:	b21a      	sxth	r2, r3
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	80da      	strh	r2, [r3, #6]
	// Motor temperature
	Robomaster->MotorTemperature = RxData[6];
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	799a      	ldrb	r2, [r3, #6]
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	721a      	strb	r2, [r3, #8]
	// Update Check
	Robomaster->Event = 1;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2201      	movs	r2, #1
 800fa2e:	60da      	str	r2, [r3, #12]
}
 800fa30:	bf00      	nop
 800fa32:	370c      	adds	r7, #12
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr

0800fa3c <rand>:
 800fa3c:	4b16      	ldr	r3, [pc, #88]	@ (800fa98 <rand+0x5c>)
 800fa3e:	b510      	push	{r4, lr}
 800fa40:	681c      	ldr	r4, [r3, #0]
 800fa42:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800fa44:	b9b3      	cbnz	r3, 800fa74 <rand+0x38>
 800fa46:	2018      	movs	r0, #24
 800fa48:	f000 fa00 	bl	800fe4c <malloc>
 800fa4c:	4602      	mov	r2, r0
 800fa4e:	6320      	str	r0, [r4, #48]	@ 0x30
 800fa50:	b920      	cbnz	r0, 800fa5c <rand+0x20>
 800fa52:	4b12      	ldr	r3, [pc, #72]	@ (800fa9c <rand+0x60>)
 800fa54:	4812      	ldr	r0, [pc, #72]	@ (800faa0 <rand+0x64>)
 800fa56:	2152      	movs	r1, #82	@ 0x52
 800fa58:	f000 f9da 	bl	800fe10 <__assert_func>
 800fa5c:	4911      	ldr	r1, [pc, #68]	@ (800faa4 <rand+0x68>)
 800fa5e:	4b12      	ldr	r3, [pc, #72]	@ (800faa8 <rand+0x6c>)
 800fa60:	e9c0 1300 	strd	r1, r3, [r0]
 800fa64:	4b11      	ldr	r3, [pc, #68]	@ (800faac <rand+0x70>)
 800fa66:	6083      	str	r3, [r0, #8]
 800fa68:	230b      	movs	r3, #11
 800fa6a:	8183      	strh	r3, [r0, #12]
 800fa6c:	2100      	movs	r1, #0
 800fa6e:	2001      	movs	r0, #1
 800fa70:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fa74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fa76:	480e      	ldr	r0, [pc, #56]	@ (800fab0 <rand+0x74>)
 800fa78:	690b      	ldr	r3, [r1, #16]
 800fa7a:	694c      	ldr	r4, [r1, #20]
 800fa7c:	4a0d      	ldr	r2, [pc, #52]	@ (800fab4 <rand+0x78>)
 800fa7e:	4358      	muls	r0, r3
 800fa80:	fb02 0004 	mla	r0, r2, r4, r0
 800fa84:	fba3 3202 	umull	r3, r2, r3, r2
 800fa88:	3301      	adds	r3, #1
 800fa8a:	eb40 0002 	adc.w	r0, r0, r2
 800fa8e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800fa92:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800fa96:	bd10      	pop	{r4, pc}
 800fa98:	20000034 	.word	0x20000034
 800fa9c:	08012ca4 	.word	0x08012ca4
 800faa0:	08012cbb 	.word	0x08012cbb
 800faa4:	abcd330e 	.word	0xabcd330e
 800faa8:	e66d1234 	.word	0xe66d1234
 800faac:	0005deec 	.word	0x0005deec
 800fab0:	5851f42d 	.word	0x5851f42d
 800fab4:	4c957f2d 	.word	0x4c957f2d

0800fab8 <std>:
 800fab8:	2300      	movs	r3, #0
 800faba:	b510      	push	{r4, lr}
 800fabc:	4604      	mov	r4, r0
 800fabe:	e9c0 3300 	strd	r3, r3, [r0]
 800fac2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fac6:	6083      	str	r3, [r0, #8]
 800fac8:	8181      	strh	r1, [r0, #12]
 800faca:	6643      	str	r3, [r0, #100]	@ 0x64
 800facc:	81c2      	strh	r2, [r0, #14]
 800face:	6183      	str	r3, [r0, #24]
 800fad0:	4619      	mov	r1, r3
 800fad2:	2208      	movs	r2, #8
 800fad4:	305c      	adds	r0, #92	@ 0x5c
 800fad6:	f000 f916 	bl	800fd06 <memset>
 800fada:	4b0d      	ldr	r3, [pc, #52]	@ (800fb10 <std+0x58>)
 800fadc:	6263      	str	r3, [r4, #36]	@ 0x24
 800fade:	4b0d      	ldr	r3, [pc, #52]	@ (800fb14 <std+0x5c>)
 800fae0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fae2:	4b0d      	ldr	r3, [pc, #52]	@ (800fb18 <std+0x60>)
 800fae4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fae6:	4b0d      	ldr	r3, [pc, #52]	@ (800fb1c <std+0x64>)
 800fae8:	6323      	str	r3, [r4, #48]	@ 0x30
 800faea:	4b0d      	ldr	r3, [pc, #52]	@ (800fb20 <std+0x68>)
 800faec:	6224      	str	r4, [r4, #32]
 800faee:	429c      	cmp	r4, r3
 800faf0:	d006      	beq.n	800fb00 <std+0x48>
 800faf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800faf6:	4294      	cmp	r4, r2
 800faf8:	d002      	beq.n	800fb00 <std+0x48>
 800fafa:	33d0      	adds	r3, #208	@ 0xd0
 800fafc:	429c      	cmp	r4, r3
 800fafe:	d105      	bne.n	800fb0c <std+0x54>
 800fb00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fb04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb08:	f000 b970 	b.w	800fdec <__retarget_lock_init_recursive>
 800fb0c:	bd10      	pop	{r4, pc}
 800fb0e:	bf00      	nop
 800fb10:	0800fc61 	.word	0x0800fc61
 800fb14:	0800fc83 	.word	0x0800fc83
 800fb18:	0800fcbb 	.word	0x0800fcbb
 800fb1c:	0800fcdf 	.word	0x0800fcdf
 800fb20:	2000cfcc 	.word	0x2000cfcc

0800fb24 <stdio_exit_handler>:
 800fb24:	4a02      	ldr	r2, [pc, #8]	@ (800fb30 <stdio_exit_handler+0xc>)
 800fb26:	4903      	ldr	r1, [pc, #12]	@ (800fb34 <stdio_exit_handler+0x10>)
 800fb28:	4803      	ldr	r0, [pc, #12]	@ (800fb38 <stdio_exit_handler+0x14>)
 800fb2a:	f000 b869 	b.w	800fc00 <_fwalk_sglue>
 800fb2e:	bf00      	nop
 800fb30:	20000028 	.word	0x20000028
 800fb34:	08010661 	.word	0x08010661
 800fb38:	20000038 	.word	0x20000038

0800fb3c <cleanup_stdio>:
 800fb3c:	6841      	ldr	r1, [r0, #4]
 800fb3e:	4b0c      	ldr	r3, [pc, #48]	@ (800fb70 <cleanup_stdio+0x34>)
 800fb40:	4299      	cmp	r1, r3
 800fb42:	b510      	push	{r4, lr}
 800fb44:	4604      	mov	r4, r0
 800fb46:	d001      	beq.n	800fb4c <cleanup_stdio+0x10>
 800fb48:	f000 fd8a 	bl	8010660 <_fflush_r>
 800fb4c:	68a1      	ldr	r1, [r4, #8]
 800fb4e:	4b09      	ldr	r3, [pc, #36]	@ (800fb74 <cleanup_stdio+0x38>)
 800fb50:	4299      	cmp	r1, r3
 800fb52:	d002      	beq.n	800fb5a <cleanup_stdio+0x1e>
 800fb54:	4620      	mov	r0, r4
 800fb56:	f000 fd83 	bl	8010660 <_fflush_r>
 800fb5a:	68e1      	ldr	r1, [r4, #12]
 800fb5c:	4b06      	ldr	r3, [pc, #24]	@ (800fb78 <cleanup_stdio+0x3c>)
 800fb5e:	4299      	cmp	r1, r3
 800fb60:	d004      	beq.n	800fb6c <cleanup_stdio+0x30>
 800fb62:	4620      	mov	r0, r4
 800fb64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb68:	f000 bd7a 	b.w	8010660 <_fflush_r>
 800fb6c:	bd10      	pop	{r4, pc}
 800fb6e:	bf00      	nop
 800fb70:	2000cfcc 	.word	0x2000cfcc
 800fb74:	2000d034 	.word	0x2000d034
 800fb78:	2000d09c 	.word	0x2000d09c

0800fb7c <global_stdio_init.part.0>:
 800fb7c:	b510      	push	{r4, lr}
 800fb7e:	4b0b      	ldr	r3, [pc, #44]	@ (800fbac <global_stdio_init.part.0+0x30>)
 800fb80:	4c0b      	ldr	r4, [pc, #44]	@ (800fbb0 <global_stdio_init.part.0+0x34>)
 800fb82:	4a0c      	ldr	r2, [pc, #48]	@ (800fbb4 <global_stdio_init.part.0+0x38>)
 800fb84:	601a      	str	r2, [r3, #0]
 800fb86:	4620      	mov	r0, r4
 800fb88:	2200      	movs	r2, #0
 800fb8a:	2104      	movs	r1, #4
 800fb8c:	f7ff ff94 	bl	800fab8 <std>
 800fb90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fb94:	2201      	movs	r2, #1
 800fb96:	2109      	movs	r1, #9
 800fb98:	f7ff ff8e 	bl	800fab8 <std>
 800fb9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fba0:	2202      	movs	r2, #2
 800fba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fba6:	2112      	movs	r1, #18
 800fba8:	f7ff bf86 	b.w	800fab8 <std>
 800fbac:	2000d104 	.word	0x2000d104
 800fbb0:	2000cfcc 	.word	0x2000cfcc
 800fbb4:	0800fb25 	.word	0x0800fb25

0800fbb8 <__sfp_lock_acquire>:
 800fbb8:	4801      	ldr	r0, [pc, #4]	@ (800fbc0 <__sfp_lock_acquire+0x8>)
 800fbba:	f000 b918 	b.w	800fdee <__retarget_lock_acquire_recursive>
 800fbbe:	bf00      	nop
 800fbc0:	2000d109 	.word	0x2000d109

0800fbc4 <__sfp_lock_release>:
 800fbc4:	4801      	ldr	r0, [pc, #4]	@ (800fbcc <__sfp_lock_release+0x8>)
 800fbc6:	f000 b913 	b.w	800fdf0 <__retarget_lock_release_recursive>
 800fbca:	bf00      	nop
 800fbcc:	2000d109 	.word	0x2000d109

0800fbd0 <__sinit>:
 800fbd0:	b510      	push	{r4, lr}
 800fbd2:	4604      	mov	r4, r0
 800fbd4:	f7ff fff0 	bl	800fbb8 <__sfp_lock_acquire>
 800fbd8:	6a23      	ldr	r3, [r4, #32]
 800fbda:	b11b      	cbz	r3, 800fbe4 <__sinit+0x14>
 800fbdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbe0:	f7ff bff0 	b.w	800fbc4 <__sfp_lock_release>
 800fbe4:	4b04      	ldr	r3, [pc, #16]	@ (800fbf8 <__sinit+0x28>)
 800fbe6:	6223      	str	r3, [r4, #32]
 800fbe8:	4b04      	ldr	r3, [pc, #16]	@ (800fbfc <__sinit+0x2c>)
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d1f5      	bne.n	800fbdc <__sinit+0xc>
 800fbf0:	f7ff ffc4 	bl	800fb7c <global_stdio_init.part.0>
 800fbf4:	e7f2      	b.n	800fbdc <__sinit+0xc>
 800fbf6:	bf00      	nop
 800fbf8:	0800fb3d 	.word	0x0800fb3d
 800fbfc:	2000d104 	.word	0x2000d104

0800fc00 <_fwalk_sglue>:
 800fc00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc04:	4607      	mov	r7, r0
 800fc06:	4688      	mov	r8, r1
 800fc08:	4614      	mov	r4, r2
 800fc0a:	2600      	movs	r6, #0
 800fc0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fc10:	f1b9 0901 	subs.w	r9, r9, #1
 800fc14:	d505      	bpl.n	800fc22 <_fwalk_sglue+0x22>
 800fc16:	6824      	ldr	r4, [r4, #0]
 800fc18:	2c00      	cmp	r4, #0
 800fc1a:	d1f7      	bne.n	800fc0c <_fwalk_sglue+0xc>
 800fc1c:	4630      	mov	r0, r6
 800fc1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc22:	89ab      	ldrh	r3, [r5, #12]
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	d907      	bls.n	800fc38 <_fwalk_sglue+0x38>
 800fc28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	d003      	beq.n	800fc38 <_fwalk_sglue+0x38>
 800fc30:	4629      	mov	r1, r5
 800fc32:	4638      	mov	r0, r7
 800fc34:	47c0      	blx	r8
 800fc36:	4306      	orrs	r6, r0
 800fc38:	3568      	adds	r5, #104	@ 0x68
 800fc3a:	e7e9      	b.n	800fc10 <_fwalk_sglue+0x10>

0800fc3c <iprintf>:
 800fc3c:	b40f      	push	{r0, r1, r2, r3}
 800fc3e:	b507      	push	{r0, r1, r2, lr}
 800fc40:	4906      	ldr	r1, [pc, #24]	@ (800fc5c <iprintf+0x20>)
 800fc42:	ab04      	add	r3, sp, #16
 800fc44:	6808      	ldr	r0, [r1, #0]
 800fc46:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc4a:	6881      	ldr	r1, [r0, #8]
 800fc4c:	9301      	str	r3, [sp, #4]
 800fc4e:	f000 f9dd 	bl	801000c <_vfiprintf_r>
 800fc52:	b003      	add	sp, #12
 800fc54:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc58:	b004      	add	sp, #16
 800fc5a:	4770      	bx	lr
 800fc5c:	20000034 	.word	0x20000034

0800fc60 <__sread>:
 800fc60:	b510      	push	{r4, lr}
 800fc62:	460c      	mov	r4, r1
 800fc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc68:	f000 f878 	bl	800fd5c <_read_r>
 800fc6c:	2800      	cmp	r0, #0
 800fc6e:	bfab      	itete	ge
 800fc70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fc72:	89a3      	ldrhlt	r3, [r4, #12]
 800fc74:	181b      	addge	r3, r3, r0
 800fc76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fc7a:	bfac      	ite	ge
 800fc7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fc7e:	81a3      	strhlt	r3, [r4, #12]
 800fc80:	bd10      	pop	{r4, pc}

0800fc82 <__swrite>:
 800fc82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc86:	461f      	mov	r7, r3
 800fc88:	898b      	ldrh	r3, [r1, #12]
 800fc8a:	05db      	lsls	r3, r3, #23
 800fc8c:	4605      	mov	r5, r0
 800fc8e:	460c      	mov	r4, r1
 800fc90:	4616      	mov	r6, r2
 800fc92:	d505      	bpl.n	800fca0 <__swrite+0x1e>
 800fc94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc98:	2302      	movs	r3, #2
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f000 f84c 	bl	800fd38 <_lseek_r>
 800fca0:	89a3      	ldrh	r3, [r4, #12]
 800fca2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fca6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fcaa:	81a3      	strh	r3, [r4, #12]
 800fcac:	4632      	mov	r2, r6
 800fcae:	463b      	mov	r3, r7
 800fcb0:	4628      	mov	r0, r5
 800fcb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcb6:	f000 b863 	b.w	800fd80 <_write_r>

0800fcba <__sseek>:
 800fcba:	b510      	push	{r4, lr}
 800fcbc:	460c      	mov	r4, r1
 800fcbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcc2:	f000 f839 	bl	800fd38 <_lseek_r>
 800fcc6:	1c43      	adds	r3, r0, #1
 800fcc8:	89a3      	ldrh	r3, [r4, #12]
 800fcca:	bf15      	itete	ne
 800fccc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fcce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fcd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fcd6:	81a3      	strheq	r3, [r4, #12]
 800fcd8:	bf18      	it	ne
 800fcda:	81a3      	strhne	r3, [r4, #12]
 800fcdc:	bd10      	pop	{r4, pc}

0800fcde <__sclose>:
 800fcde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce2:	f000 b819 	b.w	800fd18 <_close_r>

0800fce6 <memcmp>:
 800fce6:	b510      	push	{r4, lr}
 800fce8:	3901      	subs	r1, #1
 800fcea:	4402      	add	r2, r0
 800fcec:	4290      	cmp	r0, r2
 800fcee:	d101      	bne.n	800fcf4 <memcmp+0xe>
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	e005      	b.n	800fd00 <memcmp+0x1a>
 800fcf4:	7803      	ldrb	r3, [r0, #0]
 800fcf6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fcfa:	42a3      	cmp	r3, r4
 800fcfc:	d001      	beq.n	800fd02 <memcmp+0x1c>
 800fcfe:	1b18      	subs	r0, r3, r4
 800fd00:	bd10      	pop	{r4, pc}
 800fd02:	3001      	adds	r0, #1
 800fd04:	e7f2      	b.n	800fcec <memcmp+0x6>

0800fd06 <memset>:
 800fd06:	4402      	add	r2, r0
 800fd08:	4603      	mov	r3, r0
 800fd0a:	4293      	cmp	r3, r2
 800fd0c:	d100      	bne.n	800fd10 <memset+0xa>
 800fd0e:	4770      	bx	lr
 800fd10:	f803 1b01 	strb.w	r1, [r3], #1
 800fd14:	e7f9      	b.n	800fd0a <memset+0x4>
	...

0800fd18 <_close_r>:
 800fd18:	b538      	push	{r3, r4, r5, lr}
 800fd1a:	4d06      	ldr	r5, [pc, #24]	@ (800fd34 <_close_r+0x1c>)
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	4604      	mov	r4, r0
 800fd20:	4608      	mov	r0, r1
 800fd22:	602b      	str	r3, [r5, #0]
 800fd24:	f7f1 fa08 	bl	8001138 <_close>
 800fd28:	1c43      	adds	r3, r0, #1
 800fd2a:	d102      	bne.n	800fd32 <_close_r+0x1a>
 800fd2c:	682b      	ldr	r3, [r5, #0]
 800fd2e:	b103      	cbz	r3, 800fd32 <_close_r+0x1a>
 800fd30:	6023      	str	r3, [r4, #0]
 800fd32:	bd38      	pop	{r3, r4, r5, pc}
 800fd34:	2000cfc4 	.word	0x2000cfc4

0800fd38 <_lseek_r>:
 800fd38:	b538      	push	{r3, r4, r5, lr}
 800fd3a:	4d07      	ldr	r5, [pc, #28]	@ (800fd58 <_lseek_r+0x20>)
 800fd3c:	4604      	mov	r4, r0
 800fd3e:	4608      	mov	r0, r1
 800fd40:	4611      	mov	r1, r2
 800fd42:	2200      	movs	r2, #0
 800fd44:	602a      	str	r2, [r5, #0]
 800fd46:	461a      	mov	r2, r3
 800fd48:	f7f1 fa1d 	bl	8001186 <_lseek>
 800fd4c:	1c43      	adds	r3, r0, #1
 800fd4e:	d102      	bne.n	800fd56 <_lseek_r+0x1e>
 800fd50:	682b      	ldr	r3, [r5, #0]
 800fd52:	b103      	cbz	r3, 800fd56 <_lseek_r+0x1e>
 800fd54:	6023      	str	r3, [r4, #0]
 800fd56:	bd38      	pop	{r3, r4, r5, pc}
 800fd58:	2000cfc4 	.word	0x2000cfc4

0800fd5c <_read_r>:
 800fd5c:	b538      	push	{r3, r4, r5, lr}
 800fd5e:	4d07      	ldr	r5, [pc, #28]	@ (800fd7c <_read_r+0x20>)
 800fd60:	4604      	mov	r4, r0
 800fd62:	4608      	mov	r0, r1
 800fd64:	4611      	mov	r1, r2
 800fd66:	2200      	movs	r2, #0
 800fd68:	602a      	str	r2, [r5, #0]
 800fd6a:	461a      	mov	r2, r3
 800fd6c:	f7f1 f9ab 	bl	80010c6 <_read>
 800fd70:	1c43      	adds	r3, r0, #1
 800fd72:	d102      	bne.n	800fd7a <_read_r+0x1e>
 800fd74:	682b      	ldr	r3, [r5, #0]
 800fd76:	b103      	cbz	r3, 800fd7a <_read_r+0x1e>
 800fd78:	6023      	str	r3, [r4, #0]
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	2000cfc4 	.word	0x2000cfc4

0800fd80 <_write_r>:
 800fd80:	b538      	push	{r3, r4, r5, lr}
 800fd82:	4d07      	ldr	r5, [pc, #28]	@ (800fda0 <_write_r+0x20>)
 800fd84:	4604      	mov	r4, r0
 800fd86:	4608      	mov	r0, r1
 800fd88:	4611      	mov	r1, r2
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	602a      	str	r2, [r5, #0]
 800fd8e:	461a      	mov	r2, r3
 800fd90:	f7f1 f9b6 	bl	8001100 <_write>
 800fd94:	1c43      	adds	r3, r0, #1
 800fd96:	d102      	bne.n	800fd9e <_write_r+0x1e>
 800fd98:	682b      	ldr	r3, [r5, #0]
 800fd9a:	b103      	cbz	r3, 800fd9e <_write_r+0x1e>
 800fd9c:	6023      	str	r3, [r4, #0]
 800fd9e:	bd38      	pop	{r3, r4, r5, pc}
 800fda0:	2000cfc4 	.word	0x2000cfc4

0800fda4 <__libc_init_array>:
 800fda4:	b570      	push	{r4, r5, r6, lr}
 800fda6:	4d0d      	ldr	r5, [pc, #52]	@ (800fddc <__libc_init_array+0x38>)
 800fda8:	4c0d      	ldr	r4, [pc, #52]	@ (800fde0 <__libc_init_array+0x3c>)
 800fdaa:	1b64      	subs	r4, r4, r5
 800fdac:	10a4      	asrs	r4, r4, #2
 800fdae:	2600      	movs	r6, #0
 800fdb0:	42a6      	cmp	r6, r4
 800fdb2:	d109      	bne.n	800fdc8 <__libc_init_array+0x24>
 800fdb4:	4d0b      	ldr	r5, [pc, #44]	@ (800fde4 <__libc_init_array+0x40>)
 800fdb6:	4c0c      	ldr	r4, [pc, #48]	@ (800fde8 <__libc_init_array+0x44>)
 800fdb8:	f000 fe4a 	bl	8010a50 <_init>
 800fdbc:	1b64      	subs	r4, r4, r5
 800fdbe:	10a4      	asrs	r4, r4, #2
 800fdc0:	2600      	movs	r6, #0
 800fdc2:	42a6      	cmp	r6, r4
 800fdc4:	d105      	bne.n	800fdd2 <__libc_init_array+0x2e>
 800fdc6:	bd70      	pop	{r4, r5, r6, pc}
 800fdc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdcc:	4798      	blx	r3
 800fdce:	3601      	adds	r6, #1
 800fdd0:	e7ee      	b.n	800fdb0 <__libc_init_array+0xc>
 800fdd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdd6:	4798      	blx	r3
 800fdd8:	3601      	adds	r6, #1
 800fdda:	e7f2      	b.n	800fdc2 <__libc_init_array+0x1e>
 800fddc:	08012e8c 	.word	0x08012e8c
 800fde0:	08012e8c 	.word	0x08012e8c
 800fde4:	08012e8c 	.word	0x08012e8c
 800fde8:	08012e90 	.word	0x08012e90

0800fdec <__retarget_lock_init_recursive>:
 800fdec:	4770      	bx	lr

0800fdee <__retarget_lock_acquire_recursive>:
 800fdee:	4770      	bx	lr

0800fdf0 <__retarget_lock_release_recursive>:
 800fdf0:	4770      	bx	lr

0800fdf2 <memcpy>:
 800fdf2:	440a      	add	r2, r1
 800fdf4:	4291      	cmp	r1, r2
 800fdf6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fdfa:	d100      	bne.n	800fdfe <memcpy+0xc>
 800fdfc:	4770      	bx	lr
 800fdfe:	b510      	push	{r4, lr}
 800fe00:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe04:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe08:	4291      	cmp	r1, r2
 800fe0a:	d1f9      	bne.n	800fe00 <memcpy+0xe>
 800fe0c:	bd10      	pop	{r4, pc}
	...

0800fe10 <__assert_func>:
 800fe10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe12:	4614      	mov	r4, r2
 800fe14:	461a      	mov	r2, r3
 800fe16:	4b09      	ldr	r3, [pc, #36]	@ (800fe3c <__assert_func+0x2c>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	4605      	mov	r5, r0
 800fe1c:	68d8      	ldr	r0, [r3, #12]
 800fe1e:	b954      	cbnz	r4, 800fe36 <__assert_func+0x26>
 800fe20:	4b07      	ldr	r3, [pc, #28]	@ (800fe40 <__assert_func+0x30>)
 800fe22:	461c      	mov	r4, r3
 800fe24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe28:	9100      	str	r1, [sp, #0]
 800fe2a:	462b      	mov	r3, r5
 800fe2c:	4905      	ldr	r1, [pc, #20]	@ (800fe44 <__assert_func+0x34>)
 800fe2e:	f000 fc3f 	bl	80106b0 <fiprintf>
 800fe32:	f000 fcf3 	bl	801081c <abort>
 800fe36:	4b04      	ldr	r3, [pc, #16]	@ (800fe48 <__assert_func+0x38>)
 800fe38:	e7f4      	b.n	800fe24 <__assert_func+0x14>
 800fe3a:	bf00      	nop
 800fe3c:	20000034 	.word	0x20000034
 800fe40:	08012e4f 	.word	0x08012e4f
 800fe44:	08012e21 	.word	0x08012e21
 800fe48:	08012e14 	.word	0x08012e14

0800fe4c <malloc>:
 800fe4c:	4b02      	ldr	r3, [pc, #8]	@ (800fe58 <malloc+0xc>)
 800fe4e:	4601      	mov	r1, r0
 800fe50:	6818      	ldr	r0, [r3, #0]
 800fe52:	f000 b825 	b.w	800fea0 <_malloc_r>
 800fe56:	bf00      	nop
 800fe58:	20000034 	.word	0x20000034

0800fe5c <sbrk_aligned>:
 800fe5c:	b570      	push	{r4, r5, r6, lr}
 800fe5e:	4e0f      	ldr	r6, [pc, #60]	@ (800fe9c <sbrk_aligned+0x40>)
 800fe60:	460c      	mov	r4, r1
 800fe62:	6831      	ldr	r1, [r6, #0]
 800fe64:	4605      	mov	r5, r0
 800fe66:	b911      	cbnz	r1, 800fe6e <sbrk_aligned+0x12>
 800fe68:	f000 fcc8 	bl	80107fc <_sbrk_r>
 800fe6c:	6030      	str	r0, [r6, #0]
 800fe6e:	4621      	mov	r1, r4
 800fe70:	4628      	mov	r0, r5
 800fe72:	f000 fcc3 	bl	80107fc <_sbrk_r>
 800fe76:	1c43      	adds	r3, r0, #1
 800fe78:	d103      	bne.n	800fe82 <sbrk_aligned+0x26>
 800fe7a:	f04f 34ff 	mov.w	r4, #4294967295
 800fe7e:	4620      	mov	r0, r4
 800fe80:	bd70      	pop	{r4, r5, r6, pc}
 800fe82:	1cc4      	adds	r4, r0, #3
 800fe84:	f024 0403 	bic.w	r4, r4, #3
 800fe88:	42a0      	cmp	r0, r4
 800fe8a:	d0f8      	beq.n	800fe7e <sbrk_aligned+0x22>
 800fe8c:	1a21      	subs	r1, r4, r0
 800fe8e:	4628      	mov	r0, r5
 800fe90:	f000 fcb4 	bl	80107fc <_sbrk_r>
 800fe94:	3001      	adds	r0, #1
 800fe96:	d1f2      	bne.n	800fe7e <sbrk_aligned+0x22>
 800fe98:	e7ef      	b.n	800fe7a <sbrk_aligned+0x1e>
 800fe9a:	bf00      	nop
 800fe9c:	2000d10c 	.word	0x2000d10c

0800fea0 <_malloc_r>:
 800fea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fea4:	1ccd      	adds	r5, r1, #3
 800fea6:	f025 0503 	bic.w	r5, r5, #3
 800feaa:	3508      	adds	r5, #8
 800feac:	2d0c      	cmp	r5, #12
 800feae:	bf38      	it	cc
 800feb0:	250c      	movcc	r5, #12
 800feb2:	2d00      	cmp	r5, #0
 800feb4:	4606      	mov	r6, r0
 800feb6:	db01      	blt.n	800febc <_malloc_r+0x1c>
 800feb8:	42a9      	cmp	r1, r5
 800feba:	d904      	bls.n	800fec6 <_malloc_r+0x26>
 800febc:	230c      	movs	r3, #12
 800febe:	6033      	str	r3, [r6, #0]
 800fec0:	2000      	movs	r0, #0
 800fec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fec6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ff9c <_malloc_r+0xfc>
 800feca:	f000 f869 	bl	800ffa0 <__malloc_lock>
 800fece:	f8d8 3000 	ldr.w	r3, [r8]
 800fed2:	461c      	mov	r4, r3
 800fed4:	bb44      	cbnz	r4, 800ff28 <_malloc_r+0x88>
 800fed6:	4629      	mov	r1, r5
 800fed8:	4630      	mov	r0, r6
 800feda:	f7ff ffbf 	bl	800fe5c <sbrk_aligned>
 800fede:	1c43      	adds	r3, r0, #1
 800fee0:	4604      	mov	r4, r0
 800fee2:	d158      	bne.n	800ff96 <_malloc_r+0xf6>
 800fee4:	f8d8 4000 	ldr.w	r4, [r8]
 800fee8:	4627      	mov	r7, r4
 800feea:	2f00      	cmp	r7, #0
 800feec:	d143      	bne.n	800ff76 <_malloc_r+0xd6>
 800feee:	2c00      	cmp	r4, #0
 800fef0:	d04b      	beq.n	800ff8a <_malloc_r+0xea>
 800fef2:	6823      	ldr	r3, [r4, #0]
 800fef4:	4639      	mov	r1, r7
 800fef6:	4630      	mov	r0, r6
 800fef8:	eb04 0903 	add.w	r9, r4, r3
 800fefc:	f000 fc7e 	bl	80107fc <_sbrk_r>
 800ff00:	4581      	cmp	r9, r0
 800ff02:	d142      	bne.n	800ff8a <_malloc_r+0xea>
 800ff04:	6821      	ldr	r1, [r4, #0]
 800ff06:	1a6d      	subs	r5, r5, r1
 800ff08:	4629      	mov	r1, r5
 800ff0a:	4630      	mov	r0, r6
 800ff0c:	f7ff ffa6 	bl	800fe5c <sbrk_aligned>
 800ff10:	3001      	adds	r0, #1
 800ff12:	d03a      	beq.n	800ff8a <_malloc_r+0xea>
 800ff14:	6823      	ldr	r3, [r4, #0]
 800ff16:	442b      	add	r3, r5
 800ff18:	6023      	str	r3, [r4, #0]
 800ff1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ff1e:	685a      	ldr	r2, [r3, #4]
 800ff20:	bb62      	cbnz	r2, 800ff7c <_malloc_r+0xdc>
 800ff22:	f8c8 7000 	str.w	r7, [r8]
 800ff26:	e00f      	b.n	800ff48 <_malloc_r+0xa8>
 800ff28:	6822      	ldr	r2, [r4, #0]
 800ff2a:	1b52      	subs	r2, r2, r5
 800ff2c:	d420      	bmi.n	800ff70 <_malloc_r+0xd0>
 800ff2e:	2a0b      	cmp	r2, #11
 800ff30:	d917      	bls.n	800ff62 <_malloc_r+0xc2>
 800ff32:	1961      	adds	r1, r4, r5
 800ff34:	42a3      	cmp	r3, r4
 800ff36:	6025      	str	r5, [r4, #0]
 800ff38:	bf18      	it	ne
 800ff3a:	6059      	strne	r1, [r3, #4]
 800ff3c:	6863      	ldr	r3, [r4, #4]
 800ff3e:	bf08      	it	eq
 800ff40:	f8c8 1000 	streq.w	r1, [r8]
 800ff44:	5162      	str	r2, [r4, r5]
 800ff46:	604b      	str	r3, [r1, #4]
 800ff48:	4630      	mov	r0, r6
 800ff4a:	f000 f82f 	bl	800ffac <__malloc_unlock>
 800ff4e:	f104 000b 	add.w	r0, r4, #11
 800ff52:	1d23      	adds	r3, r4, #4
 800ff54:	f020 0007 	bic.w	r0, r0, #7
 800ff58:	1ac2      	subs	r2, r0, r3
 800ff5a:	bf1c      	itt	ne
 800ff5c:	1a1b      	subne	r3, r3, r0
 800ff5e:	50a3      	strne	r3, [r4, r2]
 800ff60:	e7af      	b.n	800fec2 <_malloc_r+0x22>
 800ff62:	6862      	ldr	r2, [r4, #4]
 800ff64:	42a3      	cmp	r3, r4
 800ff66:	bf0c      	ite	eq
 800ff68:	f8c8 2000 	streq.w	r2, [r8]
 800ff6c:	605a      	strne	r2, [r3, #4]
 800ff6e:	e7eb      	b.n	800ff48 <_malloc_r+0xa8>
 800ff70:	4623      	mov	r3, r4
 800ff72:	6864      	ldr	r4, [r4, #4]
 800ff74:	e7ae      	b.n	800fed4 <_malloc_r+0x34>
 800ff76:	463c      	mov	r4, r7
 800ff78:	687f      	ldr	r7, [r7, #4]
 800ff7a:	e7b6      	b.n	800feea <_malloc_r+0x4a>
 800ff7c:	461a      	mov	r2, r3
 800ff7e:	685b      	ldr	r3, [r3, #4]
 800ff80:	42a3      	cmp	r3, r4
 800ff82:	d1fb      	bne.n	800ff7c <_malloc_r+0xdc>
 800ff84:	2300      	movs	r3, #0
 800ff86:	6053      	str	r3, [r2, #4]
 800ff88:	e7de      	b.n	800ff48 <_malloc_r+0xa8>
 800ff8a:	230c      	movs	r3, #12
 800ff8c:	6033      	str	r3, [r6, #0]
 800ff8e:	4630      	mov	r0, r6
 800ff90:	f000 f80c 	bl	800ffac <__malloc_unlock>
 800ff94:	e794      	b.n	800fec0 <_malloc_r+0x20>
 800ff96:	6005      	str	r5, [r0, #0]
 800ff98:	e7d6      	b.n	800ff48 <_malloc_r+0xa8>
 800ff9a:	bf00      	nop
 800ff9c:	2000d110 	.word	0x2000d110

0800ffa0 <__malloc_lock>:
 800ffa0:	4801      	ldr	r0, [pc, #4]	@ (800ffa8 <__malloc_lock+0x8>)
 800ffa2:	f7ff bf24 	b.w	800fdee <__retarget_lock_acquire_recursive>
 800ffa6:	bf00      	nop
 800ffa8:	2000d108 	.word	0x2000d108

0800ffac <__malloc_unlock>:
 800ffac:	4801      	ldr	r0, [pc, #4]	@ (800ffb4 <__malloc_unlock+0x8>)
 800ffae:	f7ff bf1f 	b.w	800fdf0 <__retarget_lock_release_recursive>
 800ffb2:	bf00      	nop
 800ffb4:	2000d108 	.word	0x2000d108

0800ffb8 <__sfputc_r>:
 800ffb8:	6893      	ldr	r3, [r2, #8]
 800ffba:	3b01      	subs	r3, #1
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	b410      	push	{r4}
 800ffc0:	6093      	str	r3, [r2, #8]
 800ffc2:	da08      	bge.n	800ffd6 <__sfputc_r+0x1e>
 800ffc4:	6994      	ldr	r4, [r2, #24]
 800ffc6:	42a3      	cmp	r3, r4
 800ffc8:	db01      	blt.n	800ffce <__sfputc_r+0x16>
 800ffca:	290a      	cmp	r1, #10
 800ffcc:	d103      	bne.n	800ffd6 <__sfputc_r+0x1e>
 800ffce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffd2:	f000 bb7f 	b.w	80106d4 <__swbuf_r>
 800ffd6:	6813      	ldr	r3, [r2, #0]
 800ffd8:	1c58      	adds	r0, r3, #1
 800ffda:	6010      	str	r0, [r2, #0]
 800ffdc:	7019      	strb	r1, [r3, #0]
 800ffde:	4608      	mov	r0, r1
 800ffe0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ffe4:	4770      	bx	lr

0800ffe6 <__sfputs_r>:
 800ffe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffe8:	4606      	mov	r6, r0
 800ffea:	460f      	mov	r7, r1
 800ffec:	4614      	mov	r4, r2
 800ffee:	18d5      	adds	r5, r2, r3
 800fff0:	42ac      	cmp	r4, r5
 800fff2:	d101      	bne.n	800fff8 <__sfputs_r+0x12>
 800fff4:	2000      	movs	r0, #0
 800fff6:	e007      	b.n	8010008 <__sfputs_r+0x22>
 800fff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fffc:	463a      	mov	r2, r7
 800fffe:	4630      	mov	r0, r6
 8010000:	f7ff ffda 	bl	800ffb8 <__sfputc_r>
 8010004:	1c43      	adds	r3, r0, #1
 8010006:	d1f3      	bne.n	800fff0 <__sfputs_r+0xa>
 8010008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801000c <_vfiprintf_r>:
 801000c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010010:	460d      	mov	r5, r1
 8010012:	b09d      	sub	sp, #116	@ 0x74
 8010014:	4614      	mov	r4, r2
 8010016:	4698      	mov	r8, r3
 8010018:	4606      	mov	r6, r0
 801001a:	b118      	cbz	r0, 8010024 <_vfiprintf_r+0x18>
 801001c:	6a03      	ldr	r3, [r0, #32]
 801001e:	b90b      	cbnz	r3, 8010024 <_vfiprintf_r+0x18>
 8010020:	f7ff fdd6 	bl	800fbd0 <__sinit>
 8010024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010026:	07d9      	lsls	r1, r3, #31
 8010028:	d405      	bmi.n	8010036 <_vfiprintf_r+0x2a>
 801002a:	89ab      	ldrh	r3, [r5, #12]
 801002c:	059a      	lsls	r2, r3, #22
 801002e:	d402      	bmi.n	8010036 <_vfiprintf_r+0x2a>
 8010030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010032:	f7ff fedc 	bl	800fdee <__retarget_lock_acquire_recursive>
 8010036:	89ab      	ldrh	r3, [r5, #12]
 8010038:	071b      	lsls	r3, r3, #28
 801003a:	d501      	bpl.n	8010040 <_vfiprintf_r+0x34>
 801003c:	692b      	ldr	r3, [r5, #16]
 801003e:	b99b      	cbnz	r3, 8010068 <_vfiprintf_r+0x5c>
 8010040:	4629      	mov	r1, r5
 8010042:	4630      	mov	r0, r6
 8010044:	f000 fb84 	bl	8010750 <__swsetup_r>
 8010048:	b170      	cbz	r0, 8010068 <_vfiprintf_r+0x5c>
 801004a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801004c:	07dc      	lsls	r4, r3, #31
 801004e:	d504      	bpl.n	801005a <_vfiprintf_r+0x4e>
 8010050:	f04f 30ff 	mov.w	r0, #4294967295
 8010054:	b01d      	add	sp, #116	@ 0x74
 8010056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801005a:	89ab      	ldrh	r3, [r5, #12]
 801005c:	0598      	lsls	r0, r3, #22
 801005e:	d4f7      	bmi.n	8010050 <_vfiprintf_r+0x44>
 8010060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010062:	f7ff fec5 	bl	800fdf0 <__retarget_lock_release_recursive>
 8010066:	e7f3      	b.n	8010050 <_vfiprintf_r+0x44>
 8010068:	2300      	movs	r3, #0
 801006a:	9309      	str	r3, [sp, #36]	@ 0x24
 801006c:	2320      	movs	r3, #32
 801006e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010072:	f8cd 800c 	str.w	r8, [sp, #12]
 8010076:	2330      	movs	r3, #48	@ 0x30
 8010078:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010228 <_vfiprintf_r+0x21c>
 801007c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010080:	f04f 0901 	mov.w	r9, #1
 8010084:	4623      	mov	r3, r4
 8010086:	469a      	mov	sl, r3
 8010088:	f813 2b01 	ldrb.w	r2, [r3], #1
 801008c:	b10a      	cbz	r2, 8010092 <_vfiprintf_r+0x86>
 801008e:	2a25      	cmp	r2, #37	@ 0x25
 8010090:	d1f9      	bne.n	8010086 <_vfiprintf_r+0x7a>
 8010092:	ebba 0b04 	subs.w	fp, sl, r4
 8010096:	d00b      	beq.n	80100b0 <_vfiprintf_r+0xa4>
 8010098:	465b      	mov	r3, fp
 801009a:	4622      	mov	r2, r4
 801009c:	4629      	mov	r1, r5
 801009e:	4630      	mov	r0, r6
 80100a0:	f7ff ffa1 	bl	800ffe6 <__sfputs_r>
 80100a4:	3001      	adds	r0, #1
 80100a6:	f000 80a7 	beq.w	80101f8 <_vfiprintf_r+0x1ec>
 80100aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80100ac:	445a      	add	r2, fp
 80100ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80100b0:	f89a 3000 	ldrb.w	r3, [sl]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	f000 809f 	beq.w	80101f8 <_vfiprintf_r+0x1ec>
 80100ba:	2300      	movs	r3, #0
 80100bc:	f04f 32ff 	mov.w	r2, #4294967295
 80100c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100c4:	f10a 0a01 	add.w	sl, sl, #1
 80100c8:	9304      	str	r3, [sp, #16]
 80100ca:	9307      	str	r3, [sp, #28]
 80100cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80100d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80100d2:	4654      	mov	r4, sl
 80100d4:	2205      	movs	r2, #5
 80100d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100da:	4853      	ldr	r0, [pc, #332]	@ (8010228 <_vfiprintf_r+0x21c>)
 80100dc:	f7f0 f8b0 	bl	8000240 <memchr>
 80100e0:	9a04      	ldr	r2, [sp, #16]
 80100e2:	b9d8      	cbnz	r0, 801011c <_vfiprintf_r+0x110>
 80100e4:	06d1      	lsls	r1, r2, #27
 80100e6:	bf44      	itt	mi
 80100e8:	2320      	movmi	r3, #32
 80100ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100ee:	0713      	lsls	r3, r2, #28
 80100f0:	bf44      	itt	mi
 80100f2:	232b      	movmi	r3, #43	@ 0x2b
 80100f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100f8:	f89a 3000 	ldrb.w	r3, [sl]
 80100fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80100fe:	d015      	beq.n	801012c <_vfiprintf_r+0x120>
 8010100:	9a07      	ldr	r2, [sp, #28]
 8010102:	4654      	mov	r4, sl
 8010104:	2000      	movs	r0, #0
 8010106:	f04f 0c0a 	mov.w	ip, #10
 801010a:	4621      	mov	r1, r4
 801010c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010110:	3b30      	subs	r3, #48	@ 0x30
 8010112:	2b09      	cmp	r3, #9
 8010114:	d94b      	bls.n	80101ae <_vfiprintf_r+0x1a2>
 8010116:	b1b0      	cbz	r0, 8010146 <_vfiprintf_r+0x13a>
 8010118:	9207      	str	r2, [sp, #28]
 801011a:	e014      	b.n	8010146 <_vfiprintf_r+0x13a>
 801011c:	eba0 0308 	sub.w	r3, r0, r8
 8010120:	fa09 f303 	lsl.w	r3, r9, r3
 8010124:	4313      	orrs	r3, r2
 8010126:	9304      	str	r3, [sp, #16]
 8010128:	46a2      	mov	sl, r4
 801012a:	e7d2      	b.n	80100d2 <_vfiprintf_r+0xc6>
 801012c:	9b03      	ldr	r3, [sp, #12]
 801012e:	1d19      	adds	r1, r3, #4
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	9103      	str	r1, [sp, #12]
 8010134:	2b00      	cmp	r3, #0
 8010136:	bfbb      	ittet	lt
 8010138:	425b      	neglt	r3, r3
 801013a:	f042 0202 	orrlt.w	r2, r2, #2
 801013e:	9307      	strge	r3, [sp, #28]
 8010140:	9307      	strlt	r3, [sp, #28]
 8010142:	bfb8      	it	lt
 8010144:	9204      	strlt	r2, [sp, #16]
 8010146:	7823      	ldrb	r3, [r4, #0]
 8010148:	2b2e      	cmp	r3, #46	@ 0x2e
 801014a:	d10a      	bne.n	8010162 <_vfiprintf_r+0x156>
 801014c:	7863      	ldrb	r3, [r4, #1]
 801014e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010150:	d132      	bne.n	80101b8 <_vfiprintf_r+0x1ac>
 8010152:	9b03      	ldr	r3, [sp, #12]
 8010154:	1d1a      	adds	r2, r3, #4
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	9203      	str	r2, [sp, #12]
 801015a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801015e:	3402      	adds	r4, #2
 8010160:	9305      	str	r3, [sp, #20]
 8010162:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010238 <_vfiprintf_r+0x22c>
 8010166:	7821      	ldrb	r1, [r4, #0]
 8010168:	2203      	movs	r2, #3
 801016a:	4650      	mov	r0, sl
 801016c:	f7f0 f868 	bl	8000240 <memchr>
 8010170:	b138      	cbz	r0, 8010182 <_vfiprintf_r+0x176>
 8010172:	9b04      	ldr	r3, [sp, #16]
 8010174:	eba0 000a 	sub.w	r0, r0, sl
 8010178:	2240      	movs	r2, #64	@ 0x40
 801017a:	4082      	lsls	r2, r0
 801017c:	4313      	orrs	r3, r2
 801017e:	3401      	adds	r4, #1
 8010180:	9304      	str	r3, [sp, #16]
 8010182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010186:	4829      	ldr	r0, [pc, #164]	@ (801022c <_vfiprintf_r+0x220>)
 8010188:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801018c:	2206      	movs	r2, #6
 801018e:	f7f0 f857 	bl	8000240 <memchr>
 8010192:	2800      	cmp	r0, #0
 8010194:	d03f      	beq.n	8010216 <_vfiprintf_r+0x20a>
 8010196:	4b26      	ldr	r3, [pc, #152]	@ (8010230 <_vfiprintf_r+0x224>)
 8010198:	bb1b      	cbnz	r3, 80101e2 <_vfiprintf_r+0x1d6>
 801019a:	9b03      	ldr	r3, [sp, #12]
 801019c:	3307      	adds	r3, #7
 801019e:	f023 0307 	bic.w	r3, r3, #7
 80101a2:	3308      	adds	r3, #8
 80101a4:	9303      	str	r3, [sp, #12]
 80101a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80101a8:	443b      	add	r3, r7
 80101aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80101ac:	e76a      	b.n	8010084 <_vfiprintf_r+0x78>
 80101ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80101b2:	460c      	mov	r4, r1
 80101b4:	2001      	movs	r0, #1
 80101b6:	e7a8      	b.n	801010a <_vfiprintf_r+0xfe>
 80101b8:	2300      	movs	r3, #0
 80101ba:	3401      	adds	r4, #1
 80101bc:	9305      	str	r3, [sp, #20]
 80101be:	4619      	mov	r1, r3
 80101c0:	f04f 0c0a 	mov.w	ip, #10
 80101c4:	4620      	mov	r0, r4
 80101c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101ca:	3a30      	subs	r2, #48	@ 0x30
 80101cc:	2a09      	cmp	r2, #9
 80101ce:	d903      	bls.n	80101d8 <_vfiprintf_r+0x1cc>
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d0c6      	beq.n	8010162 <_vfiprintf_r+0x156>
 80101d4:	9105      	str	r1, [sp, #20]
 80101d6:	e7c4      	b.n	8010162 <_vfiprintf_r+0x156>
 80101d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80101dc:	4604      	mov	r4, r0
 80101de:	2301      	movs	r3, #1
 80101e0:	e7f0      	b.n	80101c4 <_vfiprintf_r+0x1b8>
 80101e2:	ab03      	add	r3, sp, #12
 80101e4:	9300      	str	r3, [sp, #0]
 80101e6:	462a      	mov	r2, r5
 80101e8:	4b12      	ldr	r3, [pc, #72]	@ (8010234 <_vfiprintf_r+0x228>)
 80101ea:	a904      	add	r1, sp, #16
 80101ec:	4630      	mov	r0, r6
 80101ee:	f3af 8000 	nop.w
 80101f2:	4607      	mov	r7, r0
 80101f4:	1c78      	adds	r0, r7, #1
 80101f6:	d1d6      	bne.n	80101a6 <_vfiprintf_r+0x19a>
 80101f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101fa:	07d9      	lsls	r1, r3, #31
 80101fc:	d405      	bmi.n	801020a <_vfiprintf_r+0x1fe>
 80101fe:	89ab      	ldrh	r3, [r5, #12]
 8010200:	059a      	lsls	r2, r3, #22
 8010202:	d402      	bmi.n	801020a <_vfiprintf_r+0x1fe>
 8010204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010206:	f7ff fdf3 	bl	800fdf0 <__retarget_lock_release_recursive>
 801020a:	89ab      	ldrh	r3, [r5, #12]
 801020c:	065b      	lsls	r3, r3, #25
 801020e:	f53f af1f 	bmi.w	8010050 <_vfiprintf_r+0x44>
 8010212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010214:	e71e      	b.n	8010054 <_vfiprintf_r+0x48>
 8010216:	ab03      	add	r3, sp, #12
 8010218:	9300      	str	r3, [sp, #0]
 801021a:	462a      	mov	r2, r5
 801021c:	4b05      	ldr	r3, [pc, #20]	@ (8010234 <_vfiprintf_r+0x228>)
 801021e:	a904      	add	r1, sp, #16
 8010220:	4630      	mov	r0, r6
 8010222:	f000 f879 	bl	8010318 <_printf_i>
 8010226:	e7e4      	b.n	80101f2 <_vfiprintf_r+0x1e6>
 8010228:	08012e50 	.word	0x08012e50
 801022c:	08012e5a 	.word	0x08012e5a
 8010230:	00000000 	.word	0x00000000
 8010234:	0800ffe7 	.word	0x0800ffe7
 8010238:	08012e56 	.word	0x08012e56

0801023c <_printf_common>:
 801023c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010240:	4616      	mov	r6, r2
 8010242:	4698      	mov	r8, r3
 8010244:	688a      	ldr	r2, [r1, #8]
 8010246:	690b      	ldr	r3, [r1, #16]
 8010248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801024c:	4293      	cmp	r3, r2
 801024e:	bfb8      	it	lt
 8010250:	4613      	movlt	r3, r2
 8010252:	6033      	str	r3, [r6, #0]
 8010254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010258:	4607      	mov	r7, r0
 801025a:	460c      	mov	r4, r1
 801025c:	b10a      	cbz	r2, 8010262 <_printf_common+0x26>
 801025e:	3301      	adds	r3, #1
 8010260:	6033      	str	r3, [r6, #0]
 8010262:	6823      	ldr	r3, [r4, #0]
 8010264:	0699      	lsls	r1, r3, #26
 8010266:	bf42      	ittt	mi
 8010268:	6833      	ldrmi	r3, [r6, #0]
 801026a:	3302      	addmi	r3, #2
 801026c:	6033      	strmi	r3, [r6, #0]
 801026e:	6825      	ldr	r5, [r4, #0]
 8010270:	f015 0506 	ands.w	r5, r5, #6
 8010274:	d106      	bne.n	8010284 <_printf_common+0x48>
 8010276:	f104 0a19 	add.w	sl, r4, #25
 801027a:	68e3      	ldr	r3, [r4, #12]
 801027c:	6832      	ldr	r2, [r6, #0]
 801027e:	1a9b      	subs	r3, r3, r2
 8010280:	42ab      	cmp	r3, r5
 8010282:	dc26      	bgt.n	80102d2 <_printf_common+0x96>
 8010284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010288:	6822      	ldr	r2, [r4, #0]
 801028a:	3b00      	subs	r3, #0
 801028c:	bf18      	it	ne
 801028e:	2301      	movne	r3, #1
 8010290:	0692      	lsls	r2, r2, #26
 8010292:	d42b      	bmi.n	80102ec <_printf_common+0xb0>
 8010294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010298:	4641      	mov	r1, r8
 801029a:	4638      	mov	r0, r7
 801029c:	47c8      	blx	r9
 801029e:	3001      	adds	r0, #1
 80102a0:	d01e      	beq.n	80102e0 <_printf_common+0xa4>
 80102a2:	6823      	ldr	r3, [r4, #0]
 80102a4:	6922      	ldr	r2, [r4, #16]
 80102a6:	f003 0306 	and.w	r3, r3, #6
 80102aa:	2b04      	cmp	r3, #4
 80102ac:	bf02      	ittt	eq
 80102ae:	68e5      	ldreq	r5, [r4, #12]
 80102b0:	6833      	ldreq	r3, [r6, #0]
 80102b2:	1aed      	subeq	r5, r5, r3
 80102b4:	68a3      	ldr	r3, [r4, #8]
 80102b6:	bf0c      	ite	eq
 80102b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80102bc:	2500      	movne	r5, #0
 80102be:	4293      	cmp	r3, r2
 80102c0:	bfc4      	itt	gt
 80102c2:	1a9b      	subgt	r3, r3, r2
 80102c4:	18ed      	addgt	r5, r5, r3
 80102c6:	2600      	movs	r6, #0
 80102c8:	341a      	adds	r4, #26
 80102ca:	42b5      	cmp	r5, r6
 80102cc:	d11a      	bne.n	8010304 <_printf_common+0xc8>
 80102ce:	2000      	movs	r0, #0
 80102d0:	e008      	b.n	80102e4 <_printf_common+0xa8>
 80102d2:	2301      	movs	r3, #1
 80102d4:	4652      	mov	r2, sl
 80102d6:	4641      	mov	r1, r8
 80102d8:	4638      	mov	r0, r7
 80102da:	47c8      	blx	r9
 80102dc:	3001      	adds	r0, #1
 80102de:	d103      	bne.n	80102e8 <_printf_common+0xac>
 80102e0:	f04f 30ff 	mov.w	r0, #4294967295
 80102e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102e8:	3501      	adds	r5, #1
 80102ea:	e7c6      	b.n	801027a <_printf_common+0x3e>
 80102ec:	18e1      	adds	r1, r4, r3
 80102ee:	1c5a      	adds	r2, r3, #1
 80102f0:	2030      	movs	r0, #48	@ 0x30
 80102f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80102f6:	4422      	add	r2, r4
 80102f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80102fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010300:	3302      	adds	r3, #2
 8010302:	e7c7      	b.n	8010294 <_printf_common+0x58>
 8010304:	2301      	movs	r3, #1
 8010306:	4622      	mov	r2, r4
 8010308:	4641      	mov	r1, r8
 801030a:	4638      	mov	r0, r7
 801030c:	47c8      	blx	r9
 801030e:	3001      	adds	r0, #1
 8010310:	d0e6      	beq.n	80102e0 <_printf_common+0xa4>
 8010312:	3601      	adds	r6, #1
 8010314:	e7d9      	b.n	80102ca <_printf_common+0x8e>
	...

08010318 <_printf_i>:
 8010318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801031c:	7e0f      	ldrb	r7, [r1, #24]
 801031e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010320:	2f78      	cmp	r7, #120	@ 0x78
 8010322:	4691      	mov	r9, r2
 8010324:	4680      	mov	r8, r0
 8010326:	460c      	mov	r4, r1
 8010328:	469a      	mov	sl, r3
 801032a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801032e:	d807      	bhi.n	8010340 <_printf_i+0x28>
 8010330:	2f62      	cmp	r7, #98	@ 0x62
 8010332:	d80a      	bhi.n	801034a <_printf_i+0x32>
 8010334:	2f00      	cmp	r7, #0
 8010336:	f000 80d2 	beq.w	80104de <_printf_i+0x1c6>
 801033a:	2f58      	cmp	r7, #88	@ 0x58
 801033c:	f000 80b9 	beq.w	80104b2 <_printf_i+0x19a>
 8010340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010348:	e03a      	b.n	80103c0 <_printf_i+0xa8>
 801034a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801034e:	2b15      	cmp	r3, #21
 8010350:	d8f6      	bhi.n	8010340 <_printf_i+0x28>
 8010352:	a101      	add	r1, pc, #4	@ (adr r1, 8010358 <_printf_i+0x40>)
 8010354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010358:	080103b1 	.word	0x080103b1
 801035c:	080103c5 	.word	0x080103c5
 8010360:	08010341 	.word	0x08010341
 8010364:	08010341 	.word	0x08010341
 8010368:	08010341 	.word	0x08010341
 801036c:	08010341 	.word	0x08010341
 8010370:	080103c5 	.word	0x080103c5
 8010374:	08010341 	.word	0x08010341
 8010378:	08010341 	.word	0x08010341
 801037c:	08010341 	.word	0x08010341
 8010380:	08010341 	.word	0x08010341
 8010384:	080104c5 	.word	0x080104c5
 8010388:	080103ef 	.word	0x080103ef
 801038c:	0801047f 	.word	0x0801047f
 8010390:	08010341 	.word	0x08010341
 8010394:	08010341 	.word	0x08010341
 8010398:	080104e7 	.word	0x080104e7
 801039c:	08010341 	.word	0x08010341
 80103a0:	080103ef 	.word	0x080103ef
 80103a4:	08010341 	.word	0x08010341
 80103a8:	08010341 	.word	0x08010341
 80103ac:	08010487 	.word	0x08010487
 80103b0:	6833      	ldr	r3, [r6, #0]
 80103b2:	1d1a      	adds	r2, r3, #4
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	6032      	str	r2, [r6, #0]
 80103b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80103bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80103c0:	2301      	movs	r3, #1
 80103c2:	e09d      	b.n	8010500 <_printf_i+0x1e8>
 80103c4:	6833      	ldr	r3, [r6, #0]
 80103c6:	6820      	ldr	r0, [r4, #0]
 80103c8:	1d19      	adds	r1, r3, #4
 80103ca:	6031      	str	r1, [r6, #0]
 80103cc:	0606      	lsls	r6, r0, #24
 80103ce:	d501      	bpl.n	80103d4 <_printf_i+0xbc>
 80103d0:	681d      	ldr	r5, [r3, #0]
 80103d2:	e003      	b.n	80103dc <_printf_i+0xc4>
 80103d4:	0645      	lsls	r5, r0, #25
 80103d6:	d5fb      	bpl.n	80103d0 <_printf_i+0xb8>
 80103d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80103dc:	2d00      	cmp	r5, #0
 80103de:	da03      	bge.n	80103e8 <_printf_i+0xd0>
 80103e0:	232d      	movs	r3, #45	@ 0x2d
 80103e2:	426d      	negs	r5, r5
 80103e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80103e8:	4859      	ldr	r0, [pc, #356]	@ (8010550 <_printf_i+0x238>)
 80103ea:	230a      	movs	r3, #10
 80103ec:	e011      	b.n	8010412 <_printf_i+0xfa>
 80103ee:	6821      	ldr	r1, [r4, #0]
 80103f0:	6833      	ldr	r3, [r6, #0]
 80103f2:	0608      	lsls	r0, r1, #24
 80103f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80103f8:	d402      	bmi.n	8010400 <_printf_i+0xe8>
 80103fa:	0649      	lsls	r1, r1, #25
 80103fc:	bf48      	it	mi
 80103fe:	b2ad      	uxthmi	r5, r5
 8010400:	2f6f      	cmp	r7, #111	@ 0x6f
 8010402:	4853      	ldr	r0, [pc, #332]	@ (8010550 <_printf_i+0x238>)
 8010404:	6033      	str	r3, [r6, #0]
 8010406:	bf14      	ite	ne
 8010408:	230a      	movne	r3, #10
 801040a:	2308      	moveq	r3, #8
 801040c:	2100      	movs	r1, #0
 801040e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010412:	6866      	ldr	r6, [r4, #4]
 8010414:	60a6      	str	r6, [r4, #8]
 8010416:	2e00      	cmp	r6, #0
 8010418:	bfa2      	ittt	ge
 801041a:	6821      	ldrge	r1, [r4, #0]
 801041c:	f021 0104 	bicge.w	r1, r1, #4
 8010420:	6021      	strge	r1, [r4, #0]
 8010422:	b90d      	cbnz	r5, 8010428 <_printf_i+0x110>
 8010424:	2e00      	cmp	r6, #0
 8010426:	d04b      	beq.n	80104c0 <_printf_i+0x1a8>
 8010428:	4616      	mov	r6, r2
 801042a:	fbb5 f1f3 	udiv	r1, r5, r3
 801042e:	fb03 5711 	mls	r7, r3, r1, r5
 8010432:	5dc7      	ldrb	r7, [r0, r7]
 8010434:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010438:	462f      	mov	r7, r5
 801043a:	42bb      	cmp	r3, r7
 801043c:	460d      	mov	r5, r1
 801043e:	d9f4      	bls.n	801042a <_printf_i+0x112>
 8010440:	2b08      	cmp	r3, #8
 8010442:	d10b      	bne.n	801045c <_printf_i+0x144>
 8010444:	6823      	ldr	r3, [r4, #0]
 8010446:	07df      	lsls	r7, r3, #31
 8010448:	d508      	bpl.n	801045c <_printf_i+0x144>
 801044a:	6923      	ldr	r3, [r4, #16]
 801044c:	6861      	ldr	r1, [r4, #4]
 801044e:	4299      	cmp	r1, r3
 8010450:	bfde      	ittt	le
 8010452:	2330      	movle	r3, #48	@ 0x30
 8010454:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010458:	f106 36ff 	addle.w	r6, r6, #4294967295
 801045c:	1b92      	subs	r2, r2, r6
 801045e:	6122      	str	r2, [r4, #16]
 8010460:	f8cd a000 	str.w	sl, [sp]
 8010464:	464b      	mov	r3, r9
 8010466:	aa03      	add	r2, sp, #12
 8010468:	4621      	mov	r1, r4
 801046a:	4640      	mov	r0, r8
 801046c:	f7ff fee6 	bl	801023c <_printf_common>
 8010470:	3001      	adds	r0, #1
 8010472:	d14a      	bne.n	801050a <_printf_i+0x1f2>
 8010474:	f04f 30ff 	mov.w	r0, #4294967295
 8010478:	b004      	add	sp, #16
 801047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801047e:	6823      	ldr	r3, [r4, #0]
 8010480:	f043 0320 	orr.w	r3, r3, #32
 8010484:	6023      	str	r3, [r4, #0]
 8010486:	4833      	ldr	r0, [pc, #204]	@ (8010554 <_printf_i+0x23c>)
 8010488:	2778      	movs	r7, #120	@ 0x78
 801048a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801048e:	6823      	ldr	r3, [r4, #0]
 8010490:	6831      	ldr	r1, [r6, #0]
 8010492:	061f      	lsls	r7, r3, #24
 8010494:	f851 5b04 	ldr.w	r5, [r1], #4
 8010498:	d402      	bmi.n	80104a0 <_printf_i+0x188>
 801049a:	065f      	lsls	r7, r3, #25
 801049c:	bf48      	it	mi
 801049e:	b2ad      	uxthmi	r5, r5
 80104a0:	6031      	str	r1, [r6, #0]
 80104a2:	07d9      	lsls	r1, r3, #31
 80104a4:	bf44      	itt	mi
 80104a6:	f043 0320 	orrmi.w	r3, r3, #32
 80104aa:	6023      	strmi	r3, [r4, #0]
 80104ac:	b11d      	cbz	r5, 80104b6 <_printf_i+0x19e>
 80104ae:	2310      	movs	r3, #16
 80104b0:	e7ac      	b.n	801040c <_printf_i+0xf4>
 80104b2:	4827      	ldr	r0, [pc, #156]	@ (8010550 <_printf_i+0x238>)
 80104b4:	e7e9      	b.n	801048a <_printf_i+0x172>
 80104b6:	6823      	ldr	r3, [r4, #0]
 80104b8:	f023 0320 	bic.w	r3, r3, #32
 80104bc:	6023      	str	r3, [r4, #0]
 80104be:	e7f6      	b.n	80104ae <_printf_i+0x196>
 80104c0:	4616      	mov	r6, r2
 80104c2:	e7bd      	b.n	8010440 <_printf_i+0x128>
 80104c4:	6833      	ldr	r3, [r6, #0]
 80104c6:	6825      	ldr	r5, [r4, #0]
 80104c8:	6961      	ldr	r1, [r4, #20]
 80104ca:	1d18      	adds	r0, r3, #4
 80104cc:	6030      	str	r0, [r6, #0]
 80104ce:	062e      	lsls	r6, r5, #24
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	d501      	bpl.n	80104d8 <_printf_i+0x1c0>
 80104d4:	6019      	str	r1, [r3, #0]
 80104d6:	e002      	b.n	80104de <_printf_i+0x1c6>
 80104d8:	0668      	lsls	r0, r5, #25
 80104da:	d5fb      	bpl.n	80104d4 <_printf_i+0x1bc>
 80104dc:	8019      	strh	r1, [r3, #0]
 80104de:	2300      	movs	r3, #0
 80104e0:	6123      	str	r3, [r4, #16]
 80104e2:	4616      	mov	r6, r2
 80104e4:	e7bc      	b.n	8010460 <_printf_i+0x148>
 80104e6:	6833      	ldr	r3, [r6, #0]
 80104e8:	1d1a      	adds	r2, r3, #4
 80104ea:	6032      	str	r2, [r6, #0]
 80104ec:	681e      	ldr	r6, [r3, #0]
 80104ee:	6862      	ldr	r2, [r4, #4]
 80104f0:	2100      	movs	r1, #0
 80104f2:	4630      	mov	r0, r6
 80104f4:	f7ef fea4 	bl	8000240 <memchr>
 80104f8:	b108      	cbz	r0, 80104fe <_printf_i+0x1e6>
 80104fa:	1b80      	subs	r0, r0, r6
 80104fc:	6060      	str	r0, [r4, #4]
 80104fe:	6863      	ldr	r3, [r4, #4]
 8010500:	6123      	str	r3, [r4, #16]
 8010502:	2300      	movs	r3, #0
 8010504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010508:	e7aa      	b.n	8010460 <_printf_i+0x148>
 801050a:	6923      	ldr	r3, [r4, #16]
 801050c:	4632      	mov	r2, r6
 801050e:	4649      	mov	r1, r9
 8010510:	4640      	mov	r0, r8
 8010512:	47d0      	blx	sl
 8010514:	3001      	adds	r0, #1
 8010516:	d0ad      	beq.n	8010474 <_printf_i+0x15c>
 8010518:	6823      	ldr	r3, [r4, #0]
 801051a:	079b      	lsls	r3, r3, #30
 801051c:	d413      	bmi.n	8010546 <_printf_i+0x22e>
 801051e:	68e0      	ldr	r0, [r4, #12]
 8010520:	9b03      	ldr	r3, [sp, #12]
 8010522:	4298      	cmp	r0, r3
 8010524:	bfb8      	it	lt
 8010526:	4618      	movlt	r0, r3
 8010528:	e7a6      	b.n	8010478 <_printf_i+0x160>
 801052a:	2301      	movs	r3, #1
 801052c:	4632      	mov	r2, r6
 801052e:	4649      	mov	r1, r9
 8010530:	4640      	mov	r0, r8
 8010532:	47d0      	blx	sl
 8010534:	3001      	adds	r0, #1
 8010536:	d09d      	beq.n	8010474 <_printf_i+0x15c>
 8010538:	3501      	adds	r5, #1
 801053a:	68e3      	ldr	r3, [r4, #12]
 801053c:	9903      	ldr	r1, [sp, #12]
 801053e:	1a5b      	subs	r3, r3, r1
 8010540:	42ab      	cmp	r3, r5
 8010542:	dcf2      	bgt.n	801052a <_printf_i+0x212>
 8010544:	e7eb      	b.n	801051e <_printf_i+0x206>
 8010546:	2500      	movs	r5, #0
 8010548:	f104 0619 	add.w	r6, r4, #25
 801054c:	e7f5      	b.n	801053a <_printf_i+0x222>
 801054e:	bf00      	nop
 8010550:	08012e61 	.word	0x08012e61
 8010554:	08012e72 	.word	0x08012e72

08010558 <__sflush_r>:
 8010558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801055c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010560:	0716      	lsls	r6, r2, #28
 8010562:	4605      	mov	r5, r0
 8010564:	460c      	mov	r4, r1
 8010566:	d454      	bmi.n	8010612 <__sflush_r+0xba>
 8010568:	684b      	ldr	r3, [r1, #4]
 801056a:	2b00      	cmp	r3, #0
 801056c:	dc02      	bgt.n	8010574 <__sflush_r+0x1c>
 801056e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010570:	2b00      	cmp	r3, #0
 8010572:	dd48      	ble.n	8010606 <__sflush_r+0xae>
 8010574:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010576:	2e00      	cmp	r6, #0
 8010578:	d045      	beq.n	8010606 <__sflush_r+0xae>
 801057a:	2300      	movs	r3, #0
 801057c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010580:	682f      	ldr	r7, [r5, #0]
 8010582:	6a21      	ldr	r1, [r4, #32]
 8010584:	602b      	str	r3, [r5, #0]
 8010586:	d030      	beq.n	80105ea <__sflush_r+0x92>
 8010588:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801058a:	89a3      	ldrh	r3, [r4, #12]
 801058c:	0759      	lsls	r1, r3, #29
 801058e:	d505      	bpl.n	801059c <__sflush_r+0x44>
 8010590:	6863      	ldr	r3, [r4, #4]
 8010592:	1ad2      	subs	r2, r2, r3
 8010594:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010596:	b10b      	cbz	r3, 801059c <__sflush_r+0x44>
 8010598:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801059a:	1ad2      	subs	r2, r2, r3
 801059c:	2300      	movs	r3, #0
 801059e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105a0:	6a21      	ldr	r1, [r4, #32]
 80105a2:	4628      	mov	r0, r5
 80105a4:	47b0      	blx	r6
 80105a6:	1c43      	adds	r3, r0, #1
 80105a8:	89a3      	ldrh	r3, [r4, #12]
 80105aa:	d106      	bne.n	80105ba <__sflush_r+0x62>
 80105ac:	6829      	ldr	r1, [r5, #0]
 80105ae:	291d      	cmp	r1, #29
 80105b0:	d82b      	bhi.n	801060a <__sflush_r+0xb2>
 80105b2:	4a2a      	ldr	r2, [pc, #168]	@ (801065c <__sflush_r+0x104>)
 80105b4:	410a      	asrs	r2, r1
 80105b6:	07d6      	lsls	r6, r2, #31
 80105b8:	d427      	bmi.n	801060a <__sflush_r+0xb2>
 80105ba:	2200      	movs	r2, #0
 80105bc:	6062      	str	r2, [r4, #4]
 80105be:	04d9      	lsls	r1, r3, #19
 80105c0:	6922      	ldr	r2, [r4, #16]
 80105c2:	6022      	str	r2, [r4, #0]
 80105c4:	d504      	bpl.n	80105d0 <__sflush_r+0x78>
 80105c6:	1c42      	adds	r2, r0, #1
 80105c8:	d101      	bne.n	80105ce <__sflush_r+0x76>
 80105ca:	682b      	ldr	r3, [r5, #0]
 80105cc:	b903      	cbnz	r3, 80105d0 <__sflush_r+0x78>
 80105ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80105d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80105d2:	602f      	str	r7, [r5, #0]
 80105d4:	b1b9      	cbz	r1, 8010606 <__sflush_r+0xae>
 80105d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80105da:	4299      	cmp	r1, r3
 80105dc:	d002      	beq.n	80105e4 <__sflush_r+0x8c>
 80105de:	4628      	mov	r0, r5
 80105e0:	f000 f924 	bl	801082c <_free_r>
 80105e4:	2300      	movs	r3, #0
 80105e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80105e8:	e00d      	b.n	8010606 <__sflush_r+0xae>
 80105ea:	2301      	movs	r3, #1
 80105ec:	4628      	mov	r0, r5
 80105ee:	47b0      	blx	r6
 80105f0:	4602      	mov	r2, r0
 80105f2:	1c50      	adds	r0, r2, #1
 80105f4:	d1c9      	bne.n	801058a <__sflush_r+0x32>
 80105f6:	682b      	ldr	r3, [r5, #0]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d0c6      	beq.n	801058a <__sflush_r+0x32>
 80105fc:	2b1d      	cmp	r3, #29
 80105fe:	d001      	beq.n	8010604 <__sflush_r+0xac>
 8010600:	2b16      	cmp	r3, #22
 8010602:	d11e      	bne.n	8010642 <__sflush_r+0xea>
 8010604:	602f      	str	r7, [r5, #0]
 8010606:	2000      	movs	r0, #0
 8010608:	e022      	b.n	8010650 <__sflush_r+0xf8>
 801060a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801060e:	b21b      	sxth	r3, r3
 8010610:	e01b      	b.n	801064a <__sflush_r+0xf2>
 8010612:	690f      	ldr	r7, [r1, #16]
 8010614:	2f00      	cmp	r7, #0
 8010616:	d0f6      	beq.n	8010606 <__sflush_r+0xae>
 8010618:	0793      	lsls	r3, r2, #30
 801061a:	680e      	ldr	r6, [r1, #0]
 801061c:	bf08      	it	eq
 801061e:	694b      	ldreq	r3, [r1, #20]
 8010620:	600f      	str	r7, [r1, #0]
 8010622:	bf18      	it	ne
 8010624:	2300      	movne	r3, #0
 8010626:	eba6 0807 	sub.w	r8, r6, r7
 801062a:	608b      	str	r3, [r1, #8]
 801062c:	f1b8 0f00 	cmp.w	r8, #0
 8010630:	dde9      	ble.n	8010606 <__sflush_r+0xae>
 8010632:	6a21      	ldr	r1, [r4, #32]
 8010634:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010636:	4643      	mov	r3, r8
 8010638:	463a      	mov	r2, r7
 801063a:	4628      	mov	r0, r5
 801063c:	47b0      	blx	r6
 801063e:	2800      	cmp	r0, #0
 8010640:	dc08      	bgt.n	8010654 <__sflush_r+0xfc>
 8010642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801064a:	81a3      	strh	r3, [r4, #12]
 801064c:	f04f 30ff 	mov.w	r0, #4294967295
 8010650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010654:	4407      	add	r7, r0
 8010656:	eba8 0800 	sub.w	r8, r8, r0
 801065a:	e7e7      	b.n	801062c <__sflush_r+0xd4>
 801065c:	dfbffffe 	.word	0xdfbffffe

08010660 <_fflush_r>:
 8010660:	b538      	push	{r3, r4, r5, lr}
 8010662:	690b      	ldr	r3, [r1, #16]
 8010664:	4605      	mov	r5, r0
 8010666:	460c      	mov	r4, r1
 8010668:	b913      	cbnz	r3, 8010670 <_fflush_r+0x10>
 801066a:	2500      	movs	r5, #0
 801066c:	4628      	mov	r0, r5
 801066e:	bd38      	pop	{r3, r4, r5, pc}
 8010670:	b118      	cbz	r0, 801067a <_fflush_r+0x1a>
 8010672:	6a03      	ldr	r3, [r0, #32]
 8010674:	b90b      	cbnz	r3, 801067a <_fflush_r+0x1a>
 8010676:	f7ff faab 	bl	800fbd0 <__sinit>
 801067a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d0f3      	beq.n	801066a <_fflush_r+0xa>
 8010682:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010684:	07d0      	lsls	r0, r2, #31
 8010686:	d404      	bmi.n	8010692 <_fflush_r+0x32>
 8010688:	0599      	lsls	r1, r3, #22
 801068a:	d402      	bmi.n	8010692 <_fflush_r+0x32>
 801068c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801068e:	f7ff fbae 	bl	800fdee <__retarget_lock_acquire_recursive>
 8010692:	4628      	mov	r0, r5
 8010694:	4621      	mov	r1, r4
 8010696:	f7ff ff5f 	bl	8010558 <__sflush_r>
 801069a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801069c:	07da      	lsls	r2, r3, #31
 801069e:	4605      	mov	r5, r0
 80106a0:	d4e4      	bmi.n	801066c <_fflush_r+0xc>
 80106a2:	89a3      	ldrh	r3, [r4, #12]
 80106a4:	059b      	lsls	r3, r3, #22
 80106a6:	d4e1      	bmi.n	801066c <_fflush_r+0xc>
 80106a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106aa:	f7ff fba1 	bl	800fdf0 <__retarget_lock_release_recursive>
 80106ae:	e7dd      	b.n	801066c <_fflush_r+0xc>

080106b0 <fiprintf>:
 80106b0:	b40e      	push	{r1, r2, r3}
 80106b2:	b503      	push	{r0, r1, lr}
 80106b4:	4601      	mov	r1, r0
 80106b6:	ab03      	add	r3, sp, #12
 80106b8:	4805      	ldr	r0, [pc, #20]	@ (80106d0 <fiprintf+0x20>)
 80106ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80106be:	6800      	ldr	r0, [r0, #0]
 80106c0:	9301      	str	r3, [sp, #4]
 80106c2:	f7ff fca3 	bl	801000c <_vfiprintf_r>
 80106c6:	b002      	add	sp, #8
 80106c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80106cc:	b003      	add	sp, #12
 80106ce:	4770      	bx	lr
 80106d0:	20000034 	.word	0x20000034

080106d4 <__swbuf_r>:
 80106d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106d6:	460e      	mov	r6, r1
 80106d8:	4614      	mov	r4, r2
 80106da:	4605      	mov	r5, r0
 80106dc:	b118      	cbz	r0, 80106e6 <__swbuf_r+0x12>
 80106de:	6a03      	ldr	r3, [r0, #32]
 80106e0:	b90b      	cbnz	r3, 80106e6 <__swbuf_r+0x12>
 80106e2:	f7ff fa75 	bl	800fbd0 <__sinit>
 80106e6:	69a3      	ldr	r3, [r4, #24]
 80106e8:	60a3      	str	r3, [r4, #8]
 80106ea:	89a3      	ldrh	r3, [r4, #12]
 80106ec:	071a      	lsls	r2, r3, #28
 80106ee:	d501      	bpl.n	80106f4 <__swbuf_r+0x20>
 80106f0:	6923      	ldr	r3, [r4, #16]
 80106f2:	b943      	cbnz	r3, 8010706 <__swbuf_r+0x32>
 80106f4:	4621      	mov	r1, r4
 80106f6:	4628      	mov	r0, r5
 80106f8:	f000 f82a 	bl	8010750 <__swsetup_r>
 80106fc:	b118      	cbz	r0, 8010706 <__swbuf_r+0x32>
 80106fe:	f04f 37ff 	mov.w	r7, #4294967295
 8010702:	4638      	mov	r0, r7
 8010704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010706:	6823      	ldr	r3, [r4, #0]
 8010708:	6922      	ldr	r2, [r4, #16]
 801070a:	1a98      	subs	r0, r3, r2
 801070c:	6963      	ldr	r3, [r4, #20]
 801070e:	b2f6      	uxtb	r6, r6
 8010710:	4283      	cmp	r3, r0
 8010712:	4637      	mov	r7, r6
 8010714:	dc05      	bgt.n	8010722 <__swbuf_r+0x4e>
 8010716:	4621      	mov	r1, r4
 8010718:	4628      	mov	r0, r5
 801071a:	f7ff ffa1 	bl	8010660 <_fflush_r>
 801071e:	2800      	cmp	r0, #0
 8010720:	d1ed      	bne.n	80106fe <__swbuf_r+0x2a>
 8010722:	68a3      	ldr	r3, [r4, #8]
 8010724:	3b01      	subs	r3, #1
 8010726:	60a3      	str	r3, [r4, #8]
 8010728:	6823      	ldr	r3, [r4, #0]
 801072a:	1c5a      	adds	r2, r3, #1
 801072c:	6022      	str	r2, [r4, #0]
 801072e:	701e      	strb	r6, [r3, #0]
 8010730:	6962      	ldr	r2, [r4, #20]
 8010732:	1c43      	adds	r3, r0, #1
 8010734:	429a      	cmp	r2, r3
 8010736:	d004      	beq.n	8010742 <__swbuf_r+0x6e>
 8010738:	89a3      	ldrh	r3, [r4, #12]
 801073a:	07db      	lsls	r3, r3, #31
 801073c:	d5e1      	bpl.n	8010702 <__swbuf_r+0x2e>
 801073e:	2e0a      	cmp	r6, #10
 8010740:	d1df      	bne.n	8010702 <__swbuf_r+0x2e>
 8010742:	4621      	mov	r1, r4
 8010744:	4628      	mov	r0, r5
 8010746:	f7ff ff8b 	bl	8010660 <_fflush_r>
 801074a:	2800      	cmp	r0, #0
 801074c:	d0d9      	beq.n	8010702 <__swbuf_r+0x2e>
 801074e:	e7d6      	b.n	80106fe <__swbuf_r+0x2a>

08010750 <__swsetup_r>:
 8010750:	b538      	push	{r3, r4, r5, lr}
 8010752:	4b29      	ldr	r3, [pc, #164]	@ (80107f8 <__swsetup_r+0xa8>)
 8010754:	4605      	mov	r5, r0
 8010756:	6818      	ldr	r0, [r3, #0]
 8010758:	460c      	mov	r4, r1
 801075a:	b118      	cbz	r0, 8010764 <__swsetup_r+0x14>
 801075c:	6a03      	ldr	r3, [r0, #32]
 801075e:	b90b      	cbnz	r3, 8010764 <__swsetup_r+0x14>
 8010760:	f7ff fa36 	bl	800fbd0 <__sinit>
 8010764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010768:	0719      	lsls	r1, r3, #28
 801076a:	d422      	bmi.n	80107b2 <__swsetup_r+0x62>
 801076c:	06da      	lsls	r2, r3, #27
 801076e:	d407      	bmi.n	8010780 <__swsetup_r+0x30>
 8010770:	2209      	movs	r2, #9
 8010772:	602a      	str	r2, [r5, #0]
 8010774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010778:	81a3      	strh	r3, [r4, #12]
 801077a:	f04f 30ff 	mov.w	r0, #4294967295
 801077e:	e033      	b.n	80107e8 <__swsetup_r+0x98>
 8010780:	0758      	lsls	r0, r3, #29
 8010782:	d512      	bpl.n	80107aa <__swsetup_r+0x5a>
 8010784:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010786:	b141      	cbz	r1, 801079a <__swsetup_r+0x4a>
 8010788:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801078c:	4299      	cmp	r1, r3
 801078e:	d002      	beq.n	8010796 <__swsetup_r+0x46>
 8010790:	4628      	mov	r0, r5
 8010792:	f000 f84b 	bl	801082c <_free_r>
 8010796:	2300      	movs	r3, #0
 8010798:	6363      	str	r3, [r4, #52]	@ 0x34
 801079a:	89a3      	ldrh	r3, [r4, #12]
 801079c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80107a0:	81a3      	strh	r3, [r4, #12]
 80107a2:	2300      	movs	r3, #0
 80107a4:	6063      	str	r3, [r4, #4]
 80107a6:	6923      	ldr	r3, [r4, #16]
 80107a8:	6023      	str	r3, [r4, #0]
 80107aa:	89a3      	ldrh	r3, [r4, #12]
 80107ac:	f043 0308 	orr.w	r3, r3, #8
 80107b0:	81a3      	strh	r3, [r4, #12]
 80107b2:	6923      	ldr	r3, [r4, #16]
 80107b4:	b94b      	cbnz	r3, 80107ca <__swsetup_r+0x7a>
 80107b6:	89a3      	ldrh	r3, [r4, #12]
 80107b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80107bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107c0:	d003      	beq.n	80107ca <__swsetup_r+0x7a>
 80107c2:	4621      	mov	r1, r4
 80107c4:	4628      	mov	r0, r5
 80107c6:	f000 f8a1 	bl	801090c <__smakebuf_r>
 80107ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107ce:	f013 0201 	ands.w	r2, r3, #1
 80107d2:	d00a      	beq.n	80107ea <__swsetup_r+0x9a>
 80107d4:	2200      	movs	r2, #0
 80107d6:	60a2      	str	r2, [r4, #8]
 80107d8:	6962      	ldr	r2, [r4, #20]
 80107da:	4252      	negs	r2, r2
 80107dc:	61a2      	str	r2, [r4, #24]
 80107de:	6922      	ldr	r2, [r4, #16]
 80107e0:	b942      	cbnz	r2, 80107f4 <__swsetup_r+0xa4>
 80107e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80107e6:	d1c5      	bne.n	8010774 <__swsetup_r+0x24>
 80107e8:	bd38      	pop	{r3, r4, r5, pc}
 80107ea:	0799      	lsls	r1, r3, #30
 80107ec:	bf58      	it	pl
 80107ee:	6962      	ldrpl	r2, [r4, #20]
 80107f0:	60a2      	str	r2, [r4, #8]
 80107f2:	e7f4      	b.n	80107de <__swsetup_r+0x8e>
 80107f4:	2000      	movs	r0, #0
 80107f6:	e7f7      	b.n	80107e8 <__swsetup_r+0x98>
 80107f8:	20000034 	.word	0x20000034

080107fc <_sbrk_r>:
 80107fc:	b538      	push	{r3, r4, r5, lr}
 80107fe:	4d06      	ldr	r5, [pc, #24]	@ (8010818 <_sbrk_r+0x1c>)
 8010800:	2300      	movs	r3, #0
 8010802:	4604      	mov	r4, r0
 8010804:	4608      	mov	r0, r1
 8010806:	602b      	str	r3, [r5, #0]
 8010808:	f7f0 fcca 	bl	80011a0 <_sbrk>
 801080c:	1c43      	adds	r3, r0, #1
 801080e:	d102      	bne.n	8010816 <_sbrk_r+0x1a>
 8010810:	682b      	ldr	r3, [r5, #0]
 8010812:	b103      	cbz	r3, 8010816 <_sbrk_r+0x1a>
 8010814:	6023      	str	r3, [r4, #0]
 8010816:	bd38      	pop	{r3, r4, r5, pc}
 8010818:	2000cfc4 	.word	0x2000cfc4

0801081c <abort>:
 801081c:	b508      	push	{r3, lr}
 801081e:	2006      	movs	r0, #6
 8010820:	f000 f8d8 	bl	80109d4 <raise>
 8010824:	2001      	movs	r0, #1
 8010826:	f7f0 fc43 	bl	80010b0 <_exit>
	...

0801082c <_free_r>:
 801082c:	b538      	push	{r3, r4, r5, lr}
 801082e:	4605      	mov	r5, r0
 8010830:	2900      	cmp	r1, #0
 8010832:	d041      	beq.n	80108b8 <_free_r+0x8c>
 8010834:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010838:	1f0c      	subs	r4, r1, #4
 801083a:	2b00      	cmp	r3, #0
 801083c:	bfb8      	it	lt
 801083e:	18e4      	addlt	r4, r4, r3
 8010840:	f7ff fbae 	bl	800ffa0 <__malloc_lock>
 8010844:	4a1d      	ldr	r2, [pc, #116]	@ (80108bc <_free_r+0x90>)
 8010846:	6813      	ldr	r3, [r2, #0]
 8010848:	b933      	cbnz	r3, 8010858 <_free_r+0x2c>
 801084a:	6063      	str	r3, [r4, #4]
 801084c:	6014      	str	r4, [r2, #0]
 801084e:	4628      	mov	r0, r5
 8010850:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010854:	f7ff bbaa 	b.w	800ffac <__malloc_unlock>
 8010858:	42a3      	cmp	r3, r4
 801085a:	d908      	bls.n	801086e <_free_r+0x42>
 801085c:	6820      	ldr	r0, [r4, #0]
 801085e:	1821      	adds	r1, r4, r0
 8010860:	428b      	cmp	r3, r1
 8010862:	bf01      	itttt	eq
 8010864:	6819      	ldreq	r1, [r3, #0]
 8010866:	685b      	ldreq	r3, [r3, #4]
 8010868:	1809      	addeq	r1, r1, r0
 801086a:	6021      	streq	r1, [r4, #0]
 801086c:	e7ed      	b.n	801084a <_free_r+0x1e>
 801086e:	461a      	mov	r2, r3
 8010870:	685b      	ldr	r3, [r3, #4]
 8010872:	b10b      	cbz	r3, 8010878 <_free_r+0x4c>
 8010874:	42a3      	cmp	r3, r4
 8010876:	d9fa      	bls.n	801086e <_free_r+0x42>
 8010878:	6811      	ldr	r1, [r2, #0]
 801087a:	1850      	adds	r0, r2, r1
 801087c:	42a0      	cmp	r0, r4
 801087e:	d10b      	bne.n	8010898 <_free_r+0x6c>
 8010880:	6820      	ldr	r0, [r4, #0]
 8010882:	4401      	add	r1, r0
 8010884:	1850      	adds	r0, r2, r1
 8010886:	4283      	cmp	r3, r0
 8010888:	6011      	str	r1, [r2, #0]
 801088a:	d1e0      	bne.n	801084e <_free_r+0x22>
 801088c:	6818      	ldr	r0, [r3, #0]
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	6053      	str	r3, [r2, #4]
 8010892:	4408      	add	r0, r1
 8010894:	6010      	str	r0, [r2, #0]
 8010896:	e7da      	b.n	801084e <_free_r+0x22>
 8010898:	d902      	bls.n	80108a0 <_free_r+0x74>
 801089a:	230c      	movs	r3, #12
 801089c:	602b      	str	r3, [r5, #0]
 801089e:	e7d6      	b.n	801084e <_free_r+0x22>
 80108a0:	6820      	ldr	r0, [r4, #0]
 80108a2:	1821      	adds	r1, r4, r0
 80108a4:	428b      	cmp	r3, r1
 80108a6:	bf04      	itt	eq
 80108a8:	6819      	ldreq	r1, [r3, #0]
 80108aa:	685b      	ldreq	r3, [r3, #4]
 80108ac:	6063      	str	r3, [r4, #4]
 80108ae:	bf04      	itt	eq
 80108b0:	1809      	addeq	r1, r1, r0
 80108b2:	6021      	streq	r1, [r4, #0]
 80108b4:	6054      	str	r4, [r2, #4]
 80108b6:	e7ca      	b.n	801084e <_free_r+0x22>
 80108b8:	bd38      	pop	{r3, r4, r5, pc}
 80108ba:	bf00      	nop
 80108bc:	2000d110 	.word	0x2000d110

080108c0 <__swhatbuf_r>:
 80108c0:	b570      	push	{r4, r5, r6, lr}
 80108c2:	460c      	mov	r4, r1
 80108c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108c8:	2900      	cmp	r1, #0
 80108ca:	b096      	sub	sp, #88	@ 0x58
 80108cc:	4615      	mov	r5, r2
 80108ce:	461e      	mov	r6, r3
 80108d0:	da0d      	bge.n	80108ee <__swhatbuf_r+0x2e>
 80108d2:	89a3      	ldrh	r3, [r4, #12]
 80108d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80108d8:	f04f 0100 	mov.w	r1, #0
 80108dc:	bf14      	ite	ne
 80108de:	2340      	movne	r3, #64	@ 0x40
 80108e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80108e4:	2000      	movs	r0, #0
 80108e6:	6031      	str	r1, [r6, #0]
 80108e8:	602b      	str	r3, [r5, #0]
 80108ea:	b016      	add	sp, #88	@ 0x58
 80108ec:	bd70      	pop	{r4, r5, r6, pc}
 80108ee:	466a      	mov	r2, sp
 80108f0:	f000 f878 	bl	80109e4 <_fstat_r>
 80108f4:	2800      	cmp	r0, #0
 80108f6:	dbec      	blt.n	80108d2 <__swhatbuf_r+0x12>
 80108f8:	9901      	ldr	r1, [sp, #4]
 80108fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80108fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010902:	4259      	negs	r1, r3
 8010904:	4159      	adcs	r1, r3
 8010906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801090a:	e7eb      	b.n	80108e4 <__swhatbuf_r+0x24>

0801090c <__smakebuf_r>:
 801090c:	898b      	ldrh	r3, [r1, #12]
 801090e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010910:	079d      	lsls	r5, r3, #30
 8010912:	4606      	mov	r6, r0
 8010914:	460c      	mov	r4, r1
 8010916:	d507      	bpl.n	8010928 <__smakebuf_r+0x1c>
 8010918:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801091c:	6023      	str	r3, [r4, #0]
 801091e:	6123      	str	r3, [r4, #16]
 8010920:	2301      	movs	r3, #1
 8010922:	6163      	str	r3, [r4, #20]
 8010924:	b003      	add	sp, #12
 8010926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010928:	ab01      	add	r3, sp, #4
 801092a:	466a      	mov	r2, sp
 801092c:	f7ff ffc8 	bl	80108c0 <__swhatbuf_r>
 8010930:	9f00      	ldr	r7, [sp, #0]
 8010932:	4605      	mov	r5, r0
 8010934:	4639      	mov	r1, r7
 8010936:	4630      	mov	r0, r6
 8010938:	f7ff fab2 	bl	800fea0 <_malloc_r>
 801093c:	b948      	cbnz	r0, 8010952 <__smakebuf_r+0x46>
 801093e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010942:	059a      	lsls	r2, r3, #22
 8010944:	d4ee      	bmi.n	8010924 <__smakebuf_r+0x18>
 8010946:	f023 0303 	bic.w	r3, r3, #3
 801094a:	f043 0302 	orr.w	r3, r3, #2
 801094e:	81a3      	strh	r3, [r4, #12]
 8010950:	e7e2      	b.n	8010918 <__smakebuf_r+0xc>
 8010952:	89a3      	ldrh	r3, [r4, #12]
 8010954:	6020      	str	r0, [r4, #0]
 8010956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801095a:	81a3      	strh	r3, [r4, #12]
 801095c:	9b01      	ldr	r3, [sp, #4]
 801095e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010962:	b15b      	cbz	r3, 801097c <__smakebuf_r+0x70>
 8010964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010968:	4630      	mov	r0, r6
 801096a:	f000 f84d 	bl	8010a08 <_isatty_r>
 801096e:	b128      	cbz	r0, 801097c <__smakebuf_r+0x70>
 8010970:	89a3      	ldrh	r3, [r4, #12]
 8010972:	f023 0303 	bic.w	r3, r3, #3
 8010976:	f043 0301 	orr.w	r3, r3, #1
 801097a:	81a3      	strh	r3, [r4, #12]
 801097c:	89a3      	ldrh	r3, [r4, #12]
 801097e:	431d      	orrs	r5, r3
 8010980:	81a5      	strh	r5, [r4, #12]
 8010982:	e7cf      	b.n	8010924 <__smakebuf_r+0x18>

08010984 <_raise_r>:
 8010984:	291f      	cmp	r1, #31
 8010986:	b538      	push	{r3, r4, r5, lr}
 8010988:	4605      	mov	r5, r0
 801098a:	460c      	mov	r4, r1
 801098c:	d904      	bls.n	8010998 <_raise_r+0x14>
 801098e:	2316      	movs	r3, #22
 8010990:	6003      	str	r3, [r0, #0]
 8010992:	f04f 30ff 	mov.w	r0, #4294967295
 8010996:	bd38      	pop	{r3, r4, r5, pc}
 8010998:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801099a:	b112      	cbz	r2, 80109a2 <_raise_r+0x1e>
 801099c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80109a0:	b94b      	cbnz	r3, 80109b6 <_raise_r+0x32>
 80109a2:	4628      	mov	r0, r5
 80109a4:	f000 f852 	bl	8010a4c <_getpid_r>
 80109a8:	4622      	mov	r2, r4
 80109aa:	4601      	mov	r1, r0
 80109ac:	4628      	mov	r0, r5
 80109ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109b2:	f000 b839 	b.w	8010a28 <_kill_r>
 80109b6:	2b01      	cmp	r3, #1
 80109b8:	d00a      	beq.n	80109d0 <_raise_r+0x4c>
 80109ba:	1c59      	adds	r1, r3, #1
 80109bc:	d103      	bne.n	80109c6 <_raise_r+0x42>
 80109be:	2316      	movs	r3, #22
 80109c0:	6003      	str	r3, [r0, #0]
 80109c2:	2001      	movs	r0, #1
 80109c4:	e7e7      	b.n	8010996 <_raise_r+0x12>
 80109c6:	2100      	movs	r1, #0
 80109c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80109cc:	4620      	mov	r0, r4
 80109ce:	4798      	blx	r3
 80109d0:	2000      	movs	r0, #0
 80109d2:	e7e0      	b.n	8010996 <_raise_r+0x12>

080109d4 <raise>:
 80109d4:	4b02      	ldr	r3, [pc, #8]	@ (80109e0 <raise+0xc>)
 80109d6:	4601      	mov	r1, r0
 80109d8:	6818      	ldr	r0, [r3, #0]
 80109da:	f7ff bfd3 	b.w	8010984 <_raise_r>
 80109de:	bf00      	nop
 80109e0:	20000034 	.word	0x20000034

080109e4 <_fstat_r>:
 80109e4:	b538      	push	{r3, r4, r5, lr}
 80109e6:	4d07      	ldr	r5, [pc, #28]	@ (8010a04 <_fstat_r+0x20>)
 80109e8:	2300      	movs	r3, #0
 80109ea:	4604      	mov	r4, r0
 80109ec:	4608      	mov	r0, r1
 80109ee:	4611      	mov	r1, r2
 80109f0:	602b      	str	r3, [r5, #0]
 80109f2:	f7f0 fbad 	bl	8001150 <_fstat>
 80109f6:	1c43      	adds	r3, r0, #1
 80109f8:	d102      	bne.n	8010a00 <_fstat_r+0x1c>
 80109fa:	682b      	ldr	r3, [r5, #0]
 80109fc:	b103      	cbz	r3, 8010a00 <_fstat_r+0x1c>
 80109fe:	6023      	str	r3, [r4, #0]
 8010a00:	bd38      	pop	{r3, r4, r5, pc}
 8010a02:	bf00      	nop
 8010a04:	2000cfc4 	.word	0x2000cfc4

08010a08 <_isatty_r>:
 8010a08:	b538      	push	{r3, r4, r5, lr}
 8010a0a:	4d06      	ldr	r5, [pc, #24]	@ (8010a24 <_isatty_r+0x1c>)
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	4604      	mov	r4, r0
 8010a10:	4608      	mov	r0, r1
 8010a12:	602b      	str	r3, [r5, #0]
 8010a14:	f7f0 fbac 	bl	8001170 <_isatty>
 8010a18:	1c43      	adds	r3, r0, #1
 8010a1a:	d102      	bne.n	8010a22 <_isatty_r+0x1a>
 8010a1c:	682b      	ldr	r3, [r5, #0]
 8010a1e:	b103      	cbz	r3, 8010a22 <_isatty_r+0x1a>
 8010a20:	6023      	str	r3, [r4, #0]
 8010a22:	bd38      	pop	{r3, r4, r5, pc}
 8010a24:	2000cfc4 	.word	0x2000cfc4

08010a28 <_kill_r>:
 8010a28:	b538      	push	{r3, r4, r5, lr}
 8010a2a:	4d07      	ldr	r5, [pc, #28]	@ (8010a48 <_kill_r+0x20>)
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	4604      	mov	r4, r0
 8010a30:	4608      	mov	r0, r1
 8010a32:	4611      	mov	r1, r2
 8010a34:	602b      	str	r3, [r5, #0]
 8010a36:	f7f0 fb29 	bl	800108c <_kill>
 8010a3a:	1c43      	adds	r3, r0, #1
 8010a3c:	d102      	bne.n	8010a44 <_kill_r+0x1c>
 8010a3e:	682b      	ldr	r3, [r5, #0]
 8010a40:	b103      	cbz	r3, 8010a44 <_kill_r+0x1c>
 8010a42:	6023      	str	r3, [r4, #0]
 8010a44:	bd38      	pop	{r3, r4, r5, pc}
 8010a46:	bf00      	nop
 8010a48:	2000cfc4 	.word	0x2000cfc4

08010a4c <_getpid_r>:
 8010a4c:	f7f0 bb16 	b.w	800107c <_getpid>

08010a50 <_init>:
 8010a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a52:	bf00      	nop
 8010a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a56:	bc08      	pop	{r3}
 8010a58:	469e      	mov	lr, r3
 8010a5a:	4770      	bx	lr

08010a5c <_fini>:
 8010a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a5e:	bf00      	nop
 8010a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a62:	bc08      	pop	{r3}
 8010a64:	469e      	mov	lr, r3
 8010a66:	4770      	bx	lr
