Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at Embed_sdram_test_component.v(236): extended using "x" or "z" File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v Line: 236
Warning (10273): Verilog HDL warning at Embed_sdram_test_component.v(237): extended using "x" or "z" File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v Line: 237
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 148
Warning (10273): Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using "x" or "z" File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 637
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 523
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using "x" or "z" File: C:/AlteraPrj/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 705
Info (10281): Verilog HDL Declaration information at spi_param.h(8): object "READ_MODE" differs only in case from object "read_mode" in the same scope File: C:/AlteraPrj/DE10liteEmbed/v/spi_param.h Line: 8
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/AlteraPrj/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv Line: 49
