set model_path         "../../../../../../../model/vhdl/code"
set design_path        "../../../../../../../rtl/vhdl/code"
set verification_path  "../../../../../../../bench/vhdl/code/procedures/design"
set simulation_path    "../../../../../../../sim/vhdl/verification/procedures"
