$date
	Wed Sep  6 14:31:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$scope module fd_dut $end
$var wire 1 ! clk $end
$var wire 1 " configDiv $end
$var wire 32 # din [31:0] $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 & clkOut $end
$var reg 32 ' counter [31:0] $end
$var reg 32 ( mem [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b0 '
0&
1%
0$
b110 #
0"
0!
$end
#6
1!
#12
0!
#14
1"
0%
#18
b110 (
1!
#24
0!
#30
1!
#36
0!
#38
0"
1$
#42
1&
b1 '
1!
#48
0!
#54
b10 '
1!
#60
0!
#66
b11 '
1!
#72
0!
#78
0&
b100 '
1!
#84
0!
#90
b101 '
1!
#96
0!
#102
b0 '
1!
#108
0!
#114
1&
b1 '
1!
#120
0!
#126
b10 '
1!
#132
0!
#138
b11 '
1!
#144
0!
#150
0&
b100 '
1!
#156
0!
#162
b101 '
1!
#168
0!
#174
b0 '
1!
#180
0!
#186
1&
b1 '
1!
#192
0!
#198
b10 '
1!
#204
0!
#210
b11 '
1!
#216
0!
#222
0&
b100 '
1!
#228
0!
#234
b101 '
1!
#238
