
---------- Begin Simulation Statistics ----------
final_tick                                19830329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867752                       # Number of bytes of host memory used
host_op_rate                                    71705                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   139.56                       # Real time elapsed on the host
host_tick_rate                              142094004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10007008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019830                       # Number of seconds simulated
sim_ticks                                 19830329000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.981894                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4102770                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4103513                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               916                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4104710                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             186                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              182                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4110432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2368                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10994097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10994628                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               715                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2384681                       # Number of branches committed
system.cpu.commit.bw_lim_events                 48892                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4702656                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000033                       # Number of instructions committed
system.cpu.commit.committedOps               10007038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     39038365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.256339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.916728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     35524587     91.00%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1070469      2.74%     93.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12734      0.03%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1033783      2.65%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1324115      3.39%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21608      0.06%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1123      0.00%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1054      0.00%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        48892      0.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39038365                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2159                       # Number of function calls committed.
system.cpu.commit.int_insts                   7629238                       # Number of committed integer instructions.
system.cpu.commit.loads                        161706                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7375693     73.71%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             634      0.01%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             25      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161706      1.62%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2468913     24.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10007038                       # Class of committed instruction
system.cpu.commit.refs                        2630619                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       405                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10007008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.966065                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.966065                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              36741496                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   206                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              3736213                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15448436                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   537550                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1056973                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37396                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   743                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1253199                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4110432                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     65535                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      39513846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   430                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       16911448                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   75194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.103640                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              75095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4105142                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.426404                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           39626614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.426997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.252096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 35438325     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3038      0.01%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25829      0.07%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1106      0.00%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4093253     10.33%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5057      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6331      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3233      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50442      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             39626614                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          708                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           29                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          903                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          136                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          2012                       # number of prefetches that crossed the page
system.cpu.idleCycles                           34045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  790                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3595004                       # Number of branches executed
system.cpu.iew.exec_nop                            52                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.374494                       # Inst execution rate
system.cpu.iew.exec_refs                      3843417                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3679001                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  552435                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163651                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               326                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3680056                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14856399                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                164416                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               847                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14852682                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1953216                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37396                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1953248                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1942563                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1945                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1211134                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            303                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16127292                       # num instructions consuming a value
system.cpu.iew.wb_count                      13713837                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.341661                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5510063                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.345779                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14850504                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11835368                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7578751                       # number of integer regfile writes
system.cpu.ipc                               0.252139                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.252139                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11008973     74.12%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  636      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164557      1.11%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3679245     24.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14853533                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23068                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001553                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     490      2.12%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21801     94.51%     96.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   772      3.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14875878                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           69355455                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13713290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19704281                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14856303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14853533                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  44                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4849302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               189                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5694062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39626614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.374837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.025706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33831226     85.38%     85.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2090478      5.28%     90.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               32724      0.08%     90.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2069451      5.22%     95.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1551363      3.91%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28124      0.07%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20263      0.05%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2276      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 709      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39626614                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.374516                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    716                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1478                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          547                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1381                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2612                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163651                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3680056                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35980697                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                         39660659                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2506327                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12520059                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8653                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   980871                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37070537                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14860352                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18584353                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1830136                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               34219529                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37396                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              34266360                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6064229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11846717                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5524                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8537116                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             47                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              997                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     53222431                       # The number of ROB reads
system.cpu.rob.rob_writes                    30007689                       # The number of ROB writes
system.cpu.timesIdled                             345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      607                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     129                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2316032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4665241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2348216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4697586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            131                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2314876                       # Transaction distribution
system.membus.trans_dist::CleanEvict              410                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2725                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2725                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           557                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2345927                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4667777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4667777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    148362112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               148362112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2349209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2349209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2349209                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14216282750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              71.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17467500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4662558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2345930                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2345928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7046954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    150436608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              150498432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2315420                       # Total snoops (count)
system.tol2bus.snoopTraffic                 148152256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4664790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005319                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4664658    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    132      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4664790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4696919917                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1177303500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            820500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           80                       # number of demand (read+write) hits
system.l2.demand_hits::total                      158                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           80                       # number of overall hits
system.l2.overall_hits::total                     158                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2859                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data              2859                       # number of overall misses
system.l2.overall_misses::total                  3282                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    227997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        261748000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    227997000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       261748000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           80                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3440                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           80                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3440                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79789.598109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79747.114376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79752.589884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79789.598109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79747.114376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79752.589884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2314879                       # number of writebacks
system.l2.writebacks::total                   2314879                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    199407000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    228928000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    199407000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    228928000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69789.598109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69747.114376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69752.589884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69789.598109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69747.114376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69752.589884                       # average overall mshr miss latency
system.l2.replacements                        2315420                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2347679                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2347679                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2347679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2347679                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              419                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          419                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          419                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2725                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    216121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     216121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79310.458716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79310.458716                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    188871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    188871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69310.458716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69310.458716                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           80                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79789.598109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79789.598109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29521000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.773309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69789.598109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69789.598109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11876000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11876000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.893333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88626.865672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88626.865672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.893333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78626.865672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78626.865672                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      2345930                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2345930                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     1.000000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data  45775864750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  45775864750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19512.894359                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19512.894359                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32291.572730                       # Cycle average of tags in use
system.l2.tags.total_refs                     2351656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2348189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   32231.487256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.374622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        51.710852                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.983627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20828                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39928869                       # Number of tag accesses
system.l2.tags.data_accesses                 39928869                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          27072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         182976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             210048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    148152064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       148152064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2314876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2314876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1365182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9227078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10592260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1365182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1365182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     7470983663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           7470983663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     7470983663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1365182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9227078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7481575923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2314876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000077496500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        19831                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        19832                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              319823                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2382807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2314876                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2314876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            144729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            144702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            144525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            144619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            144751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            144696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            144635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            144701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            144700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           144665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           144748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144763                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                93287000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9673.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28423.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       746                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2876                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2167262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2314876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 126479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 209619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 150170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 227515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 202448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 193447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 179820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  93460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       147990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1002.496709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   978.212591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   125.166994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1310      0.89%      0.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          593      0.40%      1.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          610      0.41%      1.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          430      0.29%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          575      0.39%      2.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          439      0.30%      2.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          655      0.44%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1462      0.99%      4.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141916     95.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       147990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.165490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.156305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         19831     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19832                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     116.723715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    106.890230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     50.271105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23            15      0.08%      0.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            19      0.10%      0.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            16      0.08%      0.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            17      0.09%      0.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55          2587     13.05%     13.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.01%     13.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71           180      0.91%     14.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87          3876     19.55%     33.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            37      0.19%     34.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103          204      1.03%     35.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111          257      1.30%     36.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119         3907     19.70%     56.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            5      0.03%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135         6244     31.49%     87.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            7      0.04%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            3      0.02%     87.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159           22      0.11%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167           30      0.15%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175          464      2.34%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183          290      1.46%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191          249      1.26%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199          386      1.95%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207          116      0.58%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            8      0.04%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            7      0.04%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231           17      0.09%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            2      0.01%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247           29      0.15%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255           73      0.37%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           92      0.46%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271           25      0.13%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279          228      1.15%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287           35      0.18%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295           83      0.42%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303          146      0.74%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311           75      0.38%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319           77      0.39%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19831                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 210048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148150272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  210048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148152064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      7470.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   7470.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        58.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   58.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19830314000                       # Total gap between requests
system.mem_ctrls.avgGap                       8554.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       182976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148150272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1365181.586245997110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9227078.380797414109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7470893296.828307151794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2314876                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12104500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     81182500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 628340487250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28615.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28395.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    271435.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            528181500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            280731330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12652080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6042165660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1564873440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6499109220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2141912640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17069625870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.783796                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5165465500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    661960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14002903500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            528474240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            280886925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10781400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6041335680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1564873440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6498204060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2142674880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17067230625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        860.663009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5168757250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    661960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13999611750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        64920                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64920                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64920                       # number of overall hits
system.cpu.icache.overall_hits::total           64920                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          615                       # number of overall misses
system.cpu.icache.overall_misses::total           615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43983496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43983496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43983496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43983496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71517.879675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71517.879675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71517.879675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71517.879675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          691                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.066667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          419                       # number of writebacks
system.cpu.icache.writebacks::total               419                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          148                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          148                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           80                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34962996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34962996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34962996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       957882                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35920878                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74867.229122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74867.229122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74867.229122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11973.525000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65668.881170                       # average overall mshr miss latency
system.cpu.icache.replacements                    419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        64920                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64920                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43983496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43983496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71517.879675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71517.879675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          148                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34962996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34962996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74867.229122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74867.229122                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           80                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           80                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       957882                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       957882                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11973.525000                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11973.525000                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.967362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.683729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    86.831024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    41.136338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.321378                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.320312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            131617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           131617                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259569                       # number of overall hits
system.cpu.dcache.overall_hits::total          259569                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2368367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2368367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2368370                       # number of overall misses
system.cpu.dcache.overall_misses::total       2368370                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  78970387978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78970387978                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  78970387978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78970387978                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2627931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2627931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2627939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2627939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.901229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.901229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.901227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.901227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33343.813682                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33343.813682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33343.771445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33343.771445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     35550441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2236394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.896323                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2347679                       # number of writebacks
system.cpu.dcache.writebacks::total           2347679                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19546                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19546                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19546                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2348821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2348821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2348824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348824                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75459195345                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75459195345                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75459457845                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75459457845                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.893791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.893791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.893789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.893789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32126.413782                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32126.413782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32126.484507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32126.484507                       # average overall mshr miss latency
system.cpu.dcache.replacements                2347797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70547.146402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70547.146402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          257                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81821.917808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81821.917808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1369730617                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1369730617                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62155.947588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62155.947588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    220945484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    220945484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80402.286754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80402.286754                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data  77572226861                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  77572226861                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33066.769282                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33066.769282                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data  75226303861                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  75226303861                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32066.770987                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32066.770987                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.155612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2608433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.110529                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.155612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998199                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998199                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7604787                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7604787                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19830329000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  19830329000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
