Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Aug  3 14:25:53 2018
| Host             : GSSLW17031962 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.611        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.132        |
| Device Static (W)        | 0.479        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Clocks       |     0.002 |       10 |       --- |             --- |
| CLB Logic    |     0.000 |        3 |       --- |             --- |
|   Others     |     0.000 |        3 |       --- |             --- |
| Signals      |     0.000 |        2 |       --- |             --- |
| MMCM         |     0.125 |        1 |        10 |           10.00 |
| I/O          |     0.005 |        8 |       520 |            1.54 |
| Static Power |     0.479 |          |           |                 |
| Total        |     0.611 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.149 |       0.002 |      0.147 |
| Vccaux     |       1.800 |     0.165 |       0.070 |      0.096 |
| Vccaux_io  |       1.800 |     0.067 |       0.002 |      0.065 |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.015 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                   |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                          |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                          |
| Device models               | High       | Device models are Production                          |                                                                                                          |
|                             |            |                                                       |                                                                                                          |
| Overall confidence level    | Medium     |                                                       |                                                                                                          |
+-----------------------------+------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1 |            66.7 |
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/util_ds_buf_0/U0/OBUF_DS_N[0]                |            66.7 |
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/util_ds_buf_0/U0/OBUF_DS_P[0]                |            66.7 |
| clk_out1_design_1_clk_wiz_0_1 | fmc_clk_p                                               |            66.7 |
| clk_out2_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1 |            66.7 |
| clk_out2_design_1_clk_wiz_0_1 | fmc_clk_n                                               |            66.7 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |            16.7 |
| default_sysclk_300_clk_p      | default_sysclk_300_clk_p                                |             3.3 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| design_1_wrapper      |     0.132 |
|   design_1_i          |     0.130 |
|     clk_wiz_0         |     0.129 |
|       inst            |     0.129 |
|         clkin1_ibufds |     0.003 |
|     util_ds_buf_0     |    <0.001 |
|       U0              |    <0.001 |
|   reset_IBUF_inst     |    <0.001 |
+-----------------------+-----------+


