v1
GXB_MERGING,PLL Reference Clock Select Block,289258,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~PLL_REFCLK_SELECT,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk~PLL_REFCLK_SELECT,
GXB_MERGING,PLL Reconfiguration Block,289252,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~PLL_RECONFIG,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk~PLL_RECONFIG,
GXB_MERGING,Fractional PLL,288565,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~FRACTIONAL_PLL,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk~FRACTIONAL_PLL,
GXB_MERGING,PLL Output Counter,289230,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_sclk~PLL_OUTPUT_COUNTER,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_sclk~PLL_OUTPUT_COUNTER,
GXB_MERGING,PLL Output Counter,289235,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_OUTPUT_COUNTER,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_ena~PLL_OUTPUT_COUNTER,
GXB_MERGING,PLL Output Counter,289236,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_fclk~PLL_OUTPUT_COUNTER,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_fclk~PLL_OUTPUT_COUNTER,
GXB_MERGING,PLL LVDS Output,289190,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|pll_ena~PLL_LVDS_OUTPUT,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|pll_ena~PLL_LVDS_OUTPUT,
GXB_MERGING,Clock enable block,27604,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_tx:i_altlvds_tx|axi_ad9361_lvds_if_c5_tx_lvds_tx:auto_generated|axi_ad9361_lvds_if_c5_tx_altclkctrl:coreclk_buf|sd10,system_bd:i_system_bd|axi_ad9361:axi_ad9361|axi_ad9361_lvds_if:i_dev_if|axi_ad9361_lvds_if_c5:i_axi_ad9361_lvds_if_c5|altlvds_rx:i_altlvds_rx|axi_ad9361_lvds_if_c5_rx_lvds_rx:auto_generated|axi_ad9361_lvds_if_c5_rx_altclkctrl:rx_outclock_buf|sd17,
