<!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type"/>
<title>MSR's</title>
</head><body>***Model-Specific Registers (MSRs) can only be set and accessed by <b>privileged code running in Ring 0</b><br/>
<br/>
MSRs (Model-Specific Registers) are not directly accessible in memory like regular RAM addresses. Instead, MSRs are a special type of control register that allows direct communication and configuration of specific features of the processor.<br/>
<br/>
The address 0xC0000080 (hexadecimal) or 0xFFFFFFFFC0000080 (64-bit) refers to the MSR number or index, not a physical memory address. When you want to access or modify a specific MSR, you use the RDMSR (Read MSR) and WRMSR (Write MSR) instructions.<br/>
<br/>
<br/>
<a href="https://sites.uclouvain.be/SystInfo/usr/include/asm/msr-index.h.html">/* x86-64 specific MSRs */<br/>
</a><br/>
#define MSR_EFER       		  	0xc0000080 		/* extended feature register */<br/>
#define MSR_STAR        			0xc0000081		/* legacy mode SYSCALL target */<br/>
#define MSR_LSTAR       			0xc0000082 		/* long mode SYSCALL target */<br/>
#define MSR_CSTAR        			0xc0000083 		/* compat mode SYSCALL target */<br/>
#define MSR_SYSCALL_MASK    		0xc0000084 		/* EFLAGS mask for syscall */<br/>
#define MSR_FS_BASE        		0xc0000100 		/* 64bit FS base */<br/>
#define MSR_GS_BASE        		0xc0000101 		/* 64bit GS base */<br/>
#define MSR_KERNEL_GS_BASE    	0xc0000102 		/* SwapGS GS shadow */<br/>
</body></html>