--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Apr 28 07:00:04 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk501 [get_nets \ram/FCLK]
            124 items scored, 33 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.587ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ram/S__i0  (from \ram/FCLK +)
   Destination:    FD1P3AX    SP             \ram/RDD_i0_i0  (to \ram/FCLK -)

   Delay:                   5.802ns  (24.6% logic, 75.4% route), 3 logic levels.

 Constraint Details:

      5.802ns data_path \ram/S__i0 to \ram/RDD_i0_i0 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.587ns

 Path Details: \ram/S__i0 to \ram/RDD_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/S__i0 (from \ram/FCLK)
Route        22   e 1.891                                  \ram/S[0]
LUT4        ---     0.493              B to Z              \ram/i1_2_lut_rep_7
Route         1   e 0.941                                  \ram/n554
LUT4        ---     0.493              B to Z              \ram/i3_4_lut_4_lut
Route         8   e 1.540                                  \ram/RDD_7__N_68
                  --------
                    5.802  (24.6% logic, 75.4% route), 3 logic levels.


Error:  The following path violates requirements by 3.587ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ram/S__i0  (from \ram/FCLK +)
   Destination:    FD1P3AX    SP             \ram/RDD_i0_i1  (to \ram/FCLK -)

   Delay:                   5.802ns  (24.6% logic, 75.4% route), 3 logic levels.

 Constraint Details:

      5.802ns data_path \ram/S__i0 to \ram/RDD_i0_i1 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.587ns

 Path Details: \ram/S__i0 to \ram/RDD_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/S__i0 (from \ram/FCLK)
Route        22   e 1.891                                  \ram/S[0]
LUT4        ---     0.493              B to Z              \ram/i1_2_lut_rep_7
Route         1   e 0.941                                  \ram/n554
LUT4        ---     0.493              B to Z              \ram/i3_4_lut_4_lut
Route         8   e 1.540                                  \ram/RDD_7__N_68
                  --------
                    5.802  (24.6% logic, 75.4% route), 3 logic levels.


Error:  The following path violates requirements by 3.587ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ram/S__i0  (from \ram/FCLK +)
   Destination:    FD1P3AX    SP             \ram/RDD_i0_i2  (to \ram/FCLK -)

   Delay:                   5.802ns  (24.6% logic, 75.4% route), 3 logic levels.

 Constraint Details:

      5.802ns data_path \ram/S__i0 to \ram/RDD_i0_i2 violates
      2.500ns delay constraint less
      0.285ns LCE_S requirement (totaling 2.215ns) by 3.587ns

 Path Details: \ram/S__i0 to \ram/RDD_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/S__i0 (from \ram/FCLK)
Route        22   e 1.891                                  \ram/S[0]
LUT4        ---     0.493              B to Z              \ram/i1_2_lut_rep_7
Route         1   e 0.941                                  \ram/n554
LUT4        ---     0.493              B to Z              \ram/i3_4_lut_4_lut
Route         8   e 1.540                                  \ram/RDD_7__N_68
                  --------
                    5.802  (24.6% logic, 75.4% route), 3 logic levels.

Warning: 6.087 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets PHI2_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets \ram/FCLK]             |     5.000 ns|    12.174 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets PHI2_c]                |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\ram/RDD_7__N_68                        |       8|      24|     72.73%
                                        |        |        |
\ram/n554                               |       1|      16|     48.48%
                                        |        |        |
\ram/S[0]                               |      22|      11|     33.33%
                                        |        |        |
\ram/S[1]                               |      16|      11|     33.33%
                                        |        |        |
\ram/S[2]                               |      15|      11|     33.33%
                                        |        |        |
\ram/n38                                |       2|       6|     18.18%
                                        |        |        |
\ram/n519                               |       2|       6|     18.18%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 33  Score: 154139

Constraints cover  124 paths, 49 nets, and 183 connections (56.1% coverage)


Peak memory: 53530624 bytes, TRCE: 1732608 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
