<stg><name>dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc50.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc50.i:0 %indvar_flatten27_load = load i7 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:1 %icmp_ln64 = icmp_eq  i7 %indvar_flatten27_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc50.i:2 %add_ln64_1 = add i7 %indvar_flatten27_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc50.i:3 %br_ln64 = br i1 %icmp_ln64, void %for.inc53.i, void %for.inc.i14.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53.i:0 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53.i:1 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.i:2 %add_ln64 = add i4 %j_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.i:5 %icmp_ln66 = icmp_eq  i4 %i_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc53.i:6 %select_ln64 = select i1 %icmp_ln66, i4 0, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.i:7 %trunc_ln64 = trunc i4 %select_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc53.i:8 %select_ln64_1 = select i1 %icmp_ln66, i4 %add_ln64, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.i:9 %trunc_ln64_1 = trunc i4 %select_ln64_1

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.i:24 %add_ln66 = add i4 %select_ln64, i4 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.i:25 %store_ln66 = store i7 %add_ln64_1, i7 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.i:26 %store_ln66 = store i4 %select_ln64_1, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.i:27 %store_ln66 = store i4 %add_ln66, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="4">
<![CDATA[
for.inc53.i:10 %zext_ln67 = zext i4 %select_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc53.i:11 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln64_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="4">
<![CDATA[
for.inc53.i:12 %zext_ln67_1 = zext i4 %select_ln64

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc53.i:13 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln64, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc53.i:14 %add_ln67 = add i6 %tmp_1, i6 %zext_ln67

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="6">
<![CDATA[
for.inc53.i:15 %zext_ln67_2 = zext i6 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.i:16 %col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="col_outbuf_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc53.i:17 %add_ln67_1 = add i6 %tmp_s, i6 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="6">
<![CDATA[
for.inc53.i:22 %col_outbuf_load = load i6 %col_outbuf_addr

]]></Node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.inc.i14.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
for.inc53.i:18 %zext_ln67_3 = zext i6 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.i:19 %buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.i:20 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.i:21 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="6">
<![CDATA[
for.inc53.i:22 %col_outbuf_load = load i6 %col_outbuf_addr

]]></Node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc53.i:23 %store_ln67 = store i16 %col_outbuf_load, i6 %buf_2d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.i:28 %br_ln66 = br void %for.inc50.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="col_outbuf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="buf_2d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="i" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_61" to="j" fromId="61" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_61" to="indvar_flatten27" fromId="61" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="67" from="indvar_flatten27" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="j" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_68" to="store_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="72" from="i" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="73" from="indvar_flatten27" to="indvar_flatten27_load" fromId="8" toId="13">
</dataflow>
<dataflow id="74" from="indvar_flatten27_load" to="icmp_ln64" fromId="13" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln64" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="indvar_flatten27_load" to="add_ln64_1" fromId="13" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln64_1" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="icmp_ln64" to="br_ln64" fromId="14" toId="16">
</dataflow>
<dataflow id="81" from="i" to="i_load" fromId="6" toId="17">
</dataflow>
<dataflow id="82" from="j" to="j_load" fromId="7" toId="18">
</dataflow>
<dataflow id="83" from="j_load" to="add_ln64" fromId="18" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_84" to="add_ln64" fromId="84" toId="19">
</dataflow>
<dataflow id="86" from="i_load" to="icmp_ln66" fromId="17" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln66" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="icmp_ln66" to="select_ln64" fromId="20" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_68" to="select_ln64" fromId="68" toId="21">
</dataflow>
<dataflow id="91" from="i_load" to="select_ln64" fromId="17" toId="21">
</dataflow>
<dataflow id="92" from="select_ln64" to="trunc_ln64" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="icmp_ln66" to="select_ln64_1" fromId="20" toId="23">
</dataflow>
<dataflow id="94" from="add_ln64" to="select_ln64_1" fromId="19" toId="23">
</dataflow>
<dataflow id="95" from="j_load" to="select_ln64_1" fromId="18" toId="23">
</dataflow>
<dataflow id="96" from="select_ln64_1" to="trunc_ln64_1" fromId="23" toId="24">
</dataflow>
<dataflow id="97" from="select_ln64" to="add_ln66" fromId="21" toId="25">
</dataflow>
<dataflow id="98" from="StgValue_84" to="add_ln66" fromId="84" toId="25">
</dataflow>
<dataflow id="99" from="add_ln64_1" to="store_ln66" fromId="15" toId="26">
</dataflow>
<dataflow id="100" from="indvar_flatten27" to="store_ln66" fromId="8" toId="26">
</dataflow>
<dataflow id="101" from="select_ln64_1" to="store_ln66" fromId="23" toId="27">
</dataflow>
<dataflow id="102" from="j" to="store_ln66" fromId="7" toId="27">
</dataflow>
<dataflow id="103" from="add_ln66" to="store_ln66" fromId="25" toId="28">
</dataflow>
<dataflow id="104" from="i" to="store_ln66" fromId="6" toId="28">
</dataflow>
<dataflow id="105" from="select_ln64_1" to="zext_ln67" fromId="23" toId="29">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_s" fromId="106" toId="30">
</dataflow>
<dataflow id="108" from="trunc_ln64_1" to="tmp_s" fromId="24" toId="30">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp_s" fromId="109" toId="30">
</dataflow>
<dataflow id="111" from="select_ln64" to="zext_ln67_1" fromId="21" toId="31">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_1" fromId="106" toId="32">
</dataflow>
<dataflow id="113" from="trunc_ln64" to="tmp_1" fromId="22" toId="32">
</dataflow>
<dataflow id="114" from="StgValue_109" to="tmp_1" fromId="109" toId="32">
</dataflow>
<dataflow id="115" from="tmp_1" to="add_ln67" fromId="32" toId="33">
</dataflow>
<dataflow id="116" from="zext_ln67" to="add_ln67" fromId="29" toId="33">
</dataflow>
<dataflow id="117" from="add_ln67" to="zext_ln67_2" fromId="33" toId="34">
</dataflow>
<dataflow id="118" from="col_outbuf" to="col_outbuf_addr" fromId="59" toId="35">
</dataflow>
<dataflow id="120" from="StgValue_119" to="col_outbuf_addr" fromId="119" toId="35">
</dataflow>
<dataflow id="121" from="zext_ln67_2" to="col_outbuf_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="122" from="tmp_s" to="add_ln67_1" fromId="30" toId="36">
</dataflow>
<dataflow id="123" from="zext_ln67_1" to="add_ln67_1" fromId="31" toId="36">
</dataflow>
<dataflow id="124" from="col_outbuf_addr" to="col_outbuf_load" fromId="35" toId="37">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="125" toId="38">
</dataflow>
<dataflow id="128" from="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str" to="specloopname_ln0" fromId="127" toId="38">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="129" toId="39">
</dataflow>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="39">
</dataflow>
<dataflow id="133" from="StgValue_131" to="empty" fromId="131" toId="39">
</dataflow>
<dataflow id="134" from="StgValue_131" to="empty" fromId="131" toId="39">
</dataflow>
<dataflow id="135" from="add_ln67_1" to="zext_ln67_3" fromId="36" toId="40">
</dataflow>
<dataflow id="136" from="buf_2d_out" to="buf_2d_out_addr" fromId="60" toId="41">
</dataflow>
<dataflow id="137" from="StgValue_119" to="buf_2d_out_addr" fromId="119" toId="41">
</dataflow>
<dataflow id="138" from="zext_ln67_3" to="buf_2d_out_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="139" toId="42">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specpipeline_ln9" fromId="141" toId="42">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specpipeline_ln9" fromId="143" toId="42">
</dataflow>
<dataflow id="145" from="StgValue_143" to="specpipeline_ln9" fromId="143" toId="42">
</dataflow>
<dataflow id="146" from="StgValue_143" to="specpipeline_ln9" fromId="143" toId="42">
</dataflow>
<dataflow id="148" from="empty_0" to="specpipeline_ln9" fromId="147" toId="42">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="125" toId="43">
</dataflow>
<dataflow id="151" from="empty_3" to="specloopname_ln37" fromId="150" toId="43">
</dataflow>
<dataflow id="152" from="col_outbuf_addr" to="col_outbuf_load" fromId="35" toId="44">
</dataflow>
<dataflow id="153" from="col_outbuf_load" to="store_ln67" fromId="44" toId="45">
</dataflow>
<dataflow id="154" from="buf_2d_out_addr" to="store_ln67" fromId="41" toId="45">
</dataflow>
<dataflow id="155" from="icmp_ln64" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="156" from="icmp_ln64" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
