$date
	Sat Sep 21 13:23:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ not_clk $end
$var wire 1 % w2 $end
$var wire 1 ! out $end
$var wire 1 & not_out_2 $end
$var wire 1 ' not_out_1 $end
$scope module dl1 $end
$var wire 1 % Q $end
$var wire 1 # data $end
$var wire 1 $ enable $end
$var wire 1 ' notQ $end
$var wire 1 ( not_data $end
$var wire 1 ) w1l2 $end
$var wire 1 * w1l3 $end
$var wire 1 + w2l2 $end
$var wire 1 , w2l3 $end
$upscope $end
$scope module dl2 $end
$var wire 1 ! Q $end
$var wire 1 % data $end
$var wire 1 " enable $end
$var wire 1 & notQ $end
$var wire 1 - not_data $end
$var wire 1 . w1l2 $end
$var wire 1 / w1l3 $end
$var wire 1 0 w2l2 $end
$var wire 1 1 w2l3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
10
x/
1.
1-
1,
0+
0*
1)
1(
1'
x&
0%
1$
0#
0"
x!
$end
#5000
0!
0/
1+
1&
11
0$
00
1"
#10000
0'
0,
0-
1%
1*
0)
1$
10
0(
0"
1#
#15000
0&
01
1)
1!
1/
0$
0.
1"
#20000
1-
0%
0*
1'
1,
0+
1$
1.
1(
0"
0#
#25000
0!
0/
1+
1&
11
0$
00
1"
#30000
0'
0,
0-
1%
1*
0)
1$
10
0(
0"
1#
#35000
0&
01
1)
1!
1/
0$
0.
1"
#40000
0)
1$
1.
0"
#45000
1)
0$
0.
1"
#50000
0)
1$
1.
0"
#55000
1)
0$
0.
1"
#60000
1-
0%
0*
1'
1,
0+
1$
1.
1(
0"
0#
#65000
0!
0/
1+
1&
11
0$
00
1"
#70000
0+
1$
10
0"
#75000
1+
0$
00
1"
#80000
0+
1$
10
0"
#85000
1+
0$
00
1"
#90000
0+
1$
10
0"
