lbl_80145FB4:
/* 80145FB4 00000000  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 80145FB8 00000004  7C 08 02 A6 */	mflr r0
/* 80145FBC 00000008  90 01 00 64 */	stw r0, 0x64(r1)
/* 80145FC0 0000000C  39 61 00 60 */	addi r11, r1, 0x60
/* 80145FC4 00000010  48 21 C2 0D */	bl _savegpr_26
/* 80145FC8 00000014  7C 7A 1B 78 */	mr r26, r3
/* 80145FCC 00000018  7C 9B 23 78 */	mr r27, r4
/* 80145FD0 0000001C  7C BF 2B 78 */	mr r31, r5
/* 80145FD4 00000020  7C DC 33 78 */	mr r28, r6
/* 80145FD8 00000024  7C FD 3B 78 */	mr r29, r7
/* 80145FDC 00000028  A0 83 00 1C */	lhz r4, 0x1c(r3)
/* 80145FE0 0000002C  7C 1C 20 00 */	cmpw r28, r4
/* 80145FE4 00000030  40 82 00 50 */	bne lbl_80146034
/* 80145FE8 00000034  80 7A 00 00 */	lwz r3, 0(r26)
/* 80145FEC 00000038  80 63 00 08 */	lwz r3, 8(r3)
/* 80145FF0 0000003C  38 04 FF FF */	addi r0, r4, -1
/* 80145FF4 00000040  54 00 20 36 */	slwi r0, r0, 4
/* 80145FF8 00000044  7C 83 02 14 */	add r4, r3, r0
/* 80145FFC 00000048  80 64 00 04 */	lwz r3, 4(r4)
/* 80146000 0000004C  80 04 00 08 */	lwz r0, 8(r4)
/* 80146004 00000050  90 61 00 38 */	stw r3, 0x38(r1)
/* 80146008 00000054  90 01 00 3C */	stw r0, 0x3c(r1)
/* 8014600C 00000058  80 04 00 0C */	lwz r0, 0xc(r4)
/* 80146010 0000005C  90 01 00 40 */	stw r0, 0x40(r1)
/* 80146014 00000060  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 80146018 00000064  D0 1F 00 00 */	stfs f0, 0(r31)
/* 8014601C 00000068  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 80146020 0000006C  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80146024 00000070  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 80146028 00000074  D0 1F 00 08 */	stfs f0, 8(r31)
/* 8014602C 00000078  38 60 00 01 */	li r3, 1
/* 80146030 0000007C  48 00 01 40 */	b lbl_80146170
lbl_80146034:
/* 80146034 00000000  3B C0 00 01 */	li r30, 1
lbl_80146038:
/* 80146038 00000000  C0 1B 00 00 */	lfs f0, 0(r27)
/* 8014603C 00000004  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 80146040 00000008  C0 1B 00 04 */	lfs f0, 4(r27)
/* 80146044 0000000C  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 80146048 00000010  C0 1B 00 08 */	lfs f0, 8(r27)
/* 8014604C 00000014  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 80146050 00000018  7F 43 D3 78 */	mr r3, r26
/* 80146054 0000001C  38 81 00 2C */	addi r4, r1, 0x2c
/* 80146058 00000020  7F 85 E3 78 */	mr r5, r28
/* 8014605C 00000024  48 00 01 2D */	bl chkPassed1__13daNpcT_Path_cF4cXyzi
/* 80146060 00000028  2C 03 00 00 */	cmpwi r3, 0
/* 80146064 0000002C  41 82 00 70 */	beq lbl_801460D4
/* 80146068 00000030  B3 DA 00 1E */	sth r30, 0x1e(r26)
/* 8014606C 00000034  7F 43 D3 78 */	mr r3, r26
/* 80146070 00000038  7F 84 E3 78 */	mr r4, r28
/* 80146074 0000003C  4B FF FD 5D */	bl setNextIdx__13daNpcT_Path_cFi
/* 80146078 00000040  2C 03 00 00 */	cmpwi r3, 0
/* 8014607C 00000044  41 82 FF BC */	beq lbl_80146038
/* 80146080 00000048  B3 9A 00 1C */	sth r28, 0x1c(r26)
/* 80146084 0000004C  80 7A 00 00 */	lwz r3, 0(r26)
/* 80146088 00000050  80 83 00 08 */	lwz r4, 8(r3)
/* 8014608C 00000054  A0 7A 00 1C */	lhz r3, 0x1c(r26)
/* 80146090 00000058  38 03 FF FF */	addi r0, r3, -1
/* 80146094 0000005C  54 00 20 36 */	slwi r0, r0, 4
/* 80146098 00000060  7C 84 02 14 */	add r4, r4, r0
/* 8014609C 00000064  80 64 00 04 */	lwz r3, 4(r4)
/* 801460A0 00000068  80 04 00 08 */	lwz r0, 8(r4)
/* 801460A4 0000006C  90 61 00 20 */	stw r3, 0x20(r1)
/* 801460A8 00000070  90 01 00 24 */	stw r0, 0x24(r1)
/* 801460AC 00000074  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801460B0 00000078  90 01 00 28 */	stw r0, 0x28(r1)
/* 801460B4 0000007C  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 801460B8 00000080  D0 1F 00 00 */	stfs f0, 0(r31)
/* 801460BC 00000084  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 801460C0 00000088  D0 1F 00 04 */	stfs f0, 4(r31)
/* 801460C4 0000008C  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 801460C8 00000090  D0 1F 00 08 */	stfs f0, 8(r31)
/* 801460CC 00000094  38 60 00 01 */	li r3, 1
/* 801460D0 00000098  48 00 00 A0 */	b lbl_80146170
lbl_801460D4:
/* 801460D4 00000000  A0 1A 00 1E */	lhz r0, 0x1e(r26)
/* 801460D8 00000004  7C 00 E8 00 */	cmpw r0, r29
/* 801460DC 00000008  40 80 00 4C */	bge lbl_80146128
/* 801460E0 0000000C  C0 1B 00 00 */	lfs f0, 0(r27)
/* 801460E4 00000010  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 801460E8 00000014  C0 1B 00 04 */	lfs f0, 4(r27)
/* 801460EC 00000018  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 801460F0 0000001C  C0 1B 00 08 */	lfs f0, 8(r27)
/* 801460F4 00000020  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 801460F8 00000024  7F 43 D3 78 */	mr r3, r26
/* 801460FC 00000028  38 81 00 14 */	addi r4, r1, 0x14
/* 80146100 0000002C  7F E5 FB 78 */	mr r5, r31
/* 80146104 00000030  7F 86 E3 78 */	mr r6, r28
/* 80146108 00000034  7F A7 EB 78 */	mr r7, r29
/* 8014610C 00000038  48 00 03 CD */	bl chkPassed2__13daNpcT_Path_cF4cXyzP4cXyzii
/* 80146110 0000003C  2C 03 00 00 */	cmpwi r3, 0
/* 80146114 00000040  41 82 00 58 */	beq lbl_8014616C
/* 80146118 00000044  A0 7A 00 1E */	lhz r3, 0x1e(r26)
/* 8014611C 00000048  38 03 00 01 */	addi r0, r3, 1
/* 80146120 0000004C  B0 1A 00 1E */	sth r0, 0x1e(r26)
/* 80146124 00000050  4B FF FF B0 */	b lbl_801460D4
lbl_80146128:
/* 80146128 00000000  A0 1A 00 1C */	lhz r0, 0x1c(r26)
/* 8014612C 00000004  80 7A 00 00 */	lwz r3, 0(r26)
/* 80146130 00000008  80 63 00 08 */	lwz r3, 8(r3)
/* 80146134 0000000C  54 00 20 36 */	slwi r0, r0, 4
/* 80146138 00000010  7C 83 02 14 */	add r4, r3, r0
/* 8014613C 00000014  80 64 00 04 */	lwz r3, 4(r4)
/* 80146140 00000018  80 04 00 08 */	lwz r0, 8(r4)
/* 80146144 0000001C  90 61 00 08 */	stw r3, 8(r1)
/* 80146148 00000020  90 01 00 0C */	stw r0, 0xc(r1)
/* 8014614C 00000024  80 04 00 0C */	lwz r0, 0xc(r4)
/* 80146150 00000028  90 01 00 10 */	stw r0, 0x10(r1)
/* 80146154 0000002C  C0 01 00 08 */	lfs f0, 8(r1)
/* 80146158 00000030  D0 1F 00 00 */	stfs f0, 0(r31)
/* 8014615C 00000034  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80146160 00000038  D0 1F 00 04 */	stfs f0, 4(r31)
/* 80146164 0000003C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80146168 00000040  D0 1F 00 08 */	stfs f0, 8(r31)
lbl_8014616C:
/* 8014616C 00000000  38 60 00 00 */	li r3, 0
lbl_80146170:
/* 80146170 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 80146174 00000004  48 21 C0 A9 */	bl _restgpr_26
/* 80146178 00000008  80 01 00 64 */	lwz r0, 0x64(r1)
/* 8014617C 0000000C  7C 08 03 A6 */	mtlr r0
/* 80146180 00000010  38 21 00 60 */	addi r1, r1, 0x60
/* 80146184 00000014  4E 80 00 20 */	blr 
