Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

This project is already opened.
Writing filter settings....
Done writing filter settings to:
	C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\matrix_mul_ip_core_s_int_g_v1_00_a\devl\bfmsim\etc\bfm_system.filters
Done writing Tab View settings to:
	C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\matrix_mul_ip_core_s_int_g_v1_00_a\devl\bfmsim\etc\bfm_system.gui
