Index: primus-kernel/arch/arm/mach-davinci/clock.c
===================================================================
--- primus-kernel.orig/arch/arm/mach-davinci/clock.c
+++ primus-kernel/arch/arm/mach-davinci/clock.c
@@ -20,7 +20,7 @@
 #include <linux/platform_device.h>
 #include <linux/io.h>
 
-#include <mach/hardware.h>
+#include <mach/omapl1x7.h>
 
 #include <mach/psc.h>
 #include <mach/cpu.h>
Index: primus-kernel/arch/arm/mach-davinci/omapl1x7.c
===================================================================
--- /dev/null
+++ primus-kernel/arch/arm/mach-davinci/omapl1x7.c
@@ -0,0 +1,173 @@
+/*
+ * TI DaVinci DM644x chip specific setup
+ *
+ * Author: Kevin Hilman, Deep Root Systems, LLC
+ *
+ * 2007 (c) Deep Root Systems, LLC. This file is licensed under
+ * the terms of the GNU General Public License version 2. This program
+ * is licensed "as is" without any warranty of any kind, whether express
+ * or implied.
+ */
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/clk.h>
+
+#include <mach/omapl1x7.h>
+#include <mach/clock.h>
+#include <mach/psc.h>
+#include <mach/mux.h>
+
+#include "clock.h"
+#include "mux.h"
+
+/*
+ * Device specific clocks
+ */
+#define OMAPL1X7_REF_FREQ	12000000
+#define OMAPL1X7_AUX_FREQ	24000000
+
+static struct pll_data pll1_data = {
+	.num       = 1,
+	.phys_base = OMAPL1X7_PLL_CNTRL0_BASE,
+};
+
+static struct clk ref_clk = {
+	.name = "ref_clk",
+	.rate = OMAPL1X7_REF_FREQ,
+};
+
+static struct clk aux_clkin = {
+	.name = "aux_clkin",
+	.rate = OMAPL1X7_AUX_FREQ,
+};
+
+static struct clk pll1_clk = {
+	.name = "pll1",
+	.parent = &ref_clk,
+	.pll_data = &pll1_data,
+	.flags = CLK_PLL,
+};
+
+static struct clk pll1_sysclk1 = {
+	.name = "pll1_sysclk1",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV1,
+};
+
+static struct clk pll1_sysclk2 = {
+	.name = "pll1_sysclk2",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV2,
+};
+
+static struct clk pll1_sysclk3 = {
+	.name = "pll1_sysclk3",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV3,
+};
+
+static struct clk pll1_sysclk4 = {
+	.name = "pll1_sysclk4",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV4,
+};
+
+static struct clk pll1_sysclk5 = {
+	.name = "pll1_sysclk5",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV3,
+};
+
+static struct clk pll1_sysclk6 = {
+	.name = "pll1_sysclk6",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV1,
+};
+
+static struct clk pll1_sysclk7 = {
+	.name = "pll1_sysclk7",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL,
+	.div_reg = PLLDIV7,
+};
+
+static struct clk pll1_sysclkbp = {
+	.name = "pll1_sysclkbp",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL | PRE_PLL,
+	.div_reg = BPDIV,
+};
+
+static struct clk pll1_aux_clk = {
+	.name = "pll1_aux_clk",
+	.parent = &pll1_clk,
+	.flags = CLK_PLL | PRE_PLL,
+};
+
+static struct clk arm_clk = {
+	.name = "arm",
+	.parent = &pll1_sysclk6,
+	.lpsc = OMAPL1X7_LPSC_ARM,
+	.flags = ALWAYS_ENABLED,
+};
+
+static struct clk uart0_clk = {
+	.name = "uart0",
+	.parent = &pll1_sysclk2,
+	.lpsc = OMAPL1X7_LPSC_UART0,
+};
+
+static struct clk uart1_clk = {
+	.name = "uart1",
+	.parent = &pll1_sysclk2,
+	.lpsc = OMAPL1X7_LPSC_UART1,
+};
+
+static struct clk uart2_clk = {
+	.name = "uart2",
+	.parent = &pll1_sysclk2,
+	.lpsc = OMAPL1X7_LPSC_UART2,
+};
+
+static struct clk timer0_clk = {
+	.name = "timer0",
+	.parent = &aux_clkin,
+};
+
+static struct clk wdt_clk = {
+	.name = "watchdog",
+	.parent = &aux_clkin,
+};
+
+static struct clk *omapl1x7_clks[] __initdata = {
+	&ref_clk,
+	&aux_clkin,
+	&pll1_clk,
+	&pll1_sysclk1,
+	&pll1_sysclk2,
+	&pll1_sysclk3,
+	&pll1_sysclk4,
+	&pll1_sysclk5,
+	&pll1_sysclk6,
+	&pll1_sysclk7,
+	&pll1_sysclkbp,
+	&pll1_aux_clk,
+	&arm_clk,
+	&uart0_clk,
+	&uart1_clk,
+	&uart2_clk,
+	&timer0_clk,
+	&wdt_clk,
+	NULL,
+};
+
+void __init omapl1x7_init(void)
+{
+	davinci_clk_init(omapl1x7_clks);
+}
Index: primus-kernel/arch/arm/mach-davinci/clock.h
===================================================================
--- primus-kernel.orig/arch/arm/mach-davinci/clock.h
+++ primus-kernel/arch/arm/mach-davinci/clock.h
@@ -17,6 +17,8 @@
 #define DAVINCI_PLL2_BASE 0x01c40c00
 #define MAX_PLL 2
 
+#define OMAPL1X7_PLL_CNTRL0_BASE 0x01C11000
+
 /* PLL/Reset register offsets */
 #define PLLCTL          0x100
 #define PLLCTL_PLLEN    BIT(0)
@@ -41,6 +43,7 @@
 #define PLLDIV4         0x160
 #define PLLDIV5         0x164
 #define PLLDIV6         0x168
+#define PLLDIV7         0x16c
 #define PLLDIV8         0x170
 #define PLLDIV9         0x174
 #define PLLDIV_EN       BIT(15)
@@ -64,6 +67,7 @@ struct clk {
 	u8			usecount;
 	u8			flags;
 	u8			lpsc;
+	u8			domain;
 	struct clk              *parent;
 	struct pll_data         *pll_data;
 	u32                     div_reg;
