MO spart_fifo NULL ipcore_dir/spart_fifo.v vlg4D/spart__fifo.bin 1481664350
MO mmu_hier NULL ../MMU/verilog/mmu_hier.v vlg1A/mmu__hier.bin 1481664350
MO inst_mem NULL ipcore_dir/inst_mem.v vlg44/inst__mem.bin 1481664350
MO transmit_control NULL ../intrf/spart/verilog/transmit_control.v vlg2A/transmit__control.bin 1481664350
MO SPU NULL ../SPU/verilog/SPU.v vlg00/_s_p_u.bin 1481664350
MO spart_tx NULL ../intrf/spart/verilog/spart_tx.v vlg35/spart__tx.bin 1481664350
MO test_spu_top NULL test_spu_top.v vlg19/test__spu__top.bin 1481664350
MO MSBZeroPriorityEnc NULL ../SPU/verilog/MSBZeroPriorityEnc.v vlg2A/_m_s_b_zero_priority_enc.bin 1481664350
MO SPUCore NULL ../SPU/verilog/SPUCore.v vlg2D/_s_p_u_core.bin 1481664350
MO data_mem NULL ipcore_dir/data_mem.v vlg40/data__mem.bin 1481664350
MO spart_tx_fifo NULL ../intrf/spart/verilog/spart_tx_fifo.v vlg64/spart__tx__fifo.bin 1481664350
MO UpCounter NULL ../SPU/verilog/UpCounter.v vlg55/_up_counter.bin 1481664350
MO baud_rate_generator NULL ../intrf/spart/verilog/baud_rate_generator.v vlg0D/baud__rate__generator.bin 1481664350
MO clk_counter NULL ../top_level/String_Theory/clk_counter.v vlg35/clk__counter.bin 1481664350
MO Comparator NULL ../SPU/verilog/Comparator.v vlg4C/_comparator.bin 1481664350
MO PriorityEnc NULL ../SPU/verilog/PriorityEnc.v vlg64/_priority_enc.bin 1481664350
MO bit_counter NULL ../intrf/spart/verilog/bit_counter.v vlg76/bit__counter.bin 1481664350
MO ZeroCounter NULL ../SPU/verilog/ZeroCounter.v vlg08/_zero_counter.bin 1481664350
MO shift_register NULL ../intrf/spart/verilog/shift_register.v vlg1E/shift__register.bin 1481664350
MO ZeroPriorityEnc NULL ../SPU/verilog/ZeroPriorityEnc.v vlg7C/_zero_priority_enc.bin 1481664350
MO pll NULL pll.v vlg78/pll.bin 1481664350
MO led_controller NULL ../intrf/leds/led_controller.v vlg60/led__controller.bin 1481664350
