INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Array_Input
WARNING: [VRFC 10-3248] data object 'B_sum' is already declared [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:40]
WARNING: [VRFC 10-9364] second declaration of 'B_sum' is ignored [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/LetNet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LetNet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/SA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/im2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/layerX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layerX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sim_1/new/tb_LetNet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LetNet
