# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:39:49 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13069) ./cpu.sv(2): near "emmaxw03": syntax error, unexpected IDENTIFIER.
# ** Error: ./cpu.sv(1): (vlog-13205) Syntax error found in the scope following 'emmax03'. Is there a missing '::'?
# ** Error: (vlog-13069) ./cpu.sv(14): near "module": syntax error, unexpected module.
# ** Error: ./cpu.sv(3): (vlog-13205) Syntax error found in the scope following 'Online'. Is there a missing '::'?
# End time: 09:39:49 on May 09,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:52 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# ** Error: (vlog-13069) ./cpu.sv(146): near ".": syntax error, unexpected '.'.
# ** Error: ./cpu.sv(146): (vlog-13205) Syntax error found in the scope following 'message'. Is there a missing '::'?
# End time: 09:42:52 on May 09,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:43:10 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 09:43:10 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 09:43:10 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/clk'.
# Executing ONERROR command at macro ./cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
add wave -position end  sim:/cpu_testbench/CLOCK_50
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:44:19 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 09:44:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:44:21 on May 09,2025, Elapsed time: 0:01:11
# Errors: 3, Warnings: 1155
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 09:44:21 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/clk'.
# Executing ONERROR command at macro ./cpu_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
add wave -position end  sim:/cpu_testbench/CLOCK_50
add wave -position end  sim:/cpu_testbench/reset
add wave -position end sim:/cpu_testbench/dut/pc/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
add wave -position end sim:/cpu_testbench/dut/registerFile/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:08 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 09:47:09 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 09:47:10 on May 09,2025, Elapsed time: 0:02:49
# Errors: 3, Warnings: 1155
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 09:47:10 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/c/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[0]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[1]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[2]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[3]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[4]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[5]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[6]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[7]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[8]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[9]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[10]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[11]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[12]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[13]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[14]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[15]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[16]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[17]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[18]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[19]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[20]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[21]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[22]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[23]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[24]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[25]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[26]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[27]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[28]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[29]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[30]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[31]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[32]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[33]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[34]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[35]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[36]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[37]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[38]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[39]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[40]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[41]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[42]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[43]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[44]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[45]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[46]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[47]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[48]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[49]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[50]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[51]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[52]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[53]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[54]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[55]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[56]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[57]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[58]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[59]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[60]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[61]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[62]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux16_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux16_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/b/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux16_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux32_1.sv(13): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux32_1.sv(13): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/registerFile/d/eachMux[63]/a/c File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux32_1.sv(13): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:37 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 09:53:38 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 09:53:39 on May 09,2025, Elapsed time: 0:06:29
# Errors: 0, Warnings: 1155
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 09:53:40 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
add wave -position end  sim:/cpu_testbench/dut/arithmetic/result
add wave -position end  sim:/cpu_testbench/dut/arithmetic/negative
add wave -position end  sim:/cpu_testbench/dut/arithmetic/zero
add wave -position end  sim:/cpu_testbench/dut/arithmetic/overflow
add wave -position end  sim:/cpu_testbench/dut/arithmetic/carry_out
add wave -position end  sim:/cpu_testbench/dut/arithmetic/A
add wave -position end  sim:/cpu_testbench/dut/arithmetic/B
add wave -position end  sim:/cpu_testbench/dut/arithmetic/cntrl
add wave -position end  sim:/cpu_testbench/dut/arithmetic/adderOut
add wave -position end  sim:/cpu_testbench/dut/arithmetic/bitwiseOr
add wave -position end  sim:/cpu_testbench/dut/arithmetic/bitwiseAnd
add wave -position end  sim:/cpu_testbench/dut/arithmetic/bitwiseXor
add wave -position end  sim:/cpu_testbench/dut/arithmetic/muxIn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:57:08 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 09:57:09 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 09:57:10 on May 09,2025, Elapsed time: 0:03:30
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 09:57:10 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
add wave -position end  sim:/cpu_testbench/dut/pcToReg/in
add wave -position end  sim:/cpu_testbench/dut/pcToReg/sel
add wave -position end  sim:/cpu_testbench/dut/pcToReg/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:07 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:01:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:01:08 on May 09,2025, Elapsed time: 0:03:58
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:01:08 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
add wave -position end  sim:/cpu_testbench/dut/memory_alu_mux/in
add wave -position end  sim:/cpu_testbench/dut/memory_alu_mux/sel
add wave -position end  sim:/cpu_testbench/dut/memory_alu_mux/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:54 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:04:54 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:04:56 on May 09,2025, Elapsed time: 0:03:48
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:04:56 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3015) ./cpu.sv(115): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13580 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(142)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 142
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:28 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:11:28 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:11:37 on May 09,2025, Elapsed time: 0:06:41
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:11:37 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3015) ./cpu.sv(66): [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./mux64x2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/aluSrc File: ./mux64x2_1.sv
# ** Warning: (vsim-3015) ./cpu.sv(68): [PCDPC] - Port size (64) does not match connection size (1) for port 'B'. The port definition is at: ./alu.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/arithmetic File: ./alu.sv
# ** Warning: (vsim-3015) ./cpu.sv(119): [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/DataMemory File: ./datamem.sv
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(146)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 146
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:56 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:13:56 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:13:59 on May 09,2025, Elapsed time: 0:02:22
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:13:59 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(151)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 151
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:08 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:16:08 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:16:09 on May 09,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:16:09 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(151)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 151
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:51 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:22:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:22:53 on May 09,2025, Elapsed time: 0:06:44
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:22:53 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(151)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 151
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:12 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:27:12 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:27:14 on May 09,2025, Elapsed time: 0:04:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:27:14 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(151)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 151
add wave -position end sim:/cpu_testbench/dut/branch1/*
add wave -position end sim:/cpu_testbench/dut/branch2/*
add wave -position end sim:/cpu_testbench/dut/branch2/*
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:57 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:42:58 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 10:43:03 on May 09,2025, Elapsed time: 0:15:49
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:43:03 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: (vsim-3839) ./cpu.sv(90): Variable '/cpu_testbench/dut/uncondBranch', driven via a port connection, is multiply driven. See ./cpu.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 125 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:45:06 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:45:07 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 10:45:11 on May 09,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:45:11 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 1025 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:13 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:46:13 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:46:17 on May 09,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:46:17 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 1025 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:14 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:47:14 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:47:17 on May 09,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:47:17 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:43 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:48:44 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 10:48:46 on May 09,2025, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:48:46 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:57 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:49:57 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:49:59 on May 09,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:49:59 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:18 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# ** Error: ./instructmem.sv(43): (vlog-2163) Macro `BENCHMARK is undefined.
# ** Error: ./instructmem.sv(44): (vlog-2163) Macro `BENCHMARK is undefined.
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# End time: 10:55:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:49 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 10:56:50 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 10:56:51 on May 09,2025, Elapsed time: 0:06:52
# Errors: 5, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 10:56:51 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:16 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:05:17 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 11:05:18 on May 09,2025, Elapsed time: 0:08:27
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:05:18 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:15 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:06:16 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 11:06:18 on May 09,2025, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:06:18 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
add wave -position 24  sim:/cpu_testbench/dut/aluSource/in
add wave -position 25  sim:/cpu_testbench/dut/aluSource/sel
add wave -position 26  sim:/cpu_testbench/dut/aluSource/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:15 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:11:16 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 11:11:17 on May 09,2025, Elapsed time: 0:04:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:11:17 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:27 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:12:27 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:12:29 on May 09,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:12:29 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:10 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:13:10 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:13:12 on May 09,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:13:12 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:11 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:14:12 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 11:14:14 on May 09,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:14:14 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 525 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:15 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:15:15 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:15:17 on May 09,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 11:15:17 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(152)
#    Time: 1025 us  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 152
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# ** Error: ./instructmem.sv(47): (vlog-2163) Macro `BENCHMARK is undefined.
# ** Error: ./instructmem.sv(48): (vlog-2163) Macro `BENCHMARK is undefined.
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# End time: 18:10:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:02 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:12:02 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:12:08 on May 09,2025, Elapsed time: 6:56:51
# Errors: 5, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:12:08 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 20025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:04 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:13:04 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:13:07 on May 09,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:13:07 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 2025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:58 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:13:58 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:14:00 on May 09,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:14:00 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 2025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:18 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:14:19 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 18:14:20 on May 09,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:14:20 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 2025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem[8]
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem[16]
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem[24]
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem[32]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
add wave -position end  sim:/cpu_testbench/dut/DataMemory/mem
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:44:00 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:44:00 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:44:02 on May 09,2025, Elapsed time: 0:29:42
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:44:02 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 2025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
add wave -position 54  sim:/cpu_testbench/dut/DataMemory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:28 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:47:28 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:47:30 on May 09,2025, Elapsed time: 0:03:28
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:47:30 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 2025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[40]
add wave -position 21  sim:/cpu_testbench/dut/DataMemory/mem[48]
add wave -position 21  sim:/cpu_testbench/dut/DataMemory/mem[48]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[48]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[47]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[56]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[64]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[72]
add wave -position 25  sim:/cpu_testbench/dut/DataMemory/mem[80]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[80]
add wave -position 14  sim:/cpu_testbench/dut/DataMemory/mem[88]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:31 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:51:31 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:51:36 on May 09,2025, Elapsed time: 0:04:06
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:51:36 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 5025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:04 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:54:04 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:54:15 on May 09,2025, Elapsed time: 0:02:39
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:54:15 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 20025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:34 on May 09,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./cpu.sv ./datamem.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flag_reg.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./instructmem.sv ./lab1.sv ./lab2.sv ./math.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux5x2_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# ** Warning: ./control.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module flag_reg
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux5x2_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	cpu_testbench
# 	datamem_testbench
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	instructmem_testbench
# 	lab1
# 	lab2
# 	shifter_testbench
# 	mult_testbench
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 18:58:34 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:58:36 on May 09,2025, Elapsed time: 0:04:21
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 18:58:36 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.register
# Loading work.instructmem
# Loading work.mux5x2_1
# Loading work.mux64x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder1_2
# Loading work.decoder4_16
# Loading work.decoder3_8
# Loading work.decoder2_4
# Loading work.mux64
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.flag_reg
# Loading work.register_bit
# Loading work.mux2_1_reg
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.control
# Loading work.mux64x4_1
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# Loading work.full_adder
# Loading work.half_adder
# ** Warning: Design size of 13581 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./cpu.sv(155)
#    Time: 20025 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 155
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/cpu_wave.do}
# End time: 19:14:16 on May 09,2025, Elapsed time: 0:15:40
# Errors: 0, Warnings: 1
