// Seed: 1122187578
module module_0 (
    output wire id_0,
    output supply0 id_1
);
  assign id_1 = 1'b0;
  wire id_3;
  wire id_4;
  assign module_1.type_17 = 0;
  wire id_5;
  wire id_6;
  always
    if (1);
    else;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input logic id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri id_6,
    output uwire id_7,
    output supply1 id_8
    , id_11,
    output tri1 id_9
);
  and primCall (id_5, id_13, id_2, id_3, id_15, id_0, id_14, id_12, id_16, id_4);
  logic id_12, id_13, id_14;
  wire id_15;
  wire id_16;
  always @(id_2 or posedge id_14) id_12 = 1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  always @(id_14) begin : LABEL_0
    id_13 <= 1;
  end
endmodule
