<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1376' type='void llvm::TargetInstrInfo::insertNoop(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1375'>/// Insert a noop into the instruction stream at the specified point.</doc>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='683' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList12EmitScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='900' u='c' c='_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='67' ll='70' type='void llvm::TargetInstrInfo::insertNoop(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='78' u='c' c='_ZNK4llvm15TargetInstrInfo11insertNoopsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='65'>/// insertNoop - Insert a noop into the instruction stream at the specified
/// point.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1549' c='_ZNK4llvm11SIInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1562' c='_ZNK4llvm16HexagonInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='59' c='_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1239' c='_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
