---
title: Publications
layout: page
permalink: /publications/
actions:
 - label: "dblp"
   icon: arrow-right
   url: "https://dblp.uni-trier.de/pers/hd/m/Meyer:Brett_H="
 - label: "Google Scholar"
   icon: googlescholar
   url: "https://scholar.google.ca/citations?user=UyAeYDwAAAAJ&hl=en"
---

<link rel="stylesheet" href="../cv.css">

<a name="recent">
## Selected Recent Publications

<div id="ref-orzechowski-eai23-evcdf" class="csl-entry" role="listitem">
<div class="csl-left-margin">A. Orzechowski, L. Lugosch, H. Shu, R.
Yang, W. Li, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<a
href="https://doi.org/10.1016/j.egyai.2023.100267">A data-driven
framework for medium-term electric vehicle charging demand
forecasting</a>,”</span> <em>Energy and AI</em>, vol. 14, pp. 1–11,
2023.</div>
</div>
<div id="ref-therrien-tinyML23-sss3d" class="csl-entry" role="listitem">
<div class="csl-left-margin">O. Therrien, M. Amein, Z. Xiong, W. J.
Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>SSS3D</span>: Fast neural
architecture search for efficient three-dimensional semantic
segmentation,”</span> in <em>2023 tinyML research symposium</em>, 2023,
pp. 1–6.</div>
</div>
<div id="ref-mehta-tcps23-dtds" class="csl-entry" role="listitem">
<div class="csl-left-margin">J. Mehta, G. Richard, L. Lugosch, D. Yu,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1145/3566132">DT-DS: CAN intrusion detection
with decision tree ensembles</a>,”</span> <em>ACM Trans. Cyber-Phys.
Syst.</em>, vol. 7, no. 1, pp. 1–27, Mar. 2023.</div>
</div>
<div id="ref-chang-jsps22-pipebert" class="csl-entry" role="listitem">
<div class="csl-left-margin">H.-Y. Chang, S. H. Mozafari, C. Chen, J. J.
Clark, B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“<a
href="https://doi.org/10.1007/s11265-022-01814-y"><span>PipeBERT</span>:
High-throughput <span>BERT</span> inference for <span>ARM
Big.LITTLE</span> multi-core processors</a>,”</span> <em>Journal of
Signal Processing Systems</em>, Oct. 2022.</div>
</div>
<div id="ref-bur-tecs21-wcet" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">M. Búr, K. Marussy, B. H. Meyer, and D.
Varró, </div><div class="csl-right-inline"><span>“Worst-case execution
time calculation for query-based monitors by witness generation,”</span>
<em>ACM Trans. Embed. Comput. Syst.</em>, vol. 20, no. 6, Oct.
2021.</div>
</div>
<div id="ref-gross-ojcas21-edge" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">W. J. Gross, B. H. Meyer, and A. Ardakani,
</div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1109/OJCAS.2020.3047418">Hardware-aware design
for edge intelligence</a>,”</span> <em>IEEE Open Journal of Circuits and
Systems</em>, pp. 1–14, 2020.</div>
</div>

<a name="full">
## Full Bibliography

<a href="#journals">Journals</a><br>
<a href="#conferences">Conferences</a><br>
<a href="#posters">Posters and Symposia</a><br>
<a href="#books">Book Chapters</a><br>

<!-- generated with pandoc 3.0.1 and lightly edited

pandoc -s --bibliography bhm-tenure.bib --citeproc --csl ieee.csl bhm-cv.md -t html -o bhm-cv.html

-->

<a name="journals">
### Journal Articles

<div id="ref-orzechowski-eai23-evcdf" class="csl-entry" role="listitem">
<div class="csl-left-margin">A. Orzechowski, L. Lugosch, H. Shu, R.
Yang, W. Li, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<a
href="https://doi.org/10.1016/j.egyai.2023.100267">A data-driven
framework for medium-term electric vehicle charging demand
forecasting</a>,”</span> <em>Energy and AI</em>, vol. 14, pp. 1–11,
2023.</div>
</div>
<div id="ref-mehta-tcps23-dtds" class="csl-entry" role="listitem">
<div class="csl-left-margin">J. Mehta, G. Richard, L. Lugosch, D. Yu,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1145/3566132">DT-DS: CAN intrusion detection
with decision tree ensembles</a>,”</span> <em>ACM Trans. Cyber-Phys.
Syst.</em>, vol. 7, no. 1, pp. 1–27, Mar. 2023.</div>
</div>
<div id="ref-chang-jsps22-pipebert" class="csl-entry" role="listitem">
<div class="csl-left-margin">H.-Y. Chang, S. H. Mozafari, C. Chen, J. J.
Clark, B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“<a
href="https://doi.org/10.1007/s11265-022-01814-y"><span>PipeBERT</span>:
High-throughput <span>BERT</span> inference for <span>ARM
Big.LITTLE</span> multi-core processors</a>,”</span> <em>Journal of
Signal Processing Systems</em>, Oct. 2022.</div>
</div>
<div id="ref-mozafari-ojcas21-hartley" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. H. Mozafari, J. J. Clark, W. J. Gross,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“Implementing
convolutional neural networks using hartley stochastic computing with
adaptive rate feature map compression,”</span> <em>IEEE Open Journal of
Circuits and Systems</em>, vol. 2, pp. 805–819, 2021.</div>
</div>
<div id="ref-bur-tecs21-wcet" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">M. Búr, K. Marussy, B. H. Meyer, and D.
Varró, </div><div class="csl-right-inline"><span>“Worst-case execution
time calculation for query-based monitors by witness generation,”</span>
<em>ACM Trans. Embed. Comput. Syst.</em>, vol. 20, no. 6, Oct.
2021.</div>
</div>
<div id="ref-gross-ojcas21-edge" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">W. J. Gross, B. H. Meyer, and A. Ardakani,
</div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1109/OJCAS.2020.3047418">Hardware-aware design
for edge intelligence</a>,”</span> <em>IEEE Open Journal of Circuits and
Systems</em>, pp. 1–14, 2020.</div>
</div>
<div id="ref-onizawa-tcasi20-invertible" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">N. Onizawa, S. C. Smithson, B. H. Meyer, W.
J. Gross, and T. Hanyu, </div><div
class="csl-right-inline"><span>“In-hardware training chip based on
<span>CMOS</span> invertible logic for machine learning,”</span>
<em>IEEE Transactions on Circuits and Systems I: Regular Papers</em>,
vol. 67, no. 1, pp. 1–10, 2020.</div>
</div>
<div id="ref-al-bayati-tecs19-consistency" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">Z. Al-bayati, Y. Sun, H. Zeng, M. D.
Natale, Q. Zhu, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Partitioning and selection of data
consistency mechanisms for multicore real-time systems,”</span> <em>ACM
Trans. Embed. Comput. Syst.</em>, vol. 18, no. 4, pp. 35:1–35:28, Jun.
2019.</div>
</div>
<div id="ref-mozafari-integration19-ppw" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. H. Mozafari and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Characterizing the effectiveness of hot
sparing on cost and performance-per-watt in application specific
<span>SIMT</span>,”</span> <em>Integration, the VLSI Journal</em>, vol.
69, pp. 198–209, 2019.</div>
</div>
<div id="ref-smithson-tcasi19-invertible" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. C. Smithson, N. Onizawa, B. H. Meyer, W.
J. Gross, and T. Hanyu, </div><div
class="csl-right-inline"><span>“Efficient <span>CMOS</span> invertible
logic using stochastic computing,”</span> <em>IEEE Transactions on
Circuits and Systems I: Regular Papers</em>, vol. 66, no. 6, pp.
2263–2274, 2019.</div>
</div>
<div id="ref-caplan-tc18-ftmcs" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">J. Caplan, Z. Al-bayati, H. Zeng, and B. H.
Meyer, </div><div class="csl-right-inline"><span>“Mapping and scheduling
mixed-criticality systems with on-demand redundancy,”</span> <em>IEEE
Transactions on Computers</em>, vol. 64, no. 7, pp. 582–588, Apr.
2018.</div>
</div>
<div id="ref-mozafari-tetc18-hot" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. H. Mozafari and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Efficient performance evaluation of
multi-core <span>SIMT</span> processors with hot redundancy,”</span>
<em>IEEE Transactions on Emerging Topics in Computing (TETC)</em>, vol.
6, no. 4, pp. 498–510, 2018.</div>
</div>
<div id="ref-mera-tecs17-ef" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">M. I. Mera, J. Caplan, S. H. Mozafari, B.
H. Meyer, and P. Milder, </div><div
class="csl-right-inline"><span>“Area, throughput, and power trade-offs
for <span>FPGA</span>- and <span>ASIC</span>-based execution stream
compression,”</span> <em>ACM Trans. Embed. Comput. Syst.</em>, vol. 16,
no. 4, pp. 96:1–96:20, May 2017.</div>
</div>
<div id="ref-zhang-tvlsi16-em" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">R. Zhang, B. H. Meyer, K. Wang, M. R. Stan,
and K. Skadron, </div><div class="csl-right-inline"><span>“Tolerating
the consequences of multiple <span>EM</span>-induced <span>C4</span>
bump failures,”</span> <em>IEEE Transactions on Very Large Scale
Integration (VLSI) Systems</em>, vol. 24, no. 6, pp. 2335–2344,
2016.</div>
</div>
<div id="ref-stamoulis-alog16-bti" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">D. Stamoulis, K. Tsoumanis, D. Rodopoulos,
B. H. Meyer, K. Pekmestzi, D. Soudris, and Z. Zilic, </div><div
class="csl-right-inline"><span>“Efficient variability analysis of
arithmetic units using linear regression techniques,”</span> <em>Analog
Integrated Circuits and Signal Processing</em>, vol. 87, no. 2, pp.
249–261, 2016.</div>
</div>
<div id="ref-lari-jsa15-cgra" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">V. Lari, J. Teich, A. Tanase, M. Witterauf,
F. Khosravi, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Techniques for on-demand structural
redundancy for massively parallel processor arrays,”</span> <em>Journal
of Systems Architecture</em>, vol. 61, no. 10, pp. 615–627, 2015.</div>
</div>
<div id="ref-meyer-todaes14-cqsa" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer, A. S. Hartman, and D. E.
Thomas, </div><div class="csl-right-inline"><span>“Cost-effective
lifetime and yield optimization for <span>NoC</span>-based
<span>MPSoCs</span>,”</span> <em>ACM Trans. Des. Autom. Electron.
Syst.</em>, vol. 19, no. 2, pp. 12:1–12:33, Mar. 2014.</div>
</div>
<div id="ref-szafaryn-ieeemicro13-mbu" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">L. G. Szafaryn, B. H. Meyer, and K.
Skadron, </div><div class="csl-right-inline"><span>“Evaluating overheads
of multibit soft-error protection in the processor core,”</span>
<em>IEEE Micro</em>, vol. 33, no. 4, pp. 56–65, Jul. 2013.</div>
</div>
<div id="ref-sankaranarayanan-integration13-stf" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">K. Sankaranarayanan, B. H. Meyer, W. Huang,
R. Ribando, H. Haj-Hariri, M. R. Stan, and K. Skadron, </div><div
class="csl-right-inline"><span>“Architectural implications of spatial
thermal filtering,”</span> <em>Integr. VLSI J.</em>, vol. 46, no. 1, pp.
44–56, Jan. 2013.</div>
</div>
<div id="ref-sankaranarayanan-suscom11-stf" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">K. Sankaranarayanan, B. H. Meyer, M. R.
Stan, and K. Skadron, </div><div class="csl-right-inline"><span>“Thermal
benefit of multi-core floorplanning: A limits study,”</span>
<em>Sustainable Computing: Informatics and Systems</em>, vol. 1, no. 4,
pp. 286–293, 2011.</div>
</div>
<div id="ref-meyer-daem09-ss" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer and D. E. Thomas, </div><div
class="csl-right-inline"><span>“Rethinking the synthesis of buses, data
mapping, and memory allocation for <span>MPSoC</span>,”</span>
<em>Design Automation for Embedded Systems</em>, vol. 13, no. 1, pp.
73–88, 2009.</div>
</div>
<div id="ref-paul-ijpp07-amdahl" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">J. M. Paul and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Amdahl’s law revisited for single chip
systems,”</span> <em>International Journal of Parallel Programming</em>,
vol. 35, no. 2, pp. 101–123, 2007.</div>
</div>
<div id="ref-meyer-tcomp05-schm" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer, J. J. Pieper, J. M. Paul, J.
E. Nelson, S. M. Pieper, and A. G. Rowe, </div><div
class="csl-right-inline"><span>“Power-performance simulation and design
strategies for single-chip heterogeneous multiprocessors,”</span>
<em>IEEE Transactions on Computers</em>, vol. 54, no. 6, pp. 684–697,
Jun. 2005.</div>
</div>

<a name="conferences">
### Conference Proceedings

<div id="ref-mozafari-asap23-squeeze" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. H. Mozafari, J. J. Clark, W. J. Gross,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“Efficient 1D
grouped convolution for PyTorch, a case study: Fast on-device
fine-tuning for SqueezeBERT,”</span> in <em>2023 IEEE international
conference on application-specific systems, architectures, and
processors (ASAP)</em>, 2023, pp. 1–8.</div>
</div>
<div id="ref-shen-crv23-adaptation" class="csl-entry" role="listitem">
<div class="csl-left-margin">L. Shen, I. Amara, R. Li, B. H. Meyer, W.
J. Gross, and J. J. Clark, </div><div
class="csl-right-inline"><span>“Fast fine-tuning using curriculum domain
adaptation,”</span> in <em>20th IEEE conference on robots and
vision</em>, 2023, pp. 1–12.</div>
</div>
<div id="ref-chang-glsvlsi23-naspipebert" class="csl-entry"
role="listitem">
<div class="csl-left-margin">H.-Y. Chang, S. H. Mozafari, J. J. Clark,
B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“High-throughput edge inference for BERT
models via neural architecture search and pipeline.”</span> pp. 1–6,
2023.</div>
</div>
<div id="ref-mozafari-iscas23-fdcnn" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. H. Mozafari, J. J. Clark, W. J. Gross,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“Training
acceleration of frequency domain CNNs using activation
compression,”</span> in <em>2023 IEEE internaional symposium on circuit
and systems (ISCAS)</em>, 2023, pp. 1–5.</div>
</div>
<div id="ref-xiong-tinyML23-fmas" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Xiong, M. Amein, O. Therrien, W. J.
Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>FMAS</span>: Fast multi-objective
SuperNet architecture search for semantic segmentation,”</span> in
<em>2023 tinyML research symposium</em>, 2023, pp. 1–6.</div>
</div>
<div id="ref-therrien-tinyML23-sss3d" class="csl-entry" role="listitem">
<div class="csl-left-margin">O. Therrien, M. Amein, Z. Xiong, W. J.
Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>SSS3D</span>: Fast neural
architecture search for efficient three-dimensional semantic
segmentation,”</span> in <em>2023 tinyML research symposium</em>, 2023,
pp. 1–6.</div>
</div>
<div id="ref-le-sustainlp22-quant" class="csl-entry" role="listitem">
<div class="csl-left-margin">C. Le, A. Ardakani, A. Ardakani, H. Zhang,
Y. Chen, J. J. Clark, B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“<a
href="https://aclanthology.org/2022.sustainlp-1.2">Efficient two-stage
progressive quantization of <span>BERT</span></a>,”</span> in
<em>Proceedings of the third workshop on simple and efficient natural
language processing (SustaiNLP)</em>, 2022, pp. 1–9.</div>
</div>
<div id="ref-abdelgawad-sips22-bertperf" class="csl-entry"
role="listitem">
<div class="csl-left-margin">M. Abdelgawad, S. H. Mozafari, J. J. Clark,
B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“<span>BERTPerf</span>: Inference latency
predictor for <span>BERT</span> on <span class="nocase">ARM
big.LITTLE</span> multi-core processors,”</span> in <em>2022 IEEE
workshop on signal processing systems (SiPS)</em>, 2022, pp. 1–6.</div>
</div>
<div id="ref-amein-cases22wip-supernas" class="csl-entry"
role="listitem">
<div class="csl-left-margin">M. Amein, Z. Xiong, O. Therrien, B. H.
Meyer, and W. J. Gross, </div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1109/CASES55004.2022.00024">Work-in-progress:
SuperNAS: Fast multi-objective SuperNet architecture search for semantic
segmentation</a>,”</span> in <em>2022 ACM/IEEE international conference
on compilers, architecture, and synthesis for embedded systems
(CASES)</em>, 2022, pp. 35–36.</div>
</div>
<div id="ref-firouzian-codes+isss22wip-prediction" class="csl-entry"
role="listitem">
<div class="csl-left-margin">N. Firouzian, S. H. Mozafari, J. J. Clark,
W. J. Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<a
href="https://doi.org/10.1109/CODES-ISSS55005.2022.00014">Work-in-progress:
Utilizing latency and accuracy predictors for efficient hardware-aware
<span>NAS</span></a>,”</span> in <em>2022 ACM/IEEE international
conference on hardware/software codesign and system synthesis
(CODES+ISSS)</em>, 2022, pp. 15–16.</div>
</div>
<div id="ref-amara-icpr22-ces-kd" class="csl-entry" role="listitem">
<div class="csl-left-margin">I. Amara, M. Ziaeefard, B. H. Meyer, W. J.
Gross, and and James J. Clark, </div><div
class="csl-right-inline"><span>“<span>CES-KD</span>: Curriculum-based
expert selection for guided knowledge distillation,”</span> in <em>2022
IEEE international conference on pattern recognition (ICPR)</em>, 2022,
pp. 1–7.</div>
</div>
<div id="ref-kornelsen-asap22-mapping" class="csl-entry"
role="listitem">
<div class="csl-left-margin">M. Kornelsen, S. H. Mozafari, J. J. Clark,
B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Fast heterogeneous task mapping for
reducing edge <span>DNN</span> latency,”</span> in <em>2022 IEEE
international conference on application-specific systems, architectures,
and processors (ASAP)</em>, 2022, pp. 1–8.</div>
</div>
<div id="ref-shen-cvprw22-caddnet" class="csl-entry" role="listitem">
<div class="csl-left-margin">L. Shen, M. Ziaeefard, B. H. Meyer, W. J.
Gross, and J. J. Clark, </div><div class="csl-right-inline"><span>“<a
href="https://doi.org/10.1109/CVPRW56347.2022.00316">Conjugate adder net
<span>(CAddNet)</span> - a space-efficient approximate
<span>CNN</span></a>,”</span> in <em>2022 IEEE/CVF conference on
computer vision and pattern recognition workshops (CVPRW)</em>, 2022,
pp. 2792–2796.</div>
</div>
<div id="ref-vucetic-iscas22-eft" class="csl-entry" role="listitem">
<div class="csl-left-margin">D. Vucetic, M. Tayaranian, M. Ziaeefard, J.
J. Clark, B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Efficient fine-tuning of
<span>BERT</span> models on the edge,”</span> in <em>2022 IEEE
international symposium on circuit and systems (ISCAS)</em>, 2022, pp.
1838–1842.</div>
</div>
<div id="ref-mozafari-sips21-hartley" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. H. Mozafari, J. J. Clark, W. J. Gross,
and B. H. Meyer, </div><div class="csl-right-inline"><span>“Hartley
stochastic computing for convolutional neural networks,”</span> in
<em>2021 IEEE workshop on signal processing systems (SiPS)</em>, 2021,
pp. 1–6.</div>
</div>
<div id="ref-lugosch-icassp20-synth" class="csl-entry" role="listitem">
<div class="csl-left-margin">L. Lugosch, B. H. Meyer, D. Nowrouzezahrai,
and M. Ravanelli, </div><div class="csl-right-inline"><span>“Using
speech synthesis to train end-to-end spoken language understanding
models,”</span> in <em>45th international conference on acoustics,
speech, and signal processing (ICASSP)</em>, 2020, pp. 1–5.</div>
</div>
<div id="ref-yin-date20-nndnn" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Yin, W. J. Gross, and B. H. Meyer,
</div><div class="csl-right-inline"><span>“Probabilistic sequential
multi-objective optimization of convolutional neural networks,”</span>
in <em>2020 design, automation test in europe conference exhibition
(DATE)</em>, 2020, pp. 1–6.</div>
</div>
<div id="ref-yu-rsp19-arinc-825tbv2" class="csl-entry" role="listitem">
<div class="csl-left-margin">D. Yu, M. Vaquier, E. Laflamme, G.
Doucette-Poirier, J. Tremblay, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>ARINC-825TBv2</span>:
<span>A</span> hardware-in-the-loop simulation platform for aerospace
security research,”</span> in <em>Proceedings of the 30th international
workshop on rapid system prototyping, <span>RSP</span> 2019</em>, 2019,
pp. 29–35.</div>
</div>
<div id="ref-onizawa-asimolar19-invertible" class="csl-entry"
role="listitem">
<div class="csl-left-margin">N. Onizawa, K. Nishino, S. C. Smithson, B.
H. Meyer, W. Gross, H. Yamagata, H. Fujita, and T. Hanyu, </div><div
class="csl-right-inline"><span>“A design framework for invertible
logic,”</span> in <em>2019 conference record of the fifty third asilomar
conference on signals, systems and computers</em>, 2019, pp. 1–5.</div>
</div>
<div id="ref-ardakani-iclr19-btrnn" class="csl-entry" role="listitem">
<div class="csl-left-margin">A. Ardakani, Z. Ji, S. C. Smithson, B. H.
Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Learning recurrent binary/ternary
weights,”</span> in <em>2019 seventh international conference on
learning representations (ICLR)</em>, 2019, pp. 1–14.</div>
</div>
<div id="ref-nishino-icecs18-invertible" class="csl-entry"
role="listitem">
<div class="csl-left-margin">K. Nishino, S. C. Smithson, N. Onizawa, B.
H. Meyer, W. J. Gross, H. Yamagata, H. Fujita, and T. Hanyu, </div><div
class="csl-right-inline"><span>“Study of stochastic invertible
multiplier designs,”</span> in <em>2018 25th IEEE international
conference on electronics, circuits and systems (ICECS)</em>, 2018, pp.
649–650.</div>
</div>
<div id="ref-ma-date17-mab" class="csl-entry" role="listitem">
<div class="csl-left-margin">C. Ma, A. Mahajan, and B. H. Meyer,
</div><div class="csl-right-inline"><span>“Multi-armed bandits for
efficient lifetime estimation in <span>MPSoC</span> design,”</span> in
<em>2017 design, automation test in europe conference exhibition
(DATE)</em>, 2017, pp. 1–6.</div>
</div>
<div id="ref-smithson-iccad16-nndnn" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. C. Smithson, G. Yang, W. J. Gross, and
B. H. Meyer, </div><div class="csl-right-inline"><span>“Neural networks
designing neural networks: Multi-objective hyper-parameter
optimization,”</span> in <em>Computer-aided design (ICCAD), 2016
IEEE/ACM international conference on</em>, 2016, pp. 1–8.</div>
</div>
<div id="ref-dagondon-sips16-ipc" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. D. Dagondon, W. J. Gross, and B. H.
Meyer, </div><div class="csl-right-inline"><span>“Sparse-clustered
network with selective decoding for internet traffic
classification,”</span> in <em>Signal processing systems (SiPS), 2016
IEEE workshop on</em>, 2016, pp. 1–6.</div>
</div>
<div id="ref-smithson-sips16-ssstochastic" class="csl-entry"
role="listitem">
<div class="csl-left-margin">S. C. Smithson, K. Boga, A. Ardakani, B. H.
Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“<span>SS</span>-stochastic: Stochastic
computing can improve upon digital spiking neural networks,”</span> in
<em>Signal processing systems (SiPS), 2015 IEEE workshop on</em>, 2016,
pp. 1–6.</div>
</div>
<div id="ref-kassis-epeps16-mor" class="csl-entry" role="listitem">
<div class="csl-left-margin">M. T. Kassis, Y. R. Akaveeti, B. H. Meyer,
and R. Khazaka, </div><div class="csl-right-inline"><span>“Parallel
transient simulation of power delivery networks using model order
reduction,”</span> in <em>Electrical performance of electronic packaging
and systems (EPEPS), 2015 IEEE 25th conference on</em>, 2016, pp.
1–3.</div>
</div>
<div id="ref-al-bayati-dfts16-ftmcs" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Al-bayati, B. H. Meyer, and H. Zeng,
</div><div class="csl-right-inline"><span>“Fault-tolerant scheduling of
multicore mixed-criticality systems under permanent failures,”</span> in
<em>2016 IEEE international symposium on defect and fault tolerance in
VLSI and nanotechnology systems (DFTS)</em>, 2016, pp. 1–6.</div>
</div>
<div id="ref-liu-dfts16-eef" class="csl-entry" role="listitem">
<div class="csl-left-margin">M. Liu and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Bounding error detection latency in
safety critical systems with enhanced execution fingerprinting,”</span>
in <em>2016 IEEE international symposium on defect and fault tolerance
in VLSI and nanotechnology systems (DFTS)</em>, 2016, pp. 1–6.</div>
</div>
<div id="ref-al-bayati-date16-ftmcs" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Al-bayati, J. Caplan, B. H. Meyer, and
H. Zeng, </div><div class="csl-right-inline"><span>“A four-mode model
for efficient fault-tolerant mixed-criticality systems,”</span> in
<em>2016 design, automation test in europe conference exhibition
(DATE)</em>, 2016, pp. 97–102.</div>
</div>
<div id="ref-stamoulis-glsvlsi16-bti" class="csl-entry" role="listitem">
<div class="csl-left-margin">D. Stamoulis, S. Corbetta, D. Rodopoulos,
P. Weckx, P. Debacker, B. H. Meyer, B. Kaczer, P. Raghavan, D. Soudris,
F. Catthoor, and Z. Zilic, </div><div
class="csl-right-inline"><span>“Capturing true workload dependency of
<span>BTI</span>-induced degradation in <span>CPU</span>
components,”</span> in <em>Proceedings of the 26th edition of the great
lakes symposium on VLSI</em>, 2016, pp. 373–376.</div>
</div>
<div id="ref-mozafari-dfts15-hot" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. H. Mozafari and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Hot spare components for
performance-cost improvement in multi-core <span>SIMT</span>,”</span> in
<em>2015 IEEE international symposium on defect and fault tolerance in
VLSI and nanotechnology systems (DFTS)</em>, 2015, pp. 53–59.</div>
</div>
<div id="ref-nahar-dfts15-rotr" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. Nahar and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>RotR</span>: Rotational redundant
task mapping for fail-operational <span>MPSoCs</span>,”</span> in
<em>2015 IEEE international symposium on defect and fault tolerance in
VLSI and nanotechnology systems (DFTS)</em>, 2015, pp. 21–28.</div>
</div>
<div id="ref-zhang-islped15-3dvs" class="csl-entry" role="listitem">
<div class="csl-left-margin">R. Zhang, K. Mazumdar, B. H. Meyer, K.
Wang, K. Skadron, and M. R. Stan, </div><div
class="csl-right-inline"><span>“Transient voltage noise in
charge-recycled power delivery networks for many-layer
<span>3D-IC</span>,”</span> in <em>Low power electronics and design
(ISLPED), 2015 IEEE/ACM international symposium on</em>, 2015, pp.
152–158.</div>
</div>
<div id="ref-lari-ahs15-cgra" class="csl-entry" role="listitem">
<div class="csl-left-margin">V. Lari, A. Tanase, J. Teich, M. Witterauf,
F. Khosravi, F. Hannig, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“A co-design approach for fault-tolerant
loop execution on coarse-grained reconfigurable arrays,”</span> in
<em>Adaptive hardware and systems (AHS), 2015 NASA/ESA conference
on</em>, 2015, pp. 1–8.</div>
</div>
<div id="ref-zhang-dac15-3dvs" class="csl-entry" role="listitem">
<div class="csl-left-margin">R. Zhang, K. Mazumdar, B. H. Meyer, K.
Wang, K. Skadron, and M. Stan, </div><div
class="csl-right-inline"><span>“A cross-layer design exploration of
charge-recycled power-delivery in many-layer <span>3D-IC</span>,”</span>
in <em>2015 52nd ACM/EDAC/IEEE design automation conference (DAC)</em>,
2015, pp. 1–6.</div>
</div>
<div id="ref-mozafari-glsvlsi15-cold" class="csl-entry" role="listitem">
<div class="csl-left-margin">S. H. Mozafari, B. H. Meyer, and K.
Skadron, </div><div class="csl-right-inline"><span>“Yield-aware
performance-cost characterization for multi-core
<span>SIMT</span>,”</span> in <em>Proceedings of the 25th edition of the
great lakes symposium on VLSI</em>, 2015, pp. 237–240.</div>
</div>
<div id="ref-stamoulis-glsvlsi15-bti" class="csl-entry" role="listitem">
<div class="csl-left-margin">D. Stamoulis, D. Rodopoulos, B. H. Meyer,
D. Soudris, F. Catthoor, and Z. Zilic, </div><div
class="csl-right-inline"><span>“Efficient reliability analysis of
processor datapath using atomistic <span>BTI</span> variability
models,”</span> in <em>Proceedings of the 25th edition of the great
lakes symposium on VLSI</em>, 2015, pp. 57–62.</div>
</div>
<div id="ref-al-bayati-rtas15-tp" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Al-bayati, Y. Sun, H. Zeng, M. D.
Natale, Q. Zhu, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Task placement and selection of data
consistency mechanisms for real-time multicore applications,”</span> in
<em>21st IEEE real-time and embedded technology and applications
symposium</em>, 2015, pp. 172–181.</div>
</div>
<div id="ref-stamoulis-icecs14-bti" class="csl-entry" role="listitem">
<div class="csl-left-margin">D. Stamoulis, D. Rodopoulos, B. H. Meyer,
D. Soudris, and Z. Zilic, </div><div
class="csl-right-inline"><span>“Linear regression techniques for
efficient analysis of transistor variability,”</span> in
<em>Electronics, circuits and systems (ICECS), 2014 21st IEEE
international conference on</em>, 2014, pp. 267–270.</div>
</div>
<div id="ref-zhang-isca14-voltspot" class="csl-entry" role="listitem">
<div class="csl-left-margin">R. Zhang, K. Wang, B. H. Meyer, M. R. Stan,
and K. Skadron, </div><div class="csl-right-inline"><span>“Architecture
implications of pads as a scarce resource,”</span> in <em>2014 ACM/IEEE
41st international symposium on computer architecture (ISCA)</em>, 2014,
pp. 373–384.</div>
</div>
<div id="ref-wang-dac14-wp" class="csl-entry" role="listitem">
<div class="csl-left-margin">K. Wang, B. H. Meyer, R. Zhang, M. Stan,
and K. Skadron, </div><div class="csl-right-inline"><span>“Walking pads:
Managing <span>C4</span> placement for transient voltage noise
minimization,”</span> in <em>2014 51st ACM/EDAC/IEEE design automation
conference (DAC)</em>, 2014, pp. 1–6.</div>
</div>
<div id="ref-jiang-glsvlsi14-mbfica" class="csl-entry" role="listitem">
<div class="csl-left-margin">C. Jiang, M. Liu, and B. H. Meyer,
</div><div class="csl-right-inline"><span>“<span>MB-FICA</span>:
Multi-bit fault injection and coverage analysis,”</span> in
<em>Proceedings of the 24th edition of the great lakes symposium on
VLSI</em>, 2014, pp. 205–210.</div>
</div>
<div id="ref-caplan-date14-ef" class="csl-entry" role="listitem">
<div class="csl-left-margin">J. Caplan, M. I. Mera, P. Milder, and B. H.
Meyer, </div><div class="csl-right-inline"><span>“Trade-offs in
execution signature compression for reliable processor systems,”</span>
in <em>2014 design, automation test in europe conference exhibition
(DATE)</em>, 2014, pp. 1–6.</div>
</div>
<div id="ref-wang-aspdac14-wp" class="csl-entry" role="listitem">
<div class="csl-left-margin">K. Wang, B. H. Meyer, R. Zhang, K. Skadron,
and M. Stan, </div><div class="csl-right-inline"><span>“Walking pads:
Fast power-supply pad-placement optimization,”</span> in <em>2014 19th
asia and south pacific design automation conference (ASP-DAC)</em>,
2014, pp. 537–543.</div>
</div>
<div id="ref-meyer-aerotech13-ef" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer, M. Liu, J. Caplan, and G. Z.
Kostadinov, </div><div class="csl-right-inline"><span>“Rapid, tunable
error detection with execution fingerprinting,”</span> in <em>SAE 2013
AeroTech congress and exhibition</em>, 2013, pp. 1–13.</div>
</div>
<div id="ref-faust-vlsisoc12-archfp" class="csl-entry" role="listitem">
<div class="csl-left-margin">G. G. Faust, R. Zhang, K. Skadron, M. R.
Stan, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“<span>ArchFP</span>: Rapid prototyping
of pre-<span>RTL</span> floorplans,”</span> in <em>VLSI and
system-on-chip, 2012 (VLSI-SoC), IEEE/IFIP 20th international conference
on</em>, 2012, pp. 183–188.</div>
</div>
<div id="ref-meyer-cases11-odr" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer, B. H. Calhoun, J. Lach, and K.
Skadron, </div><div class="csl-right-inline"><span>“Cost-effective
safety and fault localization using distributed temporal
redundancy,”</span> in <em>Compilers, architectures and synthesis for
embedded systems (CASES), 2011 proceedings of the 14th international
conference on</em>, 2011, pp. 125–134.</div>
</div>
<div id="ref-meyer-date11-odr" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer, N. George, B. Calhoun, J.
Lach, and K. Skadron, </div><div
class="csl-right-inline"><span>“Reducing the cost of redundant execution
in safety-critical systems using relaxed dedication,”</span> in <em>2011
design, automation test in europe</em>, 2011, pp. 1–6.</div>
</div>
<div id="ref-hartman-codes+isss10-lifetime" class="csl-entry"
role="listitem">
<div class="csl-left-margin">A. S. Hartman, D. E. Thomas, and B. H.
Meyer, </div><div class="csl-right-inline"><span>“A case for
lifetime-aware task mapping in embedded chip multiprocessors,”</span> in
<em>Hardware/software codesign and system synthesis (CODES+ISSS), 2010
IEEE/ACM/IFIP international conference on</em>, 2010, pp. 145–154.</div>
</div>
<div id="ref-qi-iccd10-t2p" class="csl-entry" role="listitem">
<div class="csl-left-margin">Z. Qi, B. H. Meyer, W. Huang, R. J.
Ribando, K. Skadron, and M. R. Stan, </div><div
class="csl-right-inline"><span>“Temperature-to-power mapping,”</span> in
<em>Computer design (ICCD), 2010 IEEE international conference on</em>,
2010, pp. 384–389.</div>
</div>
<div id="ref-meyer-isqed10-cqsa" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer, A. S. Hartman, and D. E.
Thomas, </div><div class="csl-right-inline"><span>“Slack allocation for
yield improvement in <span>NoC</span>-based <span>MPSoCs</span>,”</span>
in <em>Quality electronic design (ISQED), 2010 11th international
symposium on</em>, 2010, pp. 738–746.</div>
</div>
<div id="ref-meyer-date10-cqsa" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer, A. S. Hartman, and D. E.
Thomas, </div><div class="csl-right-inline"><span>“Cost-effective slack
allocation for lifetime improvement in <span>NoC</span>-based
<span>MPSoCs</span>,”</span> in <em>2010 design, automation test in
europe conference exhibition (DATE 2010)</em>, 2010, pp.
1596–1601.</div>
</div>
<div id="ref-meyer-codes+isss07-ss" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer and D. E. Thomas, </div><div
class="csl-right-inline"><span>“Simultaneous synthesis of buses, data
mapping and memory allocation for <span>MPSoC</span>,”</span> in
<em>Hardware/software codesign and system synthesis (CODES+ISSS), 2007
5th IEEE/ACM/IFIP international conference on</em>, 2007, pp. 3–8.</div>
</div>
<div id="ref-meyer-ipdps07-ss" class="csl-entry" role="listitem">
<div class="csl-left-margin">B. H. Meyer and D. E. Thomas, </div><div
class="csl-right-inline"><span>“Rethinking automated synthesis of
<span>MPSoC</span> architectures,”</span> in <em>2007 IEEE international
parallel and distributed processing symposium</em>, 2007, pp. 1–6.</div>
</div>

<a name="posters">
### Posters and Symposia

<div id="ref-amara-eiw22-cd" class="csl-entry" role="listitem">
<div class="csl-left-margin">I. Amara, M. Ziaeefard, B. H. Meyer, W. J.
Gross, and J. J. Clark, </div><div class="csl-right-inline"><span>“On
the importance of integrating curriculum design for teacher
assistant-based knowledge distillation,”</span> in <em>2022 edge
intelligence workshop</em>, 2022.</div>
</div>
<div id="ref-ardakani-eiw22-stdevq" class="csl-entry" role="listitem">
<div class="csl-left-margin">A. Ardakani, A. Ardakani, B. H. Meyer, J.
J. Clark, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Standard deviation-based quantization
for deep neural networks,”</span> in <em>2022 edge intelligence
workshop</em>, 2022.</div>
</div>
<div id="ref-chang-eiw22-naspipebert" class="csl-entry" role="listitem">
<div class="csl-left-margin">H.-Y. Chang, S. H. Mozafari, J. J. Clark,
W. J. Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“NAS plus pipeline for high throughput
inference BERT,”</span> in <em>2022 edge intelligence workshop</em>,
2022.</div>
</div>
<div id="ref-firouzian-eiw22-latacc" class="csl-entry" role="listitem">
<div class="csl-left-margin">N. Firouzian, S. H. Mozafari, J. J. Clark,
W. J. Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Latency and accuracy predictors for
efficient BERT hardware-aware NAS,”</span> in <em>2022 edge intelligence
workshop</em>, 2022.</div>
</div>
<div id="ref-kornelsen-eiw22-armclbert" class="csl-entry"
role="listitem">
<div class="csl-left-margin">M. L. Kornelsen, S. H. Mozafari, J. J.
Clark, B. H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“ARMCL BERT: Novel quantizable BERT
implementation for ARM SoCs,”</span> in <em>2022 edge intelligence
workshop</em>, 2022.</div>
</div>
<div id="ref-li-eiw22-energy" class="csl-entry" role="listitem">
<div class="csl-left-margin">C. Li, S. H. Mozafari, J. J. Clark, W. J.
Gross, and B. H. Meyer, </div><div class="csl-right-inline"><span>“ARMCL
BERT: Novel quantizable BERT implementation for ARM SoCs,”</span> in
<em>2022 edge intelligence workshop</em>, 2022.</div>
</div>
<div id="ref-le-eiw22-dyadic" class="csl-entry" role="listitem">
<div class="csl-left-margin">C. Le, A. Ardakani, J. J. Clark, B. H.
Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Dyadic integer only BERT,”</span> in
<em>2022 edge intelligence workshop</em>, 2022.</div>
</div>
<div id="ref-shen-eiw22-adaptation" class="csl-entry" role="listitem">
<div class="csl-left-margin">L. Shen, B. H. Meyer, W. J. Gross, and J.
J. Clark, </div><div class="csl-right-inline"><span>“Retention of domain
adaptability in compressed neural networks,”</span> in <em>2022 edge
intelligence workshop</em>, 2022.</div>
</div>
<div id="ref-zhang-eiw22-naskd" class="csl-entry" role="listitem">
<div class="csl-left-margin">H. Zhang, S. H. Mozafari, J. J. Clark, B.
H. Meyer, and W. J. Gross, </div><div
class="csl-right-inline"><span>“Towards finding efficient students via
blockwise neural architecture search and knowledge distillation,”</span>
in <em>2022 edge intelligence workshop</em>, 2022.</div>
</div>
<div id="ref-smithson-halo16-nndnn" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. C. Smithson, O. S. Ahmed, G. Yang, W. J.
Gross, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Neural networks designing neural
networks: Multi-objective hyper-parameter optimization,”</span> in
<em>Workshop on hardware and algorithms for learning on-a-chip
(HALO)</em>, 2016.</div>
</div>
<div id="ref-arrabi-fccm14-fpca" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">S. Arrabi, L. Wang, D. Moore, B. Calhoun,
K. Skadron, J. Lach, and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Flexibility and circuit overheads in
reconfigurable <span>SIMD/MIMD</span> systems,”</span> in
<em>Proceedings of the 22nd IEEE international symposium on
field-programmable custom computing machines (FCCM)</em>, 2014.</div>
</div>
<div id="ref-liu-techcon13-ef" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">M. Liu, J. Caplan, G. Z. Kostadinov, and B.
H. Meyer, </div><div class="csl-right-inline"><span>“Workload effects on
execution fingerprinting for low-cost safety-critical systems,”</span>
in <em>Semiconductor research corporation TECHCON 2013</em>, 2013.</div>
</div>
<div id="ref-szafaryn-techcon12-mbu" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">L. G. Szafaryn, B. H. Meyer, and K.
Skadron, </div><div class="csl-right-inline"><span>“Evaluating soft
error protection mechanisms in the context of multi-bit errors at the
scope of a processor,”</span> in <em>Semiconductor research corporation
TECHCON 2012</em>, 2012.</div>
</div>
<div id="ref-epstein-dfmy12-simt" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">D. A. Epstein, K. Skadron, and B. H. Meyer,
</div><div class="csl-right-inline"><span>“Multi-granularity redundancy
in multi-core <span>SIMT</span>,”</span> in <em>Proceedings of the 6th
IEEE workshop on design for manufacturability and yield</em>,
2012.</div>
</div>
<div id="ref-zhang-weed12-voltspot" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">R. Zhang, B. H. Meyer, W. Huang, K.
Skadron, and M. R. Stan, </div><div class="csl-right-inline"><span>“Some
limits of power delivery in multicore era,”</span> in <em>Proceedings of
the 4th workshop on energy-efficient design (WEED)</em>, 2012.</div>
</div>
<div id="ref-epstein-dac12wip-simt" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">D. A. Epstein, K. Skadron, and B. H. Meyer,
</div><div class="csl-right-inline"><span>“<span>SIMD</span> performance
and yield optimization with multi-granularity redundancy,”</span> in
<em>Work-in-progress poster session at the 49th IEEE/ACM design
automation conference</em>, 2012.</div>
</div>
<div id="ref-guevara-techcon10-fpca" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">M. Guevar, P. Wu, M. D. Marino, J. Meng, L.
G. Szafaryn, P. Satyamoorthy, B. H. Meyer, K. Skadron, J. Lach, and B.
Calhoun, </div><div class="csl-right-inline"><span>“Exploiting
dynamically changing parallelism with a reconfigurable array of
homogeneous sub-cores,”</span> in <em>Semiconductor research corporation
TECHCON 2010</em>, 2010.</div>
</div>
<div id="ref-meyer-dacphd10-cqsa" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer, </div><div
class="csl-right-inline"><span>“Cost-effective lifetime and yield
optimization for <span>NoC</span>-based <span>MPSoCs</span>,”</span> in
<em>13th ACM/SIGDA ph.d. Forum at DAC</em>, 2010.</div>
</div>
<div id="ref-hartman-techcon09-aco" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">A. S. Hartman, B. H. Meyer, and D. E.
Thomas, </div><div class="csl-right-inline"><span>“Lifetime-aware task
mapping using ant colony optimization,”</span> in <em>Semiconductor
research corporation TECHCON 2009</em>, 2009.</div>
</div>
<div id="ref-meyer-dfmy09-cqsa" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer, A. S. Hartman, and D. E.
Thomas, </div><div class="csl-right-inline"><span>“Architecture and
automation insights for system-level lifetime and yield optimization in
<span>NoC</span>-based <span>MPSoCs</span>,”</span> in <em>Proceedings
of the 3rd IEEE workshop on design for manufacturability and yield</em>,
2009.</div>
</div>
<div id="ref-meyer-techcon08-cqsa" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer and D. E. Thomas, </div><div
class="csl-right-inline"><span>“Reliability and cost in
<span>NoC</span>-based <span>MPSoCs</span>,”</span> in
<em><span>Semiconductor Research Corporation</span> <span>TECHCON</span>
2008</em>, 2008.</div>
</div>
<div id="ref-meyer-techcon07-ss" class="csl-entry"
role="doc-biblioentry">
<div class="csl-left-margin">B. H. Meyer and D. E. Thomas, </div><div
class="csl-right-inline"><span>“Simultaneous synthesis of buses, data
mapping and memory allocation for <span>MPSoC</span>,”</span> in
<em><span>Semiconductor Research Corporation</span> <span>TECHCON</span>
2007</em>, 2007.</div>
</div>
<div id="ref-paul-wasp04-ssh" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">J. M. Paul and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Systems, speedup and
heterogeneity,”</span> in <em>Proceedings of the 3rd workshop on
application specific processors</em>, 2004.</div>
</div>

<a name="books">
### Book Chapters

<div id="ref-paul-2007-des" class="csl-entry" role="doc-biblioentry">
<div class="csl-left-margin">J. M. Paul and B. H. Meyer, </div><div
class="csl-right-inline"><span>“Power-performance modeling and design
for heterogeneous multiprocessors,”</span> in <em>Designing embedded
processors</em>, Springer, 2007, pp. 423–448.</div>
</div>
