// Seed: 637091728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_4) begin
    id_5 <= id_6 ^ id_6 * id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 == (id_3 >= id_2) or posedge 1) id_4 = #1 id_3;
  module_0(
      id_2, id_6, id_1, id_2, id_3, id_2, id_5, id_5
  );
endmodule
