# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab-3 Implementation on Basys Board.srcs/sources_1/new/1-bit-full-add.v" \
"../../../../Lab-3 Implementation on Basys Board.srcs/sources_1/new/4bitAdder.v" \
"../../../../Lab-3 Implementation on Basys Board.srcs/sim_1/new/4bitAdder_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
