;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SUB 48, -50
	SUB 12, @10
	ADD 30, 9
	ADD 30, 9
	JMZ -0, 900
	JMZ -0, 900
	SPL 0, <802
	SUB -207, <-120
	SLT <-21, 6
	JMP <18, 139
	SUB @127, 106
	SUB -207, <-120
	MOV 72, <200
	ADD @7, <20
	SPL 0, <802
	SUB #1, <13
	ADD #270, <2
	SUB -207, <-120
	SPL <-127, 100
	SUB -207, <-120
	SUB -0, 104
	SLT -10, <4
	ADD -1, -920
	JMN @12, #200
	ADD -1, -920
	SPL -8, #25
	SPL -8, #25
	SUB 22, @6
	SUB 12, @10
	JMP <18, 139
	JMP <18, 139
	ADD -10, <4
	ADD -10, <4
	SUB @-127, 100
	JMZ -0, 900
	SPL @7, @23
	ADD -1, -920
	ADD -1, -920
	SPL -8, #25
	ADD -1, -920
	SPL -8, #25
	JMZ 480, #502
	JMZ 480, #502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
