<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml PL_PS_TOP.twx PL_PS_TOP.ncd -o PL_PS_TOP.twr PL_PS_TOP.pcf
-ucf system.ucf

</twCmdLine><twDesign>PL_PS_TOP.ncd</twDesign><twDesignPath>PL_PS_TOP.ncd</twDesignPath><twPCF>PL_PS_TOP.pcf</twPCF><twPcfPath>PL_PS_TOP.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.07 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y99.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.201</twTotDel><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.138</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.620</twRouteDel><twTotDel>1.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y99.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.118</twTotDel><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.038</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y99.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMinDelay" ><twTotDel>0.282</twTotDel><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.334</twDel><twSUTime>0.052</twSUTime><twTotPathDel>0.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.170</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y99.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.322</twTotDel><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.385</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X38Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>6468</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1613</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.865</twMinPer></twConstHead><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA (SLICE_X26Y97.CE), 29 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.135</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twTotPathDel>6.478</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>4.577</twRouteDel><twTotDel>6.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.549</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twTotPathDel>6.064</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>4.393</twRouteDel><twTotDel>6.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twTotPathDel>6.156</twTotPathDel><twClkSkew dest = "0.814" src = "0.877">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.321</twRouteDel><twTotDel>6.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1 (SLICE_X26Y97.CE), 29 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.135</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twTotPathDel>6.478</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>4.577</twRouteDel><twTotDel>6.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.549</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twTotPathDel>6.064</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>4.393</twRouteDel><twTotDel>6.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twTotPathDel>6.156</twTotPathDel><twClkSkew dest = "0.814" src = "0.877">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.321</twRouteDel><twTotDel>6.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="29" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB (SLICE_X26Y97.CE), 29 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.135</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twTotPathDel>6.478</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twBEL></twPathDel><twLogDel>1.901</twLogDel><twRouteDel>4.577</twRouteDel><twTotDel>6.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.549</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twTotPathDel>6.064</twTotPathDel><twClkSkew dest = "1.384" src = "1.736">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>4.393</twRouteDel><twTotDel>6.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.746</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twTotPathDel>6.156</twTotPathDel><twClkSkew dest = "0.814" src = "0.877">0.063</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_BVALID</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrlif/wr_stb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/wr_stb</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/in_stb_full_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mmux_BUS_004911</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/BUS_0049</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMB</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>4.321</twRouteDel><twTotDel>6.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (SLICE_X26Y100.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.875" src = "0.527">-0.348</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X29Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;31&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;&lt;19&gt;1</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y100.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT&lt;0&gt;2_cy</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.875" src = "0.527">-0.348</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X28Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;27&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;&lt;13&gt;1</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y100.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT&lt;0&gt;2_cy</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29</twSrc><twDest BELType="FF">PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twTotPathDel>0.422</twTotPathDel><twClkSkew dest = "0.875" src = "0.524">-0.351</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;19&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1_M_ARADDR&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/match</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y100.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/GND_21_o_PWR_21_o_mux_20_OUT&lt;0&gt;2_cy</twBEL><twBEL>PS_top/PS_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA (SLICE_X36Y102.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twTotPathDel>0.050</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0&lt;15&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y102.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx/data_latched_0&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y102.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.147</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/rx_sample&lt;17&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMA</twBEL></twPathDel><twLogDel>-0.006</twLogDel><twRouteDel>0.056</twRouteDel><twTotDel>0.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>-12.0</twPctLog><twPctRoute>112.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA (SLICE_X26Y98.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.789" src = "0.605">-0.184</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y98.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.254</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;11&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMA</twBEL></twPathDel><twLogDel>-0.090</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">PS_top/PS_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>-40.0</twPctLog><twPctRoute>140.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA/CLK" locationPin="SLICE_X26Y97.CLK" clockNet="PS_top/PS_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="46" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA/CLK" locationPin="SLICE_X26Y97.CLK" clockNet="PS_top/PS_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="47" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/tx_data&lt;17&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMA_D1/CLK" locationPin="SLICE_X26Y97.CLK" clockNet="PS_top/PS_i/processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLKIN200_P&quot; = PERIOD &quot;CLKIN200_P&quot; 5 ns HIGH 50%;" ScopeName="">TS_CLKIN200_P = PERIOD TIMEGRP &quot;CLKIN200_P&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN200_P = PERIOD TIMEGRP &quot;CLKIN200_P&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/><twPinLimit anchorID="51" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.751" period="5.000" constraintValue="5.000" deviceLimit="1.249" freqLimit="800.641" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_CLKIN200_N&quot; = PERIOD &quot;CLKIN200_N&quot; 5 ns HIGH 50%;" ScopeName="">TS_CLKIN200_N = PERIOD TIMEGRP &quot;CLKIN200_N&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN200_N = PERIOD TIMEGRP &quot;CLKIN200_N&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/><twPinLimit anchorID="56" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.751" period="5.000" constraintValue="5.000" deviceLimit="1.249" freqLimit="800.641" physResource="CLK12288/mmcm_adv_inst/CLKIN1" logResource="CLK12288/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="CLK12288/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_CLKIN200_P&quot; = PERIOD &quot;CLKIN200_P&quot; 5 ns HIGH 50%;" ScopeName="">TS_CLK12288_clkout1 = PERIOD TIMEGRP &quot;CLK12288_clkout1&quot; TS_CLKIN200_P /         0.061444886 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK12288_clkout1 = PERIOD TIMEGRP &quot;CLK12288_clkout1&quot; TS_CLKIN200_P /
        0.061444886 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_CLKIN200_N&quot; = PERIOD &quot;CLKIN200_N&quot; 5 ns HIGH 50%;" ScopeName="">TS_CLK12288_clkout1_0 = PERIOD TIMEGRP &quot;CLK12288_clkout1_0&quot; TS_CLKIN200_N /         0.061444886 HIGH 50%;</twConstName><twItemCnt>56</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>44</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.524</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4 (SLICE_X54Y108.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.849</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twDest><twTotPathDel>3.046</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;4&gt;_rt</twBEL><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>3.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.865</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twDest><twTotPathDel>3.030</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;4&gt;_rt</twBEL><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_4</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>3.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2 (SLICE_X54Y108.CX), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.103</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twDest><twTotPathDel>2.792</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.182</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twDest><twTotPathDel>2.713</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_2</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.791</twRouteDel><twTotDel>2.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0 (SLICE_X54Y108.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.172</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twDest><twTotPathDel>2.723</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.915</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twBEL></twPathDel><twLogDel>0.903</twLogDel><twRouteDel>1.820</twRouteDel><twTotDel>2.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.257</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twDest><twTotPathDel>2.638</twTotPathDel><twClkSkew dest = "1.397" src = "1.499">0.102</twClkSkew><twDelConst>81.373</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.748" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.376</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twSrc><twDest BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X46Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/_n0043&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data&lt;3&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/out_data_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>2.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.373">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK12288_clkout1_0 = PERIOD TIMEGRP &quot;CLK12288_clkout1_0&quot; TS_CLKIN200_N /
        0.061444886 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA (SLICE_X54Y107.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA</twDest><twTotPathDel>0.047</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.310</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA</twBEL></twPathDel><twLogDel>-0.169</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>-359.6</twPctLog><twPctRoute>459.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1 (SLICE_X54Y107.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1</twDest><twTotPathDel>0.047</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.310</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1</twBEL></twPathDel><twLogDel>-0.169</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>-359.6</twPctLog><twPctRoute>459.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB (SLICE_X54Y107.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType="RAM">PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB</twDest><twTotPathDel>0.047</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twSrc><twDest BELType='RAM'>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.216</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.310</twDelInfo><twComp>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;</twComp><twBEL>PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMB</twBEL></twPathDel><twLogDel>-0.169</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">axi_i2s_adi_0_DATA_CLK_I_pin</twDestClk><twPctLog>-359.6</twPctLog><twPctRoute>459.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="82"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK12288_clkout1_0 = PERIOD TIMEGRP &quot;CLK12288_clkout1_0&quot; TS_CLKIN200_N /
        0.061444886 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tmpw" slack="78.873" period="81.373" constraintValue="40.686" deviceLimit="1.250" physResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/_n0043&lt;1&gt;/CLK" logResource="PS_top/PS_i/axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMA_D1/CLK" locationPin="SLICE_X54Y107.CLK" clockNet="axi_i2s_adi_0_DATA_CLK_I_pin"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="86"><twConstRollup name="TS_CLKIN200_P" fullName="TS_CLKIN200_P = PERIOD TIMEGRP &quot;CLKIN200_P&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="0.154" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK12288_clkout1" fullName="TS_CLK12288_clkout1 = PERIOD TIMEGRP &quot;CLK12288_clkout1&quot; TS_CLKIN200_P /         0.061444886 HIGH 50%;" type="child" depth="1" requirement="81.374" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="87"><twConstRollup name="TS_CLKIN200_N" fullName="TS_CLKIN200_N = PERIOD TIMEGRP &quot;CLKIN200_N&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="0.217" errors="0" errorRollup="0" items="0" itemsRollup="56"/><twConstRollup name="TS_CLK12288_clkout1_0" fullName="TS_CLK12288_clkout1_0 = PERIOD TIMEGRP &quot;CLK12288_clkout1_0&quot; TS_CLKIN200_N /         0.061444886 HIGH 50%;" type="child" depth="1" requirement="81.374" prefType="period" actual="3.524" actualRollup="N/A" errors="0" errorRollup="0" items="56" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="88">0</twUnmetConstCnt><twDataSheet anchorID="89" twNameLen="15"><twClk2SUList anchorID="90" twDestWidth="10"><twDest>CLKIN200_N</twDest><twClk2SU><twSrc>CLKIN200_N</twSrc><twRiseRise>3.524</twRiseRise></twClk2SU><twClk2SU><twSrc>CLKIN200_P</twSrc><twRiseRise>3.524</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="91" twDestWidth="10"><twDest>CLKIN200_P</twDest><twClk2SU><twSrc>CLKIN200_N</twSrc><twRiseRise>3.524</twRiseRise></twClk2SU><twClk2SU><twSrc>CLKIN200_P</twSrc><twRiseRise>3.524</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>6526</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1990</twConnCnt></twConstCov><twStats anchorID="93"><twMinPer>6.865</twMinPer><twFootnote number="1" /><twMaxFreq>145.666</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 20 21:34:29 2014 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 627 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
