{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417151933629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417151933630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 00:18:53 2014 " "Processing started: Fri Nov 28 00:18:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417151933630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417151933630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417151933630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417151934131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_sumador-rtl " "Found design unit 1: acp_sumador-rtl" {  } { { "acp_sumador.vhd" "" { Text "D:/ALU/acp_sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934921 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_sumador " "Found entity 1: acp_sumador" {  } { { "acp_sumador.vhd" "" { Text "D:/ALU/acp_sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-behave " "Found design unit 1: Sumador-behave" {  } { { "Sumador.vhd" "" { Text "D:/ALU/Sumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "D:/ALU/Sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_11011.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_11011.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_11011-rtl " "Found design unit 1: det_11011-rtl" {  } { { "det_11011.vhd" "" { Text "D:/ALU/det_11011.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934932 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_11011 " "Found entity 1: det_11011" {  } { { "det_11011.vhd" "" { Text "D:/ALU/det_11011.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invertir_orden.vhd 2 1 " "Found 2 design units, including 1 entities, in source file invertir_orden.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invertir_orden-orden " "Found design unit 1: invertir_orden-orden" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934937 ""} { "Info" "ISGN_ENTITY_NAME" "1 invertir_orden " "Found entity 1: invertir_orden" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_ceros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_ceros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_ceros-comportamiento " "Found design unit 1: cont_ceros-comportamiento" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934943 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_ceros " "Found entity 1: cont_ceros" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-archicompara " "Found design unit 1: comparador-archicompara" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934947 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_7seg_sa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_7seg_sa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_7seg_sa-rtl " "Found design unit 1: acp_7seg_sa-rtl" {  } { { "acp_7seg_sa.vhd" "" { Text "D:/ALU/acp_7seg_sa.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934952 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_7seg_sa " "Found entity 1: acp_7seg_sa" {  } { { "acp_7seg_sa.vhd" "" { Text "D:/ALU/acp_7seg_sa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acp_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acp_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acp_7seg-rtl " "Found design unit 1: acp_7seg-rtl" {  } { { "acp_7seg.vhd" "" { Text "D:/ALU/acp_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934957 ""} { "Info" "ISGN_ENTITY_NAME" "1 acp_7seg " "Found entity 1: acp_7seg" {  } { { "acp_7seg.vhd" "" { Text "D:/ALU/acp_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Gray-rtl " "Found design unit 1: C_Gray-rtl" {  } { { "C_Gray.vhd" "" { Text "D:/ALU/C_Gray.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934963 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_Gray " "Found entity 1: C_Gray" {  } { { "C_Gray.vhd" "" { Text "D:/ALU/C_Gray.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_7seg-rtl " "Found design unit 1: C_7seg-rtl" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934970 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_7seg " "Found entity 1: C_7seg" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes " "Found design unit 1: componentes" {  } { { "componentes.vhd" "" { Text "D:/ALU/componentes.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417151934985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417151934985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417151935043 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo0 ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"yo0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935052 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo1 ALU.vhd(35) " "VHDL Process Statement warning at ALU.vhd(35): signal \"yo1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935052 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo2 ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"yo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo3 ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"yo3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo4 ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"yo4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo5 ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"yo5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yo6 ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"yo6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151935053 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] ALU.vhd(31) " "Inferred latch for \"Y\[0\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935056 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] ALU.vhd(31) " "Inferred latch for \"Y\[1\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935056 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] ALU.vhd(31) " "Inferred latch for \"Y\[2\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] ALU.vhd(31) " "Inferred latch for \"Y\[3\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] ALU.vhd(31) " "Inferred latch for \"Y\[4\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] ALU.vhd(31) " "Inferred latch for \"Y\[5\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] ALU.vhd(31) " "Inferred latch for \"Y\[6\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] ALU.vhd(31) " "Inferred latch for \"Y\[7\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935057 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] ALU.vhd(31) " "Inferred latch for \"Y\[8\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] ALU.vhd(31) " "Inferred latch for \"Y\[9\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] ALU.vhd(31) " "Inferred latch for \"Y\[10\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] ALU.vhd(31) " "Inferred latch for \"Y\[11\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] ALU.vhd(31) " "Inferred latch for \"Y\[12\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] ALU.vhd(31) " "Inferred latch for \"Y\[13\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] ALU.vhd(31) " "Inferred latch for \"Y\[14\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935058 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] ALU.vhd(31) " "Inferred latch for \"Y\[15\]\" at ALU.vhd(31)" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935059 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Gray C_Gray:U1 " "Elaborating entity \"C_Gray\" for hierarchy \"C_Gray:U1\"" {  } { { "ALU.vhd" "U1" { Text "D:/ALU/ALU.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151935078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_7seg acp_7seg:U2 " "Elaborating entity \"acp_7seg\" for hierarchy \"acp_7seg:U2\"" {  } { { "ALU.vhd" "U2" { Text "D:/ALU/ALU.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151935422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_7seg C_7seg:U3 " "Elaborating entity \"C_7seg\" for hierarchy \"C_7seg:U3\"" {  } { { "ALU.vhd" "U3" { Text "D:/ALU/ALU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151935658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel C_7seg.vhd(21) " "VHDL Process Statement warning at C_7seg.vhd(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151935944 "|ALU|C_7seg:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y C_7seg.vhd(19) " "VHDL Process Statement warning at C_7seg.vhd(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] C_7seg.vhd(19) " "Inferred latch for \"Y\[0\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] C_7seg.vhd(19) " "Inferred latch for \"Y\[1\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] C_7seg.vhd(19) " "Inferred latch for \"Y\[2\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] C_7seg.vhd(19) " "Inferred latch for \"Y\[3\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] C_7seg.vhd(19) " "Inferred latch for \"Y\[4\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] C_7seg.vhd(19) " "Inferred latch for \"Y\[5\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] C_7seg.vhd(19) " "Inferred latch for \"Y\[6\]\" at C_7seg.vhd(19)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151935945 "|ALU|C_7seg:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_7seg_sa acp_7seg_sa:U4 " "Elaborating entity \"acp_7seg_sa\" for hierarchy \"acp_7seg_sa:U4\"" {  } { { "ALU.vhd" "U4" { Text "D:/ALU/ALU.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151935947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:U5 " "Elaborating entity \"comparador\" for hierarchy \"comparador:U5\"" {  } { { "ALU.vhd" "U5" { Text "D:/ALU/ALU.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151936140 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y comparador.vhd(15) " "VHDL Process Statement warning at comparador.vhd(15): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] comparador.vhd(15) " "Inferred latch for \"Y\[0\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] comparador.vhd(15) " "Inferred latch for \"Y\[1\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] comparador.vhd(15) " "Inferred latch for \"Y\[2\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] comparador.vhd(15) " "Inferred latch for \"Y\[3\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] comparador.vhd(15) " "Inferred latch for \"Y\[4\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] comparador.vhd(15) " "Inferred latch for \"Y\[5\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] comparador.vhd(15) " "Inferred latch for \"Y\[6\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] comparador.vhd(15) " "Inferred latch for \"Y\[7\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936318 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] comparador.vhd(15) " "Inferred latch for \"Y\[8\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] comparador.vhd(15) " "Inferred latch for \"Y\[9\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] comparador.vhd(15) " "Inferred latch for \"Y\[10\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] comparador.vhd(15) " "Inferred latch for \"Y\[11\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] comparador.vhd(15) " "Inferred latch for \"Y\[12\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] comparador.vhd(15) " "Inferred latch for \"Y\[13\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] comparador.vhd(15) " "Inferred latch for \"Y\[14\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] comparador.vhd(15) " "Inferred latch for \"Y\[15\]\" at comparador.vhd(15)" {  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417151936319 "|ALU|comparador:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_ceros cont_ceros:U6 " "Elaborating entity \"cont_ceros\" for hierarchy \"cont_ceros:U6\"" {  } { { "ALU.vhd" "U6" { Text "D:/ALU/ALU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151936321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A cont_ceros.vhd(22) " "VHDL Process Statement warning at cont_ceros.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151936516 "|ALU|cont_ceros:U6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B cont_ceros.vhd(24) " "VHDL Process Statement warning at cont_ceros.vhd(24): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cont_ceros.vhd" "" { Text "D:/ALU/cont_ceros.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151936516 "|ALU|cont_ceros:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invertir_orden invertir_orden:U7 " "Elaborating entity \"invertir_orden\" for hierarchy \"invertir_orden:U7\"" {  } { { "ALU.vhd" "U7" { Text "D:/ALU/ALU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151936518 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel invertir_orden.vhd(20) " "VHDL Process Statement warning at invertir_orden.vhd(20): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "invertir_orden.vhd" "" { Text "D:/ALU/invertir_orden.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417151936793 "|ALU|invertir_orden:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det_11011 det_11011:U8 " "Elaborating entity \"det_11011\" for hierarchy \"det_11011:U8\"" {  } { { "ALU.vhd" "U8" { Text "D:/ALU/ALU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151936795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acp_sumador acp_sumador:U9 " "Elaborating entity \"acp_sumador\" for hierarchy \"acp_sumador:U9\"" {  } { { "ALU.vhd" "U9" { Text "D:/ALU/ALU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151937074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:U10 " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:U10\"" {  } { { "ALU.vhd" "U10" { Text "D:/ALU/ALU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417151937277 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417151939229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[0\]\$latch " "Latch Y\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939321 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[1\]\$latch " "Latch Y\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939321 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[2\]\$latch " "Latch Y\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939322 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[3\]\$latch " "Latch Y\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[1\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939322 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[4\]\$latch " "Latch Y\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[2\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[2\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939322 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[5\]\$latch " "Latch Y\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939322 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[6\]\$latch " "Latch Y\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939322 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[7\]\$latch " "Latch Y\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[8\]\$latch " "Latch Y\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[9\]\$latch " "Latch Y\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[10\]\$latch " "Latch Y\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[11\]\$latch " "Latch Y\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[12\]\$latch " "Latch Y\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939323 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[13\]\$latch " "Latch Y\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939324 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[14\]\$latch " "Latch Y\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939324 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[15\]\$latch " "Latch Y\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sel_ALU\[0\] " "Ports D and ENA on the latch are fed by the same signal Sel_ALU\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939324 ""}  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[0\] " "Latch C_7seg:U3\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939324 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[0\] " "Latch comparador:U5\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[0\] " "Ports D and ENA on the latch are fed by the same signal I_A\[0\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939324 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[1\] " "Latch comparador:U5\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[1\] " "Ports D and ENA on the latch are fed by the same signal I_A\[1\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[1\] " "Latch C_7seg:U3\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[2\] " "Latch C_7seg:U3\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[2\] " "Latch comparador:U5\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[2\] " "Ports D and ENA on the latch are fed by the same signal I_A\[2\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[3\] " "Latch comparador:U5\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[3\] " "Ports D and ENA on the latch are fed by the same signal I_A\[3\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[3\] " "Latch C_7seg:U3\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[14\] " "Ports D and ENA on the latch are fed by the same signal I_B\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939325 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[4\] " "Latch C_7seg:U3\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[4\] " "Latch comparador:U5\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[4\] " "Ports D and ENA on the latch are fed by the same signal I_A\[4\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[5\] " "Latch comparador:U5\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[5\] " "Ports D and ENA on the latch are fed by the same signal I_A\[5\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[5\] " "Latch C_7seg:U3\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[14\] " "Ports D and ENA on the latch are fed by the same signal I_B\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[6\] " "Latch comparador:U5\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[6\] " "Ports D and ENA on the latch are fed by the same signal I_A\[6\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_7seg:U3\|Y\[6\] " "Latch C_7seg:U3\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_B\[13\] " "Ports D and ENA on the latch are fed by the same signal I_B\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939326 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/C_7seg.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[7\] " "Latch comparador:U5\|Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[7\] " "Ports D and ENA on the latch are fed by the same signal I_A\[7\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939327 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[8\] " "Latch comparador:U5\|Y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[8\] " "Ports D and ENA on the latch are fed by the same signal I_A\[8\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939327 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[9\] " "Latch comparador:U5\|Y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[9\] " "Ports D and ENA on the latch are fed by the same signal I_A\[9\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939327 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[10\] " "Latch comparador:U5\|Y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[10\] " "Ports D and ENA on the latch are fed by the same signal I_A\[10\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939327 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[11\] " "Latch comparador:U5\|Y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[11\] " "Ports D and ENA on the latch are fed by the same signal I_A\[11\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939327 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[12\] " "Latch comparador:U5\|Y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[12\] " "Ports D and ENA on the latch are fed by the same signal I_A\[12\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939328 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[13\] " "Latch comparador:U5\|Y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[13\] " "Ports D and ENA on the latch are fed by the same signal I_A\[13\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939328 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[14\] " "Latch comparador:U5\|Y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[14\] " "Ports D and ENA on the latch are fed by the same signal I_A\[14\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939328 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:U5\|Y\[15\] " "Latch comparador:U5\|Y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I_A\[15\] " "Ports D and ENA on the latch are fed by the same signal I_A\[15\]" {  } { { "ALU.vhd" "" { Text "D:/ALU/ALU.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417151939328 ""}  } { { "comparador.vhd" "" { Text "D:/ALU/comparador.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417151939328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417151940922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417151940922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417151941694 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417151941694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417151941694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417151941694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417151941720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 00:19:01 2014 " "Processing ended: Fri Nov 28 00:19:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417151941720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417151941720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417151941720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417151941720 ""}
