0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/timer_input.v,1752384399,verilog,,C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v,,timer_input,,,,,,,,
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart.v,1752384096,verilog,,C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v,,uart,,,,,,,,
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_rx.v,1752383333,verilog,,C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v,1752383121,verilog,,,,uart_tb,,,,,,,,
C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tx.v,1751895977,verilog,,C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/uart_fsm/uart_fsm.srcs/sources_1/new/uart_tb.v,,uart_tx,,,,,,,,
