/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat Apr 29 17:40:26 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheL2_cycle;
  MOD_Fifo<tUWide> INST_cache_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_cache_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheL2_stb;
  MOD_Reg<tUWide> INST_cache_cacheL2_working;
  MOD_Reg<tUWide> INST_cache_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_cache_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_order_req_first____d1371;
  tUInt8 DEF_cache_cacheI_stb_first__018_BITS_67_TO_36_019__ETC___d1021;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d1014;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d1038;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__014___d1015;
  tUInt8 DEF_x__h62181;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__014_AND_cache_cache_ETC___d1022;
  tUInt8 DEF_cache_cacheL2_stb_first__14_BITS_537_TO_512_15_ETC___d817;
  tUInt8 DEF_NOT_IF_cache_cacheL2_bram_serverAdapter_outDat_ETC___d834;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty____d810;
  tUInt8 DEF_NOT_cache_cacheL2_stb_notEmpty__10___d811;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty__10_AND_cache_cache_ETC___d818;
  tUInt8 DEF_x__h45675;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_36_21_EQ_ETC___d423;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d416;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d440;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__16___d417;
  tUInt8 DEF_x__h30028;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__16_AND_cache_cacheD_ETC___d424;
  tUWide DEF_cache_cacheL2_working___d807;
  tUWide DEF_cache_cacheL2_stb_first____d814;
  tUWide DEF_cache_cacheL2_working_line___d867;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_enqw__ETC___d761;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_ff_fi_ETC___d821;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port0__read____d1362;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port1__read____d304;
  tUWide DEF_cache_cacheI_working___d1011;
  tUWide DEF_cache_cacheD_working___d413;
  tUWide DEF_cache_cacheI_stb_first____d1018;
  tUWide DEF_cache_cacheD_stb_first____d420;
  tUInt32 DEF_cache_cacheI_working_line___d1203;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d915;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d1025;
  tUInt32 DEF_cache_cacheD_working_line___d605;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d317;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d427;
  tUInt8 DEF_b__h52702;
  tUInt8 DEF_b__h47518;
  tUInt8 DEF_b__h44014;
  tUInt8 DEF_b__h20542;
  tUInt8 DEF_b__h15357;
  tUInt8 DEF_b__h3742;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d989;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d941;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1___d787;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d391;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d343;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1___d133;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1281;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d968;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d966;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d965;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d960;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d920;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d918;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d917;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d912;
  tUInt8 DEF_cache_cacheL2_memRespQ_notEmpty____d892;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_3_whas____d766;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_2_whas____d764;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_1_whas____d763;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_outData_ff_i__ETC___d758;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d683;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d370;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d368;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d367;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d362;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d322;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d320;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d319;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d314;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_3_whas____d112;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_2_whas____d110;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_1_whas____d109;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h62137;
  tUInt32 DEF__read_memReq_addr__h29982;
  tUInt32 DEF__read_memReq_addr__h45632;
  tUInt32 DEF_y__h45671;
  tUInt32 DEF_x__h45856;
  tUInt32 DEF__read_tag__h45885;
  tUInt32 DEF_x_first_tag__h45511;
  tUInt32 DEF_x_wget_tag__h43546;
  tUInt32 DEF_y__h62177;
  tUInt32 DEF_x__h62207;
  tUInt32 DEF_y__h30024;
  tUInt32 DEF_x__h30054;
  tUInt32 DEF_x__h64585;
  tUInt32 DEF_x__h32435;
  tUInt32 DEF__read_tag__h64614;
  tUInt32 DEF_x_wget_tag__h47076;
  tUInt32 DEF_x_first_tag__h58060;
  tUInt32 DEF__read_tag__h32464;
  tUInt32 DEF_x_first_tag__h25905;
  tUInt32 DEF_x_wget_tag__h14915;
  tUInt8 DEF__read_memReq_word_byte__h62136;
  tUInt8 DEF__read_memReq_word_byte__h29981;
  tUInt8 DEF_x__h46128;
  tUInt8 DEF_x_first_valid__h45510;
  tUInt8 DEF_x_wget_valid__h43545;
  tUInt8 DEF_x__h66864;
  tUInt8 DEF_x_wget_valid__h47075;
  tUInt8 DEF_x_first_valid__h58059;
  tUInt8 DEF_x__h34714;
  tUInt8 DEF_x_first_valid__h25904;
  tUInt8 DEF_x_wget_valid__h14914;
  tUInt8 DEF_cache_cacheL2_working_07_BIT_538___d808;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_89_BIT_0___d990;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_41_BIT_0___d942;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1_87_BIT_0___d788;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_91_BIT_0___d392;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_43_BIT_0___d344;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1_33_BIT_0___d134;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h62176;
  tUInt32 DEF_x__h45670;
  tUInt32 DEF_x__h30023;
  tUInt8 DEF_cache_cacheI_working_011_BITS_71_TO_68_012_EQ_0___d1013;
  tUInt8 DEF_cache_cacheD_working_13_BITS_71_TO_68_14_EQ_0___d415;
  tUInt8 DEF_cache_cacheI_stb_first__018_BITS_67_TO_49_202__ETC___d1205;
  tUInt8 DEF_cache_cacheI_working_011_BITS_67_TO_49_044_EQ__ETC___d1045;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1031;
  tUInt8 DEF_cache_cacheL2_stb_first__14_BITS_537_TO_519_66_ETC___d869;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d827;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_49_04_EQ_ETC___d607;
  tUInt8 DEF_cache_cacheD_working_13_BITS_67_TO_49_46_EQ_IF_ETC___d447;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d433;
  tUInt8 DEF_cache_cacheI_working_line_203_BITS_20_TO_19_24_ETC___d1244;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1037;
  tUInt8 DEF_cache_cacheL2_working_line_67_BITS_532_TO_531__ETC___d881;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d833;
  tUInt8 DEF_cache_cacheD_working_line_05_BITS_20_TO_19_45__ETC___d646;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d439;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__018_BITS_67_TO_49__ETC___d1206;
  tUInt8 DEF_NOT_cache_cacheI_working_011_BITS_67_TO_49_044_ETC___d1046;
  tUInt8 DEF_NOT_cache_cacheL2_stb_first__14_BITS_537_TO_51_ETC___d870;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__20_BITS_67_TO_49_0_ETC___d608;
  tUInt8 DEF_NOT_cache_cacheD_working_13_BITS_67_TO_49_46_E_ETC___d448;
  tUInt8 DEF_NOT_cache_cacheI_working_011_BITS_71_TO_68_012_ETC___d1071;
  tUInt8 DEF_NOT_cache_cacheL2_working_07_BIT_538_08___d850;
  tUInt8 DEF_NOT_cache_cacheD_working_13_BITS_71_TO_68_14_E_ETC___d473;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h62132;
  tUInt8 DEF__read_offset__h29977;
  tUWide DEF_rv_core_getMMIOReq___d1466;
  tUWide DEF_rv_core_getDReq___d1443;
  tUWide DEF_rv_core_getIReq___d1421;
  tUWide DEF_cache_cacheI_memReqQ_first____d1390;
  tUWide DEF_cache_cacheL2_memReqQ_first____d1356;
  tUWide DEF_cache_cacheD_memReqQ_first____d1398;
  tUWide DEF_cache_cacheL2_bram_memory_read____d794;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port1__read____d151;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port1__read____d160;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port0__read____d149;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port1__read____d168;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port0__read____d158;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port1__read____d176;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port0__read____d166;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port1__read____d184;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port0__read____d174;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port1__read____d192;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port0__read____d182;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port1__read____d200;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port0__read____d190;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port1__read____d208;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port0__read____d198;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port1__read____d216;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port0__read____d206;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port1__read____d224;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port0__read____d214;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port1__read____d232;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port0__read____d222;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port1__read____d240;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port0__read____d230;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port1__read____d248;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port0__read____d238;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port1__read____d256;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port0__read____d246;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port1__read____d264;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port0__read____d254;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port1__read____d272;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port0__read____d262;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port1__read____d280;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port0__read____d270;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port1__read____d288;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port0__read____d278;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port1__read____d296;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port0__read____d286;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port0__read____d294;
  tUWide DEF_cache_cacheI_memRespQ_first____d1295;
  tUWide DEF_cache_cacheI_working_data__h67765;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d963;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d1064;
  tUWide DEF_cache_cacheI_bram2_memory_read____d996;
  tUWide DEF_data__h46286;
  tUWide DEF_v__h75683;
  tUWide DEF_cache_cacheD_memRespQ_first____d697;
  tUWide DEF_cache_cacheD_working_data__h35617;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d365;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d466;
  tUWide DEF_cache_cacheD_bram2_memory_read____d398;
  tUWide DEF_x_wget__h3249;
  tUWide DEF_x_first__h3134;
  tUWide DEF_v__h4312;
  tUWide DEF_mmioreq_first____d1483;
  tUWide DEF_dreq___d1460;
  tUWide DEF_ireq___d1432;
  tUWide DEF_cache_cacheL2_working_07_BITS_538_TO_0___d865;
  tUWide DEF_cache_cacheL2_working_07_BITS_537_TO_0___d849;
  tUWide DEF_din_datain_data__h46504;
  tUWide DEF_x3__h75398;
  tUWide DEF_x__h45710;
  tUWide DEF_x_data__h46165;
  tUWide DEF_x_first_data__h45512;
  tUWide DEF_x_wget_data__h43547;
  tUWide DEF_x__h75592;
  tUWide DEF_x__h14189;
  tUWide DEF_x__h13931;
  tUWide DEF_x__h13673;
  tUWide DEF_x__h13415;
  tUWide DEF_x__h13157;
  tUWide DEF_x__h12899;
  tUWide DEF_x__h12641;
  tUWide DEF_x__h12383;
  tUWide DEF_x__h12125;
  tUWide DEF_x__h11867;
  tUWide DEF_x__h11609;
  tUWide DEF_x__h11351;
  tUWide DEF_x__h11093;
  tUWide DEF_x__h10835;
  tUWide DEF_x__h10577;
  tUWide DEF_x__h10319;
  tUWide DEF_x__h10061;
  tUWide DEF_x__h9803;
  tUWide DEF_x__h9545;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_511_TO_480___d1318;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_479_TO_448___d1317;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_447_TO_416___d1315;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_415_TO_384___d1314;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_383_TO_352___d1312;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_351_TO_320___d1311;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_319_TO_288___d1309;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_287_TO_256___d1308;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_255_TO_224___d1306;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_223_TO_192___d1305;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_191_TO_160___d1303;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_159_TO_128___d1302;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_127_TO_96___d1300;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_95_TO_64___d1299;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_63_TO_32___d1297;
  tUInt32 DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0___d1296;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_511_TO_480___d720;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_479_TO_448___d719;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_447_TO_416___d717;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_415_TO_384___d716;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_383_TO_352___d714;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_351_TO_320___d713;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_319_TO_288___d711;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_287_TO_256___d710;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_255_TO_224___d708;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_223_TO_192___d707;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_191_TO_160___d705;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_159_TO_128___d704;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_127_TO_96___d702;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_95_TO_64___d701;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_63_TO_32___d699;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0___d698;
  tUInt32 DEF_x__h62333;
  tUInt32 DEF_x__h30183;
  tUInt32 DEF_x__h62264;
  tUInt32 DEF_x__h30111;
  tUInt8 DEF__read_idx__h45626;
  tUInt8 DEF__read_idx__h62130;
  tUInt8 DEF__read_idx__h29975;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d848;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d847;
  tUWide DEF_v__h75459;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d1066;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d1065;
  tUWide DEF_IF_cache_cacheL2_stb_notEmpty__10_AND_cache_ca_ETC___d860;
  tUWide DEF_x__h45725;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d858;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d468;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d467;
  tUWide DEF_v__h14227;
  tUWide DEF_x__h3347;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_0___d1195;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_1___d1193;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_2___d1190;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_3___d1188;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_4___d1185;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_5___d1183;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_6___d1180;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_7___d1178;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_8___d1175;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_9___d1173;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_10___d1170;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_11___d1168;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_12___d1165;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_13___d1163;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_14___d1160;
  tUInt8 DEF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_15___d1157;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_0___d597;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1___d595;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_2___d592;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_3___d590;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_4___d587;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_5___d585;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_6___d582;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_7___d580;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_8___d577;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_9___d575;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_10___d572;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_11___d570;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_12___d567;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_13___d565;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_14___d562;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_15___d559;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUWide DEF_cache_cacheI_memReqQ_first__390_BITS_537_TO_51_ETC___d1393;
  tUWide DEF_cache_cacheD_memReqQ_first__398_BITS_537_TO_51_ETC___d1401;
  tUWide DEF__1_CONCAT_cache_cacheL2_stb_first__14___d879;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_203_BITS_18_ETC___d1276;
  tUWide DEF_x_data__h66932;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_05_BITS_18__ETC___d678;
  tUWide DEF_x_data__h34784;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_line_67_BITS_53_ETC___d889;
  tUWide DEF__0_CONCAT_cache_cacheI_working_011_CONCAT_DONTCARE___d1280;
  tUWide DEF__0_CONCAT_cache_cacheD_working_13_CONCAT_DONTCARE___d682;
  tUWide DEF__2_CONCAT_cache_cacheL2_stb_first__14_BITS_537__ETC___d878;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_07_BITS_564_TO__ETC___d904;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_07_BITS_564_TO__ETC___d908;
  tUWide DEF__1_CONCAT_IF_cache_mainMem_bram_serverAdapter_o_ETC___d310;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_0_rv_port0__read___ETC___d301;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_1_rv_port0__read___ETC___d293;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_2_rv_port0__read___ETC___d285;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_3_rv_port0__read___ETC___d277;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_4_rv_port0__read___ETC___d269;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_5_rv_port0__read___ETC___d261;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_6_rv_port0__read___ETC___d253;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_7_rv_port0__read___ETC___d245;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_8_rv_port0__read___ETC___d237;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_9_rv_port0__read___ETC___d229;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_10_rv_port0__read__ETC___d221;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_11_rv_port0__read__ETC___d213;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_12_rv_port0__read__ETC___d205;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_13_rv_port0__read__ETC___d197;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_14_rv_port0__read__ETC___d189;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_15_rv_port0__read__ETC___d181;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_16_rv_port0__read__ETC___d173;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_18_rv_port0__read__ETC___d157;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_17_rv_port0__read__ETC___d165;
  tUWide DEF__0_CONCAT_DONTCARE___d155;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1352;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1349;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1319;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1316;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1238;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1235;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1197;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1192;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d754;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d751;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d721;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d718;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d599;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d594;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d640;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d637;
  tUWide DEF_cache_cacheD_working_data_53_BITS_127_TO_96_58_ETC___d676;
  tUWide DEF_cache_cacheI_working_data_251_BITS_127_TO_96_2_ETC___d1274;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1346;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1313;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1232;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1187;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d748;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d715;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d589;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d634;
  tUWide DEF_cache_cacheD_working_data_53_BITS_255_TO_224_6_ETC___d675;
  tUWide DEF_cache_cacheI_working_data_251_BITS_255_TO_224__ETC___d1273;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1343;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1310;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1229;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1182;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d745;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d712;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d584;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d631;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1340;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1307;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1226;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1177;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d742;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d709;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d579;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d628;
  tUWide DEF_cache_cacheD_working_data_53_BITS_383_TO_352_6_ETC___d674;
  tUWide DEF_cache_cacheI_working_data_251_BITS_383_TO_352__ETC___d1272;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1337;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1304;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1223;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1172;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d739;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d706;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d574;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d625;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1334;
  tUWide DEF_cache_cacheI_memRespQ_first__295_BITS_31_TO_0__ETC___d1301;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1220;
  tUWide DEF_IF_cache_cacheI_working_011_BITS_3_TO_0_149_EQ_ETC___d1167;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d736;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d703;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d569;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_51_EQ_1_ETC___d622;
  tUWide DEF_rv_core_getIReq_421_BITS_63_TO_38_423_CONCAT_r_ETC___d1426;
  tUWide DEF_rv_core_getDReq_443_BITS_63_TO_38_448_CONCAT_r_ETC___d1451;
  tUWide DEF_cache_cacheD_working_13_BITS_67_TO_4_54_CONCAT_ETC___d555;
  tUWide DEF_cache_cacheI_working_011_BITS_67_TO_4_152_CONC_ETC___d1153;
  tUWide DEF_ireq_432_BITS_67_TO_32_433_CONCAT_cache_respI__ETC___d1435;
  tUWide DEF_dreq_460_BITS_67_TO_32_461_CONCAT_cache_respD__ETC___d1462;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_cache_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_cache_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_cache_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_mainMem_bram_serverAdapter_overRun();
  void RL_cache_mainMem_dl_try_move();
  void RL_cache_mainMem_dl_try_move_1();
  void RL_cache_mainMem_dl_try_move_2();
  void RL_cache_mainMem_dl_try_move_3();
  void RL_cache_mainMem_dl_try_move_4();
  void RL_cache_mainMem_dl_try_move_5();
  void RL_cache_mainMem_dl_try_move_6();
  void RL_cache_mainMem_dl_try_move_7();
  void RL_cache_mainMem_dl_try_move_8();
  void RL_cache_mainMem_dl_try_move_9();
  void RL_cache_mainMem_dl_try_move_10();
  void RL_cache_mainMem_dl_try_move_11();
  void RL_cache_mainMem_dl_try_move_12();
  void RL_cache_mainMem_dl_try_move_13();
  void RL_cache_mainMem_dl_try_move_14();
  void RL_cache_mainMem_dl_try_move_15();
  void RL_cache_mainMem_dl_try_move_16();
  void RL_cache_mainMem_dl_try_move_17();
  void RL_cache_mainMem_dl_try_move_18();
  void RL_cache_mainMem_deq();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_count();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_cache_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_cache_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_cache_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheL2_bram_serverAdapter_overRun();
  void RL_cache_cacheL2_count();
  void RL_cache_cacheL2_req_process();
  void RL_cache_cacheL2_mvStbToL1();
  void RL_cache_cacheL2_startMiss();
  void RL_cache_cacheL2_sendFillReq();
  void RL_cache_cacheL2_waitFillResp_Ld();
  void RL_cache_cacheL2_waitFillResp_St();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_count();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_connectCacheDram();
  void RL_cache_connectDramCache();
  void RL_cache_connectL2L1Cache();
  void RL_cache_connectCacheL1L2Instr();
  void RL_cache_connectCacheL1L2Data();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
