

================================================================
== Vivado HLS Report for 'week4'
================================================================
* Date:           Fri May 12 14:00:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        week4_assignment
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.152 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       12|       12|         2|          -|          -|     6|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|      81|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      35|    -|
|Register         |        -|      -|      41|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|      41|     116|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_fu_95_p2   |     *    |      3|  0|  21|          32|          32|
    |i_fu_83_p2          |     +    |      0|  0|  12|           3|           1|
    |result_fu_101_p2    |     +    |      0|  0|  39|          32|          32|
    |icmp_ln11_fu_77_p2  |   icmp   |      0|  0|   9|           3|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      3|  0|  81|          70|          68|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  17|          4|    1|          4|
    |i_0_reg_54       |   9|          2|    3|          6|
    |result_0_reg_65  |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  35|          8|   36|         74|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |i_0_reg_54       |   3|   0|    3|          0|
    |i_reg_110        |   3|   0|    3|          0|
    |result_0_reg_65  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  41|   0|   41|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     week4    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     week4    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     week4    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     week4    | return value |
|ap_return   | out |   32| ap_ctrl_hs |     week4    | return value |
|c_address0  | out |    3|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|d_address0  | out |    3|  ap_memory |       d      |     array    |
|d_ce0       | out |    1|  ap_memory |       d      |     array    |
|d_q0        |  in |   32|  ap_memory |       d      |     array    |
+------------+-----+-----+------------+--------------+--------------+

