Drill report for testboard.kicad_pcb
Created on Tue May 15 18:32:14 2018

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'testboard.drl' contains
    plated through holes:
    =============================================================
    T1  0.33mm  0.013"  (1 hole)

    Total plated holes count 1


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
