Please act as a professional verilog designer. You will be writing test files in verilog based on the given design specs.