
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003928                       # Number of seconds simulated
sim_ticks                                  3927839343                       # Number of ticks simulated
final_tick                               530894202528                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 375259                       # Simulator instruction rate (inst/s)
host_op_rate                                   474398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 364890                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923108                       # Number of bytes of host memory used
host_seconds                                 10764.45                       # Real time elapsed on the host
sim_insts                                  4039460894                       # Number of instructions simulated
sim_ops                                    5106639077                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       442880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       161024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       118656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       250368                       # Number of bytes read from this memory
system.physmem.bytes_read::total               980352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       347520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            347520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1258                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1956                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7659                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2715                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2715                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       456230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    112754103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       488818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40995567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       521406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30208975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       423643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     63741915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               249590656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       456230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       488818                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       521406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       423643                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1890098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          88476124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               88476124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          88476124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       456230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    112754103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       488818                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40995567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       521406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30208975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       423643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     63741915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              338066780                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9419280                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3127302                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2542629                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215155                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1315710                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213980                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328768                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9236                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3133564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17322246                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3127302                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542748                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149790                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        891240                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534012                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8760481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4954775     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334968      3.82%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268651      3.07%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654324      7.47%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          177041      2.02%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228522      2.61%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166108      1.90%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           93317      1.07%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882775     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8760481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.332011                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.839020                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3279406                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       872242                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657974                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25434                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925423                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533008                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4617                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20697001                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925423                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3520465                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203140                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       312368                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436463                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       362620                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19960509                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3926                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        150410                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111600                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1924                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27949931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93154419                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93154419                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10880621                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4120                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2343                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           990632                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1863685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15547                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       296264                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18861265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3983                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14960672                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31756                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6550628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20007261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          679                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8760481                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.707745                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.881514                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3211305     36.66%     36.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1837601     20.98%     57.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192560     13.61%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886881     10.12%     81.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       764041      8.72%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394367      4.50%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338689      3.87%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63121      0.72%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71916      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8760481                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87643     71.33%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17553     14.29%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17671     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12463977     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212715      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1487163      9.94%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795164      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14960672                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.588303                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122867                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008213                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38836444                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25415952                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14574068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15083539                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        57184                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          314                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244025                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925423                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         103690                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8855                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18865248                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1863685                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946640                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2331                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14719614                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1394436                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241054                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2168212                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076586                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773776                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.562711                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14584048                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14574068                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9489415                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26791010                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.547259                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354201                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6584683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215225                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7835058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567409                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.122824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3210276     40.97%     40.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098004     26.78%     67.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       853313     10.89%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479748      6.12%     84.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391211      4.99%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158260      2.02%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189388      2.42%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94470      1.21%     95.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360388      4.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7835058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360388                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26340093                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38656913                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 658799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.941928                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.941928                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.061652                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.061652                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66211528                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20148981                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19102506                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9419280                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3359365                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2739616                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       225542                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1424154                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1309883                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          361880                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10080                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3361357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18458446                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3359365                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1671763                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4098494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1196970                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        677308                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1658975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       109047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9105819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.287268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5007325     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          271772      2.98%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          504651      5.54%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          504651      5.54%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          312047      3.43%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          248962      2.73%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          155979      1.71%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146636      1.61%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1953796     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9105819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356648                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.959645                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3505766                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       671105                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3936313                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24196                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        968435                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       567424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      22144942                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        968435                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3761286                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         108754                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       213076                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3700171                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354093                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21347560                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        147243                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       108594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29982245                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     99590232                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     99590232                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18492054                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11490187                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3779                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1822                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           988173                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1975904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1006395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12967                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       390954                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          20117514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16009194                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        32005                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6828941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20887270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      9105819                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3190377     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1945917     21.37%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1313256     14.42%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       844253      9.27%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       886621      9.74%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       430635      4.73%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       338223      3.71%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77287      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79250      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9105819                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99656     72.65%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18891     13.77%     86.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18633     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13392007     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       214611      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1822      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1550548      9.69%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       850206      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16009194                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.699620                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             137180                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008569                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41293392                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26950147                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15641845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16146374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       770022                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242439                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        968435                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56666                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9450                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     20121158                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1975904                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1006395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1822                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       140350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       125562                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       265912                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15796267                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1479258                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       212927                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2309992                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2238766                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            830734                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677014                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15646898                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15641845                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9966933                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28599296                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.660620                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348503                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10770587                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13262376                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6858797                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       228050                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8137383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140117                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3157333     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2248450     27.63%     66.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       932754     11.46%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465140      5.72%     83.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       466042      5.73%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       189585      2.33%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190997      2.35%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101733      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       385349      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8137383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10770587                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13262376                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1969838                       # Number of memory references committed
system.switch_cpus1.commit.loads              1205882                       # Number of loads committed
system.switch_cpus1.commit.membars               1822                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1914446                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11948377                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       273618                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       385349                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27873207                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           41211455                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 313461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10770587                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13262376                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10770587                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.874537                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.874537                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.143462                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.143462                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        70963956                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21729268                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20340921                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3644                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9419280                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3460304                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2826822                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       231786                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1461199                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1360509                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          356914                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10249                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3577468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18796651                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3460304                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1717423                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4074953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1207064                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        756957                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1742646                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91101                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9382772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.476921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5307819     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          335531      3.58%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          501707      5.35%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          345776      3.69%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          242919      2.59%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          236118      2.52%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          143459      1.53%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          304454      3.24%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1964989     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9382772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367364                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995551                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3678502                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       782985                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3890787                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57330                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        973167                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       579517                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22511810                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        973167                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3888172                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          53845                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       428902                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3734328                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       304354                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21833351                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        126446                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       104007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     30630700                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    101630520                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    101630520                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18823866                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11806830                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3914                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1878                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           908531                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2004472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1020845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12364                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       410749                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20338632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16229518                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32048                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6795484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20824607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9382772                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729715                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3496585     37.27%     37.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1797235     19.15%     56.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1381538     14.72%     71.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       885837      9.44%     80.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       864985      9.22%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       427426      4.56%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375039      4.00%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68624      0.73%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        85503      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9382772                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88392     71.79%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17514     14.22%     86.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17225     13.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13580087     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       204887      1.26%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1870      0.01%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1596801      9.84%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       845873      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16229518                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.723010                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             123131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41996987                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     27137921                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15781743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16352649                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        51420                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       781240                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          720                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242869                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        973167                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27888                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5340                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20342384                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        78461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2004472                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1020845                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1878                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       140488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       126749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       267237                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15933013                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1491583                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       296505                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2319313                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2263548                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            827730                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.691532                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15788655                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15781743                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10227806                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         29063045                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.675472                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351918                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10944870                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13491152                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6851258                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       233465                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8409605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.604255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.159513                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3361496     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2339459     27.82%     67.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       881048     10.48%     78.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       495151      5.89%     84.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       424317      5.05%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       189675      2.26%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183319      2.18%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       122533      1.46%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       412607      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8409605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10944870                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13491152                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2001208                       # Number of memory references committed
system.switch_cpus2.commit.loads              1223232                       # Number of loads committed
system.switch_cpus2.commit.membars               1870                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1957374                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12145552                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       279033                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       412607                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            28339408                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           41658647                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  36508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10944870                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13491152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10944870                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860611                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860611                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161965                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161965                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71559978                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21960141                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20685087                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3740                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9419037                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3242438                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2640610                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       218060                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1382308                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1275558                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333006                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9746                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3583502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17728973                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3242438                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1608564                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3722817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1117696                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        759123                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1751761                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88228                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8961374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.436944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5238557     58.46%     58.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          200367      2.24%     60.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          262048      2.92%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          392381      4.38%     68.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          382798      4.27%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          290572      3.24%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172843      1.93%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          258812      2.89%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1762996     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8961374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344243                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.882249                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3702752                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       747428                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3587046                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28457                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        895689                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       547199                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21204751                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        895689                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3900574                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114532                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       345438                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3413128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       292006                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20581858                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          107                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        125824                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        91913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     28683329                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95853683                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95853683                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17785411                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10897838                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4375                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2485                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           832412                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1907663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1009230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19933                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       345542                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19123845                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15383875                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29064                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6243595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19005519                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8961374                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.716687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892509                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3243618     36.20%     36.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1925615     21.49%     57.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1249437     13.94%     71.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       845887      9.44%     81.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       792226      8.84%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       422592      4.72%     94.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       311259      3.47%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        93613      1.04%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        77127      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8961374                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75478     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15526     14.24%     83.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18056     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12800772     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       217234      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1736      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1519322      9.88%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       844811      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15383875                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.633275                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             109060                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007089                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39867248                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25371709                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14951171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15492935                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        52757                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       733373                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       256382                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        895689                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          68210                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10793                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19128021                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       131756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1907663                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1009230                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2435                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       132898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123288                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       256186                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15088606                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1430220                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       295269                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2256465                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2111535                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            826245                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.601927                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14955325                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14951171                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9603184                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26971294                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.587335                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10417480                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12803977                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6324009                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       221486                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8065685                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.587463                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.139080                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3233309     40.09%     40.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2260274     28.02%     68.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       832760     10.32%     78.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       476379      5.91%     84.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       396996      4.92%     89.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       198645      2.46%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193694      2.40%     94.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        83351      1.03%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       390277      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8065685                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10417480                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12803977                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1927127                       # Number of memory references committed
system.switch_cpus3.commit.loads              1174286                       # Number of loads committed
system.switch_cpus3.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1836312                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11541224                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       261287                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       390277                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26803394                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39152203                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 457663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10417480                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12803977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10417480                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.904157                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.904157                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.106003                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.106003                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67906028                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20650460                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19586913                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3472                       # number of misc regfile writes
system.l20.replacements                          3474                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          105182                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5522                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.047809                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.042031                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   937.385557                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1096.572412                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004415                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.457708                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.535436                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3887                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3887                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             861                       # number of Writeback hits
system.l20.Writeback_hits::total                  861                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3887                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3887                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3887                       # number of overall hits
system.l20.overall_hits::total                   3887                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3460                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3474                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3460                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3474                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3460                       # number of overall misses
system.l20.overall_misses::total                 3474                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2345784                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    586076259                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      588422043                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2345784                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    586076259                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       588422043                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2345784                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    586076259                       # number of overall miss cycles
system.l20.overall_miss_latency::total      588422043                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7347                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7361                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          861                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              861                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7361                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7361                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.470941                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.471947                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.470941                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.471947                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.470941                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.471947                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       167556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169386.202023                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169378.826425                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       167556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169386.202023                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169378.826425                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       167556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169386.202023                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169378.826425                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 498                       # number of writebacks
system.l20.writebacks::total                      498                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3460                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3474                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3460                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3474                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3460                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3474                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    546691669                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    548878452                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    546691669                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    548878452                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2186783                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    546691669                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    548878452                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.470941                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.471947                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.470941                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.471947                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.470941                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.471947                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158003.372543                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157996.100173                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158003.372543                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157996.100173                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156198.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158003.372543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157996.100173                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1274                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          153619                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3322                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.242926                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           25.154661                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.687432                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   574.809090                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1434.348817                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012283                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006683                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.280669                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.700366                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2903                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2903                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             948                       # number of Writeback hits
system.l21.Writeback_hits::total                  948                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2903                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2903                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2903                       # number of overall hits
system.l21.overall_hits::total                   2903                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1258                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1273                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1258                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1273                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1258                       # number of overall misses
system.l21.overall_misses::total                 1273                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2106729                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    191576017                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      193682746                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2106729                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    191576017                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       193682746                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2106729                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    191576017                       # number of overall miss cycles
system.l21.overall_miss_latency::total      193682746                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4161                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4176                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          948                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              948                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4161                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4176                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4161                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4176                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.302331                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.304837                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.302331                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.304837                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.302331                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.304837                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152286.182035                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152146.697565                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152286.182035                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152146.697565                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140448.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152286.182035                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152146.697565                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 552                       # number of writebacks
system.l21.writebacks::total                      552                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1258                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1273                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1258                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1273                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1258                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1273                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    176679867                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    178609417                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    176679867                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    178609417                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1929550                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    176679867                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    178609417                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.302331                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.304837                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.302331                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.304837                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.302331                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.304837                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140445.045310                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140305.904949                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140445.045310                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140305.904949                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128636.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140445.045310                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140305.904949                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           943                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          167884                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2991                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.129723                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  36                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.416491                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   441.525213                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1555.058296                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017578                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007528                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.215588                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.759306                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2742                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2742                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             887                       # number of Writeback hits
system.l22.Writeback_hits::total                  887                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2742                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2742                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2742                       # number of overall hits
system.l22.overall_hits::total                   2742                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          927                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  943                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          927                       # number of demand (read+write) misses
system.l22.demand_misses::total                   943                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          927                       # number of overall misses
system.l22.overall_misses::total                  943                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3319390                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    146582223                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      149901613                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3319390                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    146582223                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       149901613                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3319390                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    146582223                       # number of overall miss cycles
system.l22.overall_miss_latency::total      149901613                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3669                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3685                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          887                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              887                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3669                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3685                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3669                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3685                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.252657                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.255902                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.252657                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.255902                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.252657                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.255902                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 207461.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158125.375405                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158962.474019                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 207461.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158125.375405                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158962.474019                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 207461.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158125.375405                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158962.474019                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 513                       # number of writebacks
system.l22.writebacks::total                      513                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          927                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             943                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          927                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              943                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          927                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             943                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3137167                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    136022446                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    139159613                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3137167                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    136022446                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    139159613                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3137167                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    136022446                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    139159613                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.252657                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.255902                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.252657                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.255902                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.252657                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.255902                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 196072.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146734.030205                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147571.169671                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 196072.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146734.030205                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147571.169671                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 196072.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146734.030205                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147571.169671                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1971                       # number of replacements
system.l23.tagsinuse                      2047.925506                       # Cycle average of tags in use
system.l23.total_refs                          158596                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4019                       # Sample count of references to valid blocks.
system.l23.avg_refs                         39.461558                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           34.103869                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.933957                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   864.000103                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1140.887578                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016652                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004362                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.421875                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.557074                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3642                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3642                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2030                       # number of Writeback hits
system.l23.Writeback_hits::total                 2030                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3642                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3642                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3642                       # number of overall hits
system.l23.overall_hits::total                   3642                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1955                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1968                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1957                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1970                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1957                       # number of overall misses
system.l23.overall_misses::total                 1970                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1973355                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    295139665                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      297113020                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       285174                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       285174                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1973355                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    295424839                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       297398194                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1973355                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    295424839                       # number of overall miss cycles
system.l23.overall_miss_latency::total      297398194                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5597                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5610                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2030                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2030                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5599                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5612                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5599                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5612                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.349294                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.350802                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.349527                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.351033                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.349527                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.351033                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150966.580563                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150972.063008                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       142587                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       142587                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150958.016863                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150963.550254                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 151796.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150958.016863                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150963.550254                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1152                       # number of writebacks
system.l23.writebacks::total                     1152                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1955                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1968                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1957                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1970                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1957                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1970                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    272789043                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    274615108                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       262514                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       262514                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    273051557                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    274877622                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1826065                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    273051557                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    274877622                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.349294                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.350802                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.349527                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.351033                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.349527                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.351033                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139534.037340                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139540.197154                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       131257                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       131257                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139525.578436                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139531.787817                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 140466.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139525.578436                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139531.787817                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961685                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541612                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015174.269618                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961685                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796413                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533995                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533995                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533995                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533995                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533995                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533995                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2745311                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2745311                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2745311                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2745311                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2745311                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2745311                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534012                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534012                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534012                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534012                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161488.882353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161488.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161488.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161488.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2359784                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2359784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2359784                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2359784                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       168556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       168556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       168556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       168556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721032                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21665.267921                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.435192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.564808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872794                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127206                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057352                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057352                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756662                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756662                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756662                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17058                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17058                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17058                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17058                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1661419384                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1661419384                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1661419384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1661419384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1661419384                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1661419384                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1074410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1074410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773720                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773720                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773720                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773720                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015877                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009617                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009617                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97398.252081                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97398.252081                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97398.252081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97398.252081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97398.252081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97398.252081                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu0.dcache.writebacks::total              861                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9711                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9711                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9711                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9711                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9711                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7347                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7347                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    617842834                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    617842834                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    617842834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    617842834                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    617842834                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    617842834                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004142                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004142                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004142                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004142                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84094.573840                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84094.573840                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84094.573840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84094.573840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84094.573840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84094.573840                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.972404                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999559265                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154222.553879                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.972404                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023994                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743546                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1658956                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1658956                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1658956                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1658956                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1658956                       # number of overall hits
system.cpu1.icache.overall_hits::total        1658956                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3016900                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3016900                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3016900                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3016900                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3016900                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3016900                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1658975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1658975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1658975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1658975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1658975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1658975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158784.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158784.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158784.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158784.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2126399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2126399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2126399                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2126399                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 141759.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 141759.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4161                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153221744                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4417                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34689.097578                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.211392                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.788608                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.864107                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.135893                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1130029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1130029                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       760373                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        760373                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1822                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1890402                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1890402                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1890402                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1890402                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10754                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10754                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10754                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10754                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10754                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    833393012                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    833393012                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    833393012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    833393012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    833393012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    833393012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1140783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1140783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       760373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       760373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1901156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1901156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1901156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1901156                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009427                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005657                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005657                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005657                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005657                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 77496.095592                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77496.095592                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77496.095592                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77496.095592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77496.095592                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77496.095592                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu1.dcache.writebacks::total              948                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6593                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6593                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6593                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6593                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6593                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4161                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    210674198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    210674198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    210674198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    210674198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    210674198                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    210674198                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002189                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002189                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002189                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002189                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50630.665225                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50630.665225                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 50630.665225                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50630.665225                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50630.665225                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50630.665225                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.963488                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003038913                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2171079.898268                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.963488                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025583                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740326                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1742627                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1742627                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1742627                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1742627                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1742627                       # number of overall hits
system.cpu2.icache.overall_hits::total        1742627                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4305169                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4305169                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4305169                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4305169                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4305169                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4305169                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1742646                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1742646                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1742646                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1742646                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1742646                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1742646                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 226587.842105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 226587.842105                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 226587.842105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 226587.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 226587.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 226587.842105                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3336514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3336514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3336514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3336514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3336514                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3336514                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 208532.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 208532.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 208532.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 208532.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 208532.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 208532.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3669                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148282486                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3925                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37778.977325                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   216.299331                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    39.700669                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.844919                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.155081                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1134986                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1134986                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       774236                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        774236                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1871                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1871                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1870                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1870                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1909222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1909222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1909222                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1909222                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7425                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7425                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7425                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7425                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7425                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7425                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    412149399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    412149399                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    412149399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    412149399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    412149399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    412149399                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1142411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1142411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       774236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       774236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1870                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1870                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1916647                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1916647                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1916647                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1916647                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55508.336566                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55508.336566                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55508.336566                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55508.336566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55508.336566                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55508.336566                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          887                       # number of writebacks
system.cpu2.dcache.writebacks::total              887                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3756                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3756                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3756                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3756                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3756                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3669                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3669                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3669                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3669                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3669                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3669                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    167286193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    167286193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    167286193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    167286193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    167286193                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    167286193                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001914                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001914                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001914                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001914                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45594.492505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45594.492505                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45594.492505                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45594.492505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45594.492505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45594.492505                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966951                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999906020                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015939.556452                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966951                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020780                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1751744                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1751744                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1751744                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1751744                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1751744                       # number of overall hits
system.cpu3.icache.overall_hits::total        1751744                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2624545                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2624545                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2624545                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2624545                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2624545                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2624545                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1751761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1751761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1751761                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1751761                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1751761                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1751761                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       154385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       154385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       154385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       154385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       154385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       154385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1986539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1986539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1986539                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1986539                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152810.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152810.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5598                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157526514                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5854                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26909.209771                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.373896                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.626104                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884273                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115727                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1087553                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1087553                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       748798                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        748798                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1825                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1825                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1736                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1836351                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1836351                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1836351                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1836351                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14174                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14174                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          457                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          457                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14631                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1182351095                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1182351095                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     62092895                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     62092895                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1244443990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1244443990                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1244443990                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1244443990                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1101727                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1101727                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       749255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       749255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1850982                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1850982                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1850982                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1850982                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012865                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012865                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000610                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000610                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007904                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007904                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007904                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007904                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 83416.896783                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83416.896783                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 135870.667396                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135870.667396                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85055.292871                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85055.292871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85055.292871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85055.292871                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       174434                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        87217                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2030                       # number of writebacks
system.cpu3.dcache.writebacks::total             2030                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8577                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          455                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9032                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9032                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9032                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5597                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5597                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5599                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5599                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5599                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5599                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    326387600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    326387600                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       287174                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       287174                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    326674774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    326674774                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    326674774                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    326674774                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005080                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58314.740039                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58314.740039                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       143587                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       143587                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58345.199857                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58345.199857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58345.199857                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58345.199857                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
