//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Wed Feb  5 12:31:47 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 6 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 7 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\osc_c0\osc_c0.v "
// file 8 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_encoder13.sv "
// file 9 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_encoder17.sv "
// file 10 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\design.sv "
// file 11 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\ecc_design.sv "
// file 12 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_encoder.sv "
// file 13 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_decoder.sv "
// file 14 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\mrsc_encoder.sv "
// file 15 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\mrsc_decoder.sv "
// file 16 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\lfsr_random_generator3.sv "
// file 17 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\lfsr_random_generator_position.sv "
// file 18 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\lfsr_random_generator.sv "
// file 19 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v "
// file 20 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 21 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\designer\prj_2_memory_sb\synthesis.fdc "

`timescale 100 ps/100 ps
module lfsr_random_generator_position (
  lfsr_random_generator_position_0_random_position,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  turn_on_generator_c_i
)
;
output [4:0] lfsr_random_generator_position_0_random_position ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input turn_on_generator_c_i ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire turn_on_generator_c_i ;
wire [0:0] lfsr_2_Z;
wire VCC ;
wire GND ;
// @17:11
  SLE \lfsr[4]  (
	.Q(lfsr_random_generator_position_0_random_position[4]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[3]  (
	.Q(lfsr_random_generator_position_0_random_position[3]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[2]  (
	.Q(lfsr_random_generator_position_0_random_position[2]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[1]  (
	.Q(lfsr_random_generator_position_0_random_position[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[0]  (
	.Q(lfsr_random_generator_position_0_random_position[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:16
  CFG2 \lfsr_2[0]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.Y(lfsr_2_Z[0])
);
defparam \lfsr_2[0] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* lfsr_random_generator_position */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @6:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@7:64
// @6:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @6:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @7:64
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module TBEC_RSC_encoder (
  encoder_output1_i_0,
  encoder_output1,
  mcu_fpga_io_in
)
;
output encoder_output1_i_0 ;
output [23:17] encoder_output1 ;
input [15:0] mcu_fpga_io_in ;
wire encoder_output1_i_0 ;
wire GND ;
wire VCC ;
// @12:30
  CFG4 \Di[1]_0_a2  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(mcu_fpga_io_in[6]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output1[18])
);
defparam \Di[1]_0_a2 .INIT=16'h6996;
// @12:27
  CFG4 \P[3]_0_a2  (
	.A(mcu_fpga_io_in[5]),
	.B(mcu_fpga_io_in[4]),
	.C(mcu_fpga_io_in[1]),
	.D(mcu_fpga_io_in[0]),
	.Y(encoder_output1[21])
);
defparam \P[3]_0_a2 .INIT=16'h6996;
// @12:26
  CFG4 \P[2]_0_a2  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[12]),
	.C(mcu_fpga_io_in[9]),
	.D(mcu_fpga_io_in[8]),
	.Y(encoder_output1[23])
);
defparam \P[2]_0_a2 .INIT=16'h6996;
// @12:32
  CFG4 \Di[3]_0_a2  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output1[17])
);
defparam \Di[3]_0_a2 .INIT=16'h6996;
// @12:31
  CFG4 \Di[2]_0_a2  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[5]),
	.D(mcu_fpga_io_in[0]),
	.Y(encoder_output1[19])
);
defparam \Di[2]_0_a2 .INIT=16'h6996;
// @12:25
  CFG4 \P[1]_0_a2  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[6]),
	.C(mcu_fpga_io_in[3]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output1[22])
);
defparam \P[1]_0_a2 .INIT=16'h6996;
// @12:24
  CFG4 \P[0]_0_a2  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[14]),
	.C(mcu_fpga_io_in[11]),
	.D(mcu_fpga_io_in[10]),
	.Y(encoder_output1[20])
);
defparam \P[0]_0_a2 .INIT=16'h6996;
// @12:29
  CFG4 \Di[0]_m2  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[10]),
	.C(mcu_fpga_io_in[7]),
	.D(mcu_fpga_io_in[2]),
	.Y(encoder_output1_i_0)
);
defparam \Di[0]_m2 .INIT=16'h9669;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder */

module TBEC_RSC_decoder (
  data_out_left_1_1_0,
  data_out_left_1_1_12,
  data_out_left_1_1_1,
  data_out_left_1_1_5,
  decoder_output1_0,
  decoder_input_up_0,
  signal_3__3_0,
  linsin_0__1_0,
  mcu_mem_io_down_in,
  signal_0__6_0,
  signal_1__3_0,
  signal_2__3_0,
  signal_1__6_0,
  data_out_left_mb_1_0_0,
  mcu_mem_io_up_in,
  data_out_left_1_0_0,
  signal_0__0_iv_0_tz,
  SDi_0_a3_x_RNIKNTAR5_0,
  flag,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z,
  g0_3_1,
  N_97,
  un1_SDi_3_i,
  ecc_sel1_c,
  g0_2_0_1,
  mcu_fpga_io_1,
  flag11,
  quad117,
  decoder_output1_1z
)
;
output data_out_left_1_1_0 ;
output data_out_left_1_1_12 ;
output data_out_left_1_1_1 ;
output data_out_left_1_1_5 ;
output decoder_output1_0 ;
input decoder_input_up_0 ;
output signal_3__3_0 ;
output linsin_0__1_0 ;
input [15:0] mcu_mem_io_down_in ;
output signal_0__6_0 ;
output signal_1__3_0 ;
output signal_2__3_0 ;
output signal_1__6_0 ;
output data_out_left_mb_1_0_0 ;
input [15:0] mcu_mem_io_up_in ;
output data_out_left_1_0_0 ;
output [2:1] signal_0__0_iv_0_tz ;
output SDi_0_a3_x_RNIKNTAR5_0 ;
output [2:0] flag ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
input g0_3_1 ;
output N_97 ;
output un1_SDi_3_i ;
input ecc_sel1_c ;
input g0_2_0_1 ;
input mcu_fpga_io_1 ;
output flag11 ;
output quad117 ;
output decoder_output1_1z ;
wire data_out_left_1_1_0 ;
wire data_out_left_1_1_12 ;
wire data_out_left_1_1_1 ;
wire data_out_left_1_1_5 ;
wire decoder_output1_0 ;
wire decoder_input_up_0 ;
wire signal_3__3_0 ;
wire linsin_0__1_0 ;
wire signal_0__6_0 ;
wire signal_1__3_0 ;
wire signal_2__3_0 ;
wire signal_1__6_0 ;
wire data_out_left_mb_1_0_0 ;
wire data_out_left_1_0_0 ;
wire SDi_0_a3_x_RNIKNTAR5_0 ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire g0_3_1 ;
wire N_97 ;
wire un1_SDi_3_i ;
wire ecc_sel1_c ;
wire g0_2_0_1 ;
wire mcu_fpga_io_1 ;
wire flag11 ;
wire quad117 ;
wire decoder_output1_1z ;
wire [1:1] signal_3__5_m_0_1;
wire [1:1] signal_2__5_m_0_1;
wire [3:3] SDi_0_a3_1_0_Z;
wire [3:3] SDi_0_a3_1_Z;
wire [3:3] SDi;
wire [1:1] SDi_3;
wire [0:0] SDi_2_0_a4_x_Z;
wire [2:2] SDi_4;
wire [1:1] SP_3_0_a4_x_Z;
wire [0:0] SDi_2_0_a4_0_Z;
wire [2:2] SDi_4_0_a4_1_Z;
wire [1:1] SP_3;
wire [3:3] SP;
wire [0:0] quad2;
wire [0:0] quad1;
wire [1:1] SDi_3_0_a4_1_0_Z;
wire [0:0] SUM_0_a2_1;
wire [0:0] SP_2;
wire [0:0] SDi_2;
wire [0:0] SUM_3_a2_1_Z;
wire [0:0] SUM_0_a2_0_1_1;
wire [0:0] SUM_0_a2_0_1;
wire [1:1] signal_0__5_m_0_1;
wire [0:0] un2_6_2;
wire [0:0] linsin_3_;
wire [1:0] linsin_2_;
wire [3:3] signal_3__6;
wire [1:0] linsin_1_;
wire [1:0] linsin_0_;
wire quad117_0 ;
wire VCC ;
wire GND ;
wire flag12_Z ;
wire flag10 ;
wire un1_m7_1_1_1_0 ;
wire N_69 ;
wire un1_m7_1_1 ;
wire N_70 ;
wire SUMtt_i2_mux ;
wire SUM_N_12_mux_i_rn_1 ;
wire CO0_N_5 ;
wire N_16 ;
wire SUM_N_12_mux_i_rn_0 ;
wire g0_1 ;
wire N_74_4 ;
wire un1_m7_1_1_1 ;
wire g0_2_0_1_1 ;
wire g0_2_0 ;
wire un1_m7_1_1_2 ;
wire un1_m7_1_1_0 ;
wire CO0_0 ;
wire un1_m7_1 ;
wire g0_1_0 ;
wire g0_i_1 ;
wire g1 ;
wire N_18 ;
wire un1_SP_1_1_0_Z ;
wire N_69_0 ;
wire g0_2_1_0 ;
wire N_72 ;
wire g0_sx ;
wire g0_0_Z ;
wire g0_2_1_Z ;
wire g2_Z ;
wire un1_SDi_6_1_N_5L8_1_Z ;
wire N_62 ;
wire un1_SDi_6_1_N_5L8_Z ;
wire N_64 ;
wire un1_SDi_6_1_N_8L15_Z ;
wire un1_SP_1_Z ;
wire N_66 ;
wire N_57_0 ;
wire SUM_N_12_mux_i_mb_rn_0 ;
wire SUM_N_11 ;
wire SUM_m7_1 ;
wire N_68 ;
wire SUM_0_a4_N_2L1 ;
wire SUM_0_a4_N_3L3 ;
wire SUM_0_a2_N_2L1 ;
wire N_77 ;
wire N_24 ;
wire un1_SDi_6_1_N_6L11_Z ;
wire un1_SDi_6_1_N_7L13_Z ;
wire un1_SDi_6_1_Z ;
wire N_23 ;
wire N_71 ;
wire N_6 ;
wire quad117_N_2 ;
wire SUM_i4_mux_0 ;
wire SUM_N_4 ;
wire CO2_0 ;
wire quad117_m2_0_Z ;
wire N_21 ;
wire N_68_1 ;
wire quad117_m6_0_Z ;
wire quad117_m6_1_1 ;
wire un1_SDi_2_Z ;
wire quad117_N_8 ;
wire quad117_i3_mux_0 ;
wire quad117_m6_1_Z ;
wire quad117_N_9_mux ;
  CLKINT quad117_inferred_clock_RNI034A (
	.Y(quad117),
	.A(quad117_0)
);
// @13:47
  SLE \flag_Z[0]  (
	.Q(flag[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag11),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @13:47
  SLE \flag_Z[1]  (
	.Q(flag[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag12_Z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @13:47
  SLE \flag_Z[2]  (
	.Q(flag[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag10),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @13:47
  CFG4 \signal[3]_5_m_0_1[1]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(quad117),
	.D(mcu_fpga_io_1),
	.Y(signal_3__5_m_0_1[1])
);
defparam \signal[3]_5_m_0_1[1] .INIT=16'hFF9F;
// @13:47
  CFG4 \signal[2]_5_m_0_1[1]  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[2]),
	.C(quad117),
	.D(mcu_fpga_io_1),
	.Y(signal_2__5_m_0_1[1])
);
defparam \signal[2]_5_m_0_1[1] .INIT=16'hFF9F;
// @13:41
  CFG4 \SDi_0_a3[3]  (
	.A(mcu_mem_io_down_in[14]),
	.B(SDi_0_a3_1_0_Z[3]),
	.C(SDi_0_a3_1_Z[3]),
	.D(mcu_fpga_io_1),
	.Y(SDi[3])
);
defparam \SDi_0_a3[3] .INIT=16'h0096;
// @13:41
  CFG2 \SDi_0_a3_1_1[3]  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_up_in[4]),
	.Y(SDi_0_a3_1_0_Z[3])
);
defparam \SDi_0_a3_1_1[3] .INIT=4'h6;
// @11:34
  CFG4 \SDi_2_0_a4_x_RNIRHQ1Q[0]  (
	.A(un1_m7_1_1_1_0),
	.B(SDi_3[1]),
	.C(SDi_2_0_a4_x_Z[0]),
	.D(N_69),
	.Y(un1_m7_1_1)
);
defparam \SDi_2_0_a4_x_RNIRHQ1Q[0] .INIT=16'h712B;
// @11:34
  CFG3 \SP_3_0_a2_RNI747TB[1]  (
	.A(mcu_mem_io_down_in[9]),
	.B(mcu_fpga_io_1),
	.C(N_70),
	.Y(un1_m7_1_1_1_0)
);
defparam \SP_3_0_a2_RNI747TB[1] .INIT=8'h2D;
// @13:47
  CFG4 \flag11_1.SUM_N_12_mux_i_rn  (
	.A(SUMtt_i2_mux),
	.B(SUM_N_12_mux_i_rn_1),
	.C(CO0_N_5),
	.D(N_16),
	.Y(SUM_N_12_mux_i_rn_0)
);
defparam \flag11_1.SUM_N_12_mux_i_rn .INIT=16'h22B2;
// @13:47
  CFG4 \flag11_1.SUM_N_12_mux_i_rn_1  (
	.A(g0_1),
	.B(SDi_4[2]),
	.C(SDi[3]),
	.D(N_74_4),
	.Y(SUM_N_12_mux_i_rn_1)
);
defparam \flag11_1.SUM_N_12_mux_i_rn_1 .INIT=16'h2B17;
// @13:51
  CFG4 \flag11_1.SUMtt_m4  (
	.A(un1_m7_1_1_1),
	.B(SDi_3[1]),
	.C(SP_3_0_a4_x_Z[1]),
	.D(N_69),
	.Y(SUMtt_i2_mux)
);
defparam \flag11_1.SUMtt_m4 .INIT=16'h712B;
// @13:51
  CFG3 \flag11_1.SUMtt_m4_1  (
	.A(mcu_mem_io_down_in[15]),
	.B(SDi_2_0_a4_0_Z[0]),
	.C(mcu_fpga_io_1),
	.Y(un1_m7_1_1_1)
);
defparam \flag11_1.SUMtt_m4_1 .INIT=8'h39;
  CFG4 un1_SDi_3_RNIOUB10H (
	.A(g0_2_0_1_1),
	.B(g0_2_0_1),
	.C(flag10),
	.D(mcu_fpga_io_1),
	.Y(g0_2_0)
);
defparam un1_SDi_3_RNIOUB10H.INIT=16'h0031;
  CFG4 un1_SDi_3_RNI0OASU5 (
	.A(ecc_sel1_c),
	.B(SDi_0_a3_x_RNIKNTAR5_0),
	.C(un1_SDi_3_i),
	.D(quad117),
	.Y(g0_2_0_1_1)
);
defparam un1_SDi_3_RNI0OASU5.INIT=16'h2A00;
// @13:40
  CFG4 \SDi_4_0_a4[2]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[12]),
	.C(SDi_4_0_a4_1_Z[2]),
	.D(mcu_fpga_io_1),
	.Y(SDi_4[2])
);
defparam \SDi_4_0_a4[2] .INIT=16'h0069;
// @13:40
  CFG3 \SDi_4_0_a4_1[2]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_up_in[0]),
	.Y(SDi_4_0_a4_1_Z[2])
);
defparam \SDi_4_0_a4_1[2] .INIT=8'h69;
// @11:34
  CFG4 \SDi_0_a3_x_RNI8DLF35[3]  (
	.A(un1_m7_1_1_2),
	.B(un1_m7_1_1_0),
	.C(un1_m7_1_1),
	.D(CO0_0),
	.Y(un1_m7_1)
);
defparam \SDi_0_a3_x_RNI8DLF35[3] .INIT=16'h2994;
// @11:34
  CFG4 \SDi_0_a3_x_RNIOBBS71_0[3]  (
	.A(g0_1_0),
	.B(g0_1),
	.C(SDi_4[2]),
	.D(N_74_4),
	.Y(un1_m7_1_1_0)
);
defparam \SDi_0_a3_x_RNIOBBS71_0[3] .INIT=16'h71E8;
// @13:36
  CFG4 g0_0_x (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[10]),
	.D(mcu_fpga_io_1),
	.Y(g0_1)
);
defparam g0_0_x.INIT=16'h0096;
// @11:34
  CFG4 \SDi_0_a3_x_RNIOBBS71[3]  (
	.A(g0_1_0),
	.B(g0_1),
	.C(SDi_4[2]),
	.D(N_74_4),
	.Y(g0_i_1)
);
defparam \SDi_0_a3_x_RNIOBBS71[3] .INIT=16'h8E17;
// @13:47
  CFG4 un1_SP_1_1_0 (
	.A(mcu_mem_io_down_in[11]),
	.B(g1),
	.C(mcu_fpga_io_1),
	.D(N_18),
	.Y(un1_SP_1_1_0_Z)
);
defparam un1_SP_1_1_0.INIT=16'hC639;
// @13:34
  CFG3 \SP_3_0_a4_x[1]  (
	.A(mcu_mem_io_down_in[9]),
	.B(mcu_fpga_io_1),
	.C(N_70),
	.Y(SP_3_0_a4_x_Z[1])
);
defparam \SP_3_0_a4_x[1] .INIT=8'hD2;
// @11:34
  CFG4 \N_1_1.CO0  (
	.A(g0_1),
	.B(SDi_4[2]),
	.C(SDi[3]),
	.D(N_74_4),
	.Y(N_69_0)
);
defparam \N_1_1.CO0 .INIT=16'hD4E8;
// @11:34
  CFG4 g0_2_1 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_down_in[8]),
	.D(mcu_fpga_io_1),
	.Y(g0_2_1_0)
);
defparam g0_2_1.INIT=16'hFF69;
// @11:34
  CFG4 \N_8_1.CO0  (
	.A(SP_3[1]),
	.B(SDi_3[1]),
	.C(SDi_2_0_a4_x_Z[0]),
	.D(N_69),
	.Y(N_72)
);
defparam \N_8_1.CO0 .INIT=16'h8EE8;
// @13:38
  CFG3 \SDi_2_0_a4_x[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(SDi_2_0_a4_0_Z[0]),
	.C(mcu_fpga_io_1),
	.Y(SDi_2_0_a4_x_Z[0])
);
defparam \SDi_2_0_a4_x[0] .INIT=8'hC6;
// @13:41
  CFG3 \SDi_0_a3_x[3]  (
	.A(mcu_mem_io_down_in[14]),
	.B(SDi_0_a3_1_Z[3]),
	.C(mcu_fpga_io_1),
	.Y(g0_1_0)
);
defparam \SDi_0_a3_x[3] .INIT=8'h06;
// @13:51
  CFG4 \flag10_4_1.g0  (
	.A(g0_sx),
	.B(g1),
	.C(g0_0_Z),
	.D(N_18),
	.Y(un1_m7_1_1_2)
);
defparam \flag10_4_1.g0 .INIT=16'h4114;
// @13:51
  CFG4 \flag10_4_1.g0_sx  (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(g0_2_1_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_sx)
);
defparam \flag10_4_1.g0_sx .INIT=16'h0096;
// @13:36
  CFG4 g0_0 (
	.A(mcu_mem_io_up_in[0]),
	.B(g2_Z),
	.C(N_74_4),
	.D(mcu_fpga_io_1),
	.Y(SP[3])
);
defparam g0_0.INIT=16'hF096;
// @13:47
  CFG4 \signal[0]_0_iv_0_tz[2]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag11),
	.Y(signal_0__0_iv_0_tz[2])
);
defparam \signal[0]_0_iv_0_tz[2] .INIT=16'hF020;
// @13:47
  CFG4 \signal[0]_0_iv_0_tz[1]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag11),
	.Y(signal_0__0_iv_0_tz[1])
);
defparam \signal[0]_0_iv_0_tz[1] .INIT=16'hFF8F;
// @11:34
  CFG3 \SDi_0_a3_x_RNIKNTAR5[3]  (
	.A(un1_m7_1),
	.B(quad2[0]),
	.C(quad1[0]),
	.Y(SDi_0_a3_x_RNIKNTAR5_0)
);
defparam \SDi_0_a3_x_RNIKNTAR5[3] .INIT=8'h82;
// @13:39
  CFG4 \SDi_3_0_a4[1]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[13]),
	.C(SDi_3_0_a4_1_0_Z[1]),
	.D(mcu_fpga_io_1),
	.Y(SDi_3[1])
);
defparam \SDi_3_0_a4[1] .INIT=16'h0069;
// @13:39
  CFG3 \SDi_3_0_a4_1_0[1]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[9]),
	.Y(SDi_3_0_a4_1_0_Z[1])
);
defparam \SDi_3_0_a4_1_0[1] .INIT=8'h69;
// @13:47
  CFG4 un1_SDi_6_1_N_5L8 (
	.A(mcu_mem_io_up_in[5]),
	.B(un1_SDi_6_1_N_5L8_1_Z),
	.C(mcu_fpga_io_1),
	.D(N_62),
	.Y(un1_SDi_6_1_N_5L8_Z)
);
defparam un1_SDi_6_1_N_5L8.INIT=16'hF906;
// @13:47
  CFG4 un1_SDi_6_1_N_5L8_1 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_up_in[3]),
	.D(mcu_mem_io_down_in[9]),
	.Y(un1_SDi_6_1_N_5L8_1_Z)
);
defparam un1_SDi_6_1_N_5L8_1.INIT=16'h6996;
// @13:41
  CFG2 \SDi_0_a3_1_0[3]  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_up_in[6]),
	.Y(SDi_0_a3_1_Z[3])
);
defparam \SDi_0_a3_1_0[3] .INIT=4'h6;
// @13:47
  CFG4 un1_SDi_6_1_N_8L15 (
	.A(g0_2_1_0),
	.B(SP_3[1]),
	.C(SP[3]),
	.D(N_64),
	.Y(un1_SDi_6_1_N_8L15_Z)
);
defparam un1_SDi_6_1_N_8L15.INIT=16'h172B;
// @13:47
  CFG4 un1_SP_1 (
	.A(un1_SP_1_1_0_Z),
	.B(SP_3[1]),
	.C(SP[3]),
	.D(CO0_N_5),
	.Y(un1_SP_1_Z)
);
defparam un1_SP_1.INIT=16'h0002;
// @13:47
  CFG4 \signal[0][2]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag10),
	.Y(N_97)
);
defparam \signal[0][2] .INIT=16'hFF8F;
// @11:34
  CFG4 \SDi_0_a3_1_RNIKH6MB1[3]  (
	.A(g0_2_1_0),
	.B(N_66),
	.C(N_64),
	.D(N_57_0),
	.Y(CO0_0)
);
defparam \SDi_0_a3_1_RNIKH6MB1[3] .INIT=16'h8421;
// @13:47
  CFG4 \flag11_1.SUM_N_12_mux_i_mb_mb  (
	.A(quad1[0]),
	.B(SUM_N_12_mux_i_rn_0),
	.C(SUM_N_12_mux_i_mb_rn_0),
	.D(SUM_N_11),
	.Y(flag11)
);
defparam \flag11_1.SUM_N_12_mux_i_mb_mb .INIT=16'hD8CC;
// @13:47
  CFG4 \flag11_1.SUM_N_12_mux_i_mb_rn  (
	.A(SUMtt_i2_mux),
	.B(SUM_m7_1),
	.C(N_69_0),
	.D(N_68),
	.Y(SUM_N_12_mux_i_mb_rn_0)
);
defparam \flag11_1.SUM_N_12_mux_i_mb_rn .INIT=16'hFE80;
// @13:51
  CFG4 \flag11_4_1.SUM_0_a4_N_2L1  (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[14]),
	.C(mcu_mem_io_down_in[13]),
	.D(mcu_mem_io_down_in[12]),
	.Y(SUM_0_a4_N_2L1)
);
defparam \flag11_4_1.SUM_0_a4_N_2L1 .INIT=16'h6996;
// @13:51
  CFG4 \flag11_4_1.SUM_0_a4_N_3L3  (
	.A(mcu_mem_io_down_in[11]),
	.B(mcu_mem_io_down_in[10]),
	.C(mcu_mem_io_down_in[9]),
	.D(SUM_0_a4_N_2L1),
	.Y(SUM_0_a4_N_3L3)
);
defparam \flag11_4_1.SUM_0_a4_N_3L3 .INIT=16'h6996;
// @13:51
  CFG4 \flag11_4_1.SUM_0_a4[0]  (
	.A(SUM_0_a4_N_3L3),
	.B(mcu_fpga_io_1),
	.C(N_64),
	.D(N_62),
	.Y(N_16)
);
defparam \flag11_4_1.SUM_0_a4[0] .INIT=16'h2DD2;
// @11:34
  CFG2 \N_21_1.SUM_0_a2_N_2L1  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[12]),
	.Y(SUM_0_a2_N_2L1)
);
defparam \N_21_1.SUM_0_a2_N_2L1 .INIT=4'h6;
// @11:34
  CFG4 \N_21_1.SUM_0_a2_N_3L3  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_mem_io_down_in[0]),
	.D(SUM_0_a2_N_2L1),
	.Y(SUM_0_a2_1[0])
);
defparam \N_21_1.SUM_0_a2_N_3L3 .INIT=16'h6996;
// @11:34
  CFG4 \N_21_1.SUM_0_a2[0]  (
	.A(N_74_4),
	.B(SUM_0_a2_1[0]),
	.C(data_out_left_1_0_0),
	.D(mcu_fpga_io_1),
	.Y(N_77)
);
defparam \N_21_1.SUM_0_a2[0] .INIT=16'h5A96;
// @11:34
  CFG4 \SUM_0_0_a2[0]  (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(g0_2_1_Z),
	.D(mcu_fpga_io_1),
	.Y(quad2[0])
);
defparam \SUM_0_0_a2[0] .INIT=16'h0096;
// @11:34
  CFG2 \SUM_0_0_a2_1[0]  (
	.A(mcu_mem_io_down_in[12]),
	.B(mcu_mem_io_down_in[14]),
	.Y(g0_2_1_Z)
);
defparam \SUM_0_0_a2_1[0] .INIT=4'h6;
// @13:47
  CFG4 un1_SDi_6_1_N_6L11 (
	.A(SP_2[0]),
	.B(N_70),
	.C(N_57_0),
	.D(N_24),
	.Y(un1_SDi_6_1_N_6L11_Z)
);
defparam un1_SDi_6_1_N_6L11.INIT=16'h9669;
// @13:47
  CFG4 un1_SDi_6_1_N_7L13 (
	.A(SDi_4[2]),
	.B(SDi_3[1]),
	.C(SDi_2[0]),
	.D(SDi[3]),
	.Y(un1_SDi_6_1_N_7L13_Z)
);
defparam un1_SDi_6_1_N_7L13.INIT=16'h0001;
// @13:47
  CFG4 un1_SDi_6_1 (
	.A(un1_SDi_6_1_N_8L15_Z),
	.B(un1_SDi_6_1_N_7L13_Z),
	.C(un1_SDi_6_1_N_6L11_Z),
	.D(un1_SDi_6_1_N_5L8_Z),
	.Y(un1_SDi_6_1_Z)
);
defparam un1_SDi_6_1.INIT=16'h8008;
// @13:36
  CFG2 g2 (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_up_in[5]),
	.Y(g2_Z)
);
defparam g2.INIT=4'h6;
// @13:40
  CFG3 g0_5 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_fpga_io_1),
	.Y(N_62)
);
defparam g0_5.INIT=8'h06;
// @11:34
  CFG3 g0_3 (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(mcu_fpga_io_1),
	.Y(N_57_0)
);
defparam g0_3.INIT=8'h06;
// @11:34
  CFG3 \N_23_1.g0  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_fpga_io_1),
	.Y(N_18)
);
defparam \N_23_1.g0 .INIT=8'h06;
// @11:34
  CFG3 \N_8_1.g1  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_fpga_io_1),
	.Y(g1)
);
defparam \N_8_1.g1 .INIT=8'h06;
  CFG4 \N_8_1.g0_0_0  (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[13]),
	.C(mcu_mem_io_down_in[9]),
	.D(mcu_fpga_io_1),
	.Y(g0_0_Z)
);
defparam \N_8_1.g0_0_0 .INIT=16'h0096;
// @11:34
  CFG4 \SDi_0_a3_1_RNIGEIOV[3]  (
	.A(mcu_mem_io_down_in[8]),
	.B(mcu_fpga_io_1),
	.C(N_64),
	.D(N_62),
	.Y(CO0_N_5)
);
defparam \SDi_0_a3_1_RNIGEIOV[3] .INIT=16'h2DD2;
// @11:34
  CFG4 \N_8_1.g0_0  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[10]),
	.C(g1),
	.D(mcu_fpga_io_1),
	.Y(N_23)
);
defparam \N_8_1.g0_0 .INIT=16'hF096;
// @11:34
  CFG3 \N_8_1.g0  (
	.A(g1),
	.B(g0_0_Z),
	.C(N_18),
	.Y(N_71)
);
defparam \N_8_1.g0 .INIT=8'h96;
// @11:45
  CFG3 un1_SDi_3_RNIM47QLH (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(flag11),
	.Y(N_6)
);
defparam un1_SDi_3_RNIM47QLH.INIT=8'hF2;
// @11:45
  CFG4 un1_SDi_3_RNIS5I5731 (
	.A(g0_3_1),
	.B(g0_2_0),
	.C(quad117),
	.D(N_6),
	.Y(decoder_output1_1z)
);
defparam un1_SDi_3_RNIS5I5731.INIT=16'hECCC;
// @13:47
  CFG4 \signal[2]_5_m_0[1]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(signal_2__5_m_0_1[1]),
	.D(flag10),
	.Y(data_out_left_mb_1_0_0)
);
defparam \signal[2]_5_m_0[1] .INIT=16'h0F02;
// @11:34
  CFG4 \SUM_3_a2[0]  (
	.A(mcu_mem_io_down_in[11]),
	.B(mcu_mem_io_down_in[9]),
	.C(SUM_3_a2_1_Z[0]),
	.D(mcu_fpga_io_1),
	.Y(quad1[0])
);
defparam \SUM_3_a2[0] .INIT=16'h0096;
// @11:34
  CFG2 \SUM_3_a2_1[0]  (
	.A(mcu_mem_io_down_in[13]),
	.B(mcu_mem_io_down_in[15]),
	.Y(SUM_3_a2_1_Z[0])
);
defparam \SUM_3_a2_1[0] .INIT=4'h6;
// @13:47
  CFG4 \un2_6_2.SUM_0_a2_0_1[0]  (
	.A(mcu_mem_io_down_in[5]),
	.B(mcu_mem_io_down_in[4]),
	.C(SUM_0_a2_0_1_1[0]),
	.D(mcu_fpga_io_1),
	.Y(SUM_0_a2_0_1[0])
);
defparam \un2_6_2.SUM_0_a2_0_1[0] .INIT=16'h0069;
// @13:47
  CFG3 \un2_6_2.SUM_0_a2_0_1_1[0]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_up_in[2]),
	.Y(SUM_0_a2_0_1_1[0])
);
defparam \un2_6_2.SUM_0_a2_0_1_1[0] .INIT=8'h69;
// @13:47
  CFG4 \signal[0]_5_m_0[1]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(signal_0__5_m_0_1[1]),
	.D(flag10),
	.Y(data_out_left_1_1_0)
);
defparam \signal[0]_5_m_0[1] .INIT=16'h0F02;
// @13:47
  CFG2 \signal[0]_5_m_0_1[1]  (
	.A(quad117),
	.B(un2_6_2[0]),
	.Y(signal_0__5_m_0_1[1])
);
defparam \signal[0]_5_m_0_1[1] .INIT=4'h7;
// @13:47
  CFG4 \signal[3]_5_m_0[1]  (
	.A(SDi_0_a3_x_RNIKNTAR5_0),
	.B(un1_SDi_3_i),
	.C(signal_3__5_m_0_1[1]),
	.D(flag10),
	.Y(data_out_left_1_1_12)
);
defparam \signal[3]_5_m_0[1] .INIT=16'h0F02;
// @13:51
  CFG2 \flag11_1.SUM_m7_1  (
	.A(N_16),
	.B(CO0_N_5),
	.Y(SUM_m7_1)
);
defparam \flag11_1.SUM_m7_1 .INIT=4'h4;
// @13:47
  CFG3 quad117_m1 (
	.A(linsin_3_[0]),
	.B(linsin_2_[1]),
	.C(N_77),
	.Y(quad117_N_2)
);
defparam quad117_m1.INIT=8'h01;
// @13:47
  CFG3 \flag10_1.SUM_i3_mux_i  (
	.A(SUM_i4_mux_0),
	.B(SUM_N_4),
	.C(CO2_0),
	.Y(flag10)
);
defparam \flag10_1.SUM_i3_mux_i .INIT=8'h71;
// @13:51
  CFG2 \signal[0]_1_sqmuxa  (
	.A(flag11),
	.B(quad117),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @13:51
  CFG2 \signal[0]_0_sqmuxa  (
	.A(flag10),
	.B(quad117),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @13:51
  CFG2 flag12 (
	.A(un1_SDi_3_i),
	.B(SDi_0_a3_x_RNIKNTAR5_0),
	.Y(flag12_Z)
);
defparam flag12.INIT=4'h4;
// @13:38
  CFG3 \SDi_2_0_a4_0[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_fpga_io_1),
	.Y(SDi_2_0_a4_0_Z[0])
);
defparam \SDi_2_0_a4_0[0] .INIT=8'h06;
// @13:67
  CFG3 \_l1.signal[1]_6_i[3]  (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__6_0)
);
defparam \_l1.signal[1]_6_i[3] .INIT=8'h06;
// @11:34
  CFG3 \N_23_1.SUM_1_i_o3[0]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[3]),
	.C(mcu_fpga_io_1),
	.Y(signal_2__3_0)
);
defparam \N_23_1.SUM_1_i_o3[0] .INIT=8'h06;
// @11:34
  CFG3 \N_23_1.SUM_4_i[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[5]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__3_0)
);
defparam \N_23_1.SUM_4_i[0] .INIT=8'h06;
// @13:41
  CFG3 \SDi_0_a3_1[3]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_fpga_io_1),
	.Y(N_64)
);
defparam \SDi_0_a3_1[3] .INIT=8'h06;
// @13:67
  CFG3 \_l0.signal[0]_6_i[3]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[6]),
	.C(mcu_fpga_io_1),
	.Y(signal_0__6_0)
);
defparam \_l0.signal[0]_6_i[3] .INIT=8'h06;
// @13:57
  CFG3 \_l0.signal[0]_3_i[0]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(mcu_fpga_io_1),
	.Y(linsin_0__1_0)
);
defparam \_l0.signal[0]_3_i[0] .INIT=8'h06;
// @13:38
  CFG3 \SDi_2_0_a2[0]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[8]),
	.C(mcu_fpga_io_1),
	.Y(N_69)
);
defparam \SDi_2_0_a2[0] .INIT=8'h06;
// @13:34
  CFG3 \SP_3_0_a2[1]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[9]),
	.C(mcu_fpga_io_1),
	.Y(N_70)
);
defparam \SP_3_0_a2[1] .INIT=8'h06;
// @13:67
  CFG3 \_l3.signal[3]_6_i[3]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__6[3])
);
defparam \_l3.signal[3]_6_i[3] .INIT=8'h06;
// @13:67
  CFG3 \_l2.signal[2]_6_i_o3[3]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_down_in[2]),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_1_0_0)
);
defparam \_l2.signal[2]_6_i_o3[3] .INIT=8'h06;
// @13:47
  CFG3 \un2_6_2.SUM_0_a3_2[0]  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[6]),
	.C(mcu_fpga_io_1),
	.Y(un2_6_2[0])
);
defparam \un2_6_2.SUM_0_a3_2[0] .INIT=8'h06;
// @13:47
  CFG3 \un2_6_1.SUM_7_i[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__3_0)
);
defparam \un2_6_1.SUM_7_i[0] .INIT=8'h06;
// @11:34
  CFG3 \N_15_1.SUM_0_a4_4[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_fpga_io_1),
	.Y(N_74_4)
);
defparam \N_15_1.SUM_0_a4_4[0] .INIT=8'h06;
// @13:51
  CFG3 \flag10_4_1.SUM_0_a3_2[0]  (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(mcu_fpga_io_1),
	.Y(N_66)
);
defparam \flag10_4_1.SUM_0_a3_2[0] .INIT=8'h06;
// @13:47
  CFG4 quad117_m2_0_0 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[0]),
	.D(mcu_fpga_io_1),
	.Y(quad117_m2_0_Z)
);
defparam quad117_m2_0_0.INIT=16'h0096;
// @13:26
  CFG4 \linsin[1]_i[1]  (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_down_in[4]),
	.D(mcu_fpga_io_1),
	.Y(linsin_1_[1])
);
defparam \linsin[1]_i[1] .INIT=16'h0096;
// @13:27
  CFG4 \linsin[2]_i[0]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[3]),
	.D(mcu_fpga_io_1),
	.Y(linsin_2_[0])
);
defparam \linsin[2]_i[0] .INIT=16'h0096;
// @13:25
  CFG4 \linsin[1]_i[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_down_in[5]),
	.D(mcu_fpga_io_1),
	.Y(linsin_1_[0])
);
defparam \linsin[1]_i[0] .INIT=16'h0096;
// @13:47
  CFG4 \un2_6_2.SUM_0_a2[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[10]),
	.D(mcu_fpga_io_1),
	.Y(N_21)
);
defparam \un2_6_2.SUM_0_a2[0] .INIT=16'h0096;
// @13:24
  CFG4 \linsin[0]_i[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_down_in[6]),
	.D(mcu_fpga_io_1),
	.Y(linsin_0_[1])
);
defparam \linsin[0]_i[1] .INIT=16'h0096;
// @13:28
  CFG4 \linsin[2]_i[1]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_mem_io_down_in[2]),
	.D(mcu_fpga_io_1),
	.Y(linsin_2_[1])
);
defparam \linsin[2]_i[1] .INIT=16'h0096;
// @13:29
  CFG4 \linsin[3]_i[0]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(mcu_fpga_io_1),
	.Y(linsin_3_[0])
);
defparam \linsin[3]_i[0] .INIT=16'h0096;
// @13:23
  CFG4 \linsin[0]_i[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[7]),
	.C(mcu_mem_io_down_in[7]),
	.D(mcu_fpga_io_1),
	.Y(linsin_0_[0])
);
defparam \linsin[0]_i[0] .INIT=16'h0096;
// @13:51
  CFG4 \_l3.signal[3]_6_i_RNI3OCO1C[3]  (
	.A(quad117),
	.B(flag11),
	.C(signal_3__6[3]),
	.D(decoder_input_up_0),
	.Y(decoder_output1_0)
);
defparam \_l3.signal[3]_6_i_RNI3OCO1C[3] .INIT=16'hF780;
// @13:38
  CFG4 \SDi_2_0_a4[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(SDi_2_0_a4_0_Z[0]),
	.C(mcu_fpga_io_1),
	.D(N_69),
	.Y(SDi_2[0])
);
defparam \SDi_2_0_a4[0] .INIT=16'h39C6;
// @13:47
  CFG4 \signal[0]_0_iv_0[2]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(signal_0__0_iv_0_tz[2]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_1_1)
);
defparam \signal[0]_0_iv_0[2] .INIT=16'h0060;
// @13:47
  CFG4 \signal[1]_0_iv_0[2]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(signal_0__0_iv_0_tz[2]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_1_5)
);
defparam \signal[1]_0_iv_0[2] .INIT=16'h0060;
// @13:34
  CFG4 \SP_3_0_a4[1]  (
	.A(mcu_mem_io_down_in[9]),
	.B(mcu_fpga_io_1),
	.C(N_70),
	.D(N_69),
	.Y(SP_3[1])
);
defparam \SP_3_0_a4[1] .INIT=16'h2DD2;
// @11:34
  CFG3 \N_1_1.SUM_0_a4_1[0]  (
	.A(N_66),
	.B(N_64),
	.C(N_62),
	.Y(N_68_1)
);
defparam \N_1_1.SUM_0_a4_1[0] .INIT=8'h96;
// @11:34
  CFG4 un1_SDi_6_1_N_6L11_RNO (
	.A(mcu_mem_io_up_in[8]),
	.B(N_74_4),
	.C(mcu_fpga_io_1),
	.D(decoder_input_up_0),
	.Y(N_24)
);
defparam un1_SDi_6_1_N_6L11_RNO.INIT=16'h39C6;
// @13:33
  CFG4 \SP_2_0_a2[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[11]),
	.C(mcu_fpga_io_1),
	.D(N_21),
	.Y(SP_2[0])
);
defparam \SP_2_0_a2[0] .INIT=16'hF906;
// @11:34
  CFG3 \N_1_1.SUM_0_a4[0]  (
	.A(mcu_mem_io_down_in[10]),
	.B(N_68_1),
	.C(mcu_fpga_io_1),
	.Y(N_68)
);
defparam \N_1_1.SUM_0_a4[0] .INIT=8'hC6;
// @13:47
  CFG3 quad117_m6_0 (
	.A(linsin_2_[0]),
	.B(linsin_1_[1]),
	.C(linsin_1_[0]),
	.Y(quad117_m6_0_Z)
);
defparam quad117_m6_0.INIT=8'h17;
// @13:47
  CFG4 \un2_6_2.SUM_0_a3_1[0]  (
	.A(un2_6_2[0]),
	.B(SUM_0_a2_0_1[0]),
	.C(signal_2__3_0),
	.D(N_21),
	.Y(quad117_m6_1_1)
);
defparam \un2_6_2.SUM_0_a3_1[0] .INIT=16'h6996;
// @13:47
  CFG4 un1_SDi_2 (
	.A(SDi_4[2]),
	.B(SDi_3[1]),
	.C(SDi_2[0]),
	.D(SDi[3]),
	.Y(un1_SDi_2_Z)
);
defparam un1_SDi_2.INIT=16'h0001;
// @13:47
  CFG4 quad117_m3_0 (
	.A(SUM_0_a2_0_1[0]),
	.B(linsin_0_[1]),
	.C(signal_2__3_0),
	.D(N_18),
	.Y(quad117_N_8)
);
defparam quad117_m3_0.INIT=16'h6996;
// @13:51
  CFG4 \flag11_1.SUM_m5  (
	.A(mcu_mem_io_down_in[11]),
	.B(N_68),
	.C(mcu_fpga_io_1),
	.D(N_23),
	.Y(SUM_N_11)
);
defparam \flag11_1.SUM_m5 .INIT=16'h39C6;
// @13:47
  CFG4 quad117_m2_0 (
	.A(quad117_m2_0_Z),
	.B(linsin_3_[0]),
	.C(linsin_2_[1]),
	.D(linsin_0_[1]),
	.Y(quad117_i3_mux_0)
);
defparam quad117_m2_0.INIT=16'h0017;
// @13:71
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3[1]),
	.D(SDi_2[0]),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @13:51
  CFG3 \flag10_1.CO2_0  (
	.A(quad2[0]),
	.B(SP_2[0]),
	.C(N_71),
	.Y(CO2_0)
);
defparam \flag10_1.CO2_0 .INIT=8'h84;
// @13:47
  CFG4 quad117_m6_1 (
	.A(quad117_m6_1_1),
	.B(quad117_m6_0_Z),
	.C(linsin_0_[0]),
	.D(N_77),
	.Y(quad117_m6_1_Z)
);
defparam quad117_m6_1.INIT=16'h8C4C;
// @13:51
  CFG3 \flag10_1.SUM_m3  (
	.A(un1_m7_1_1_2),
	.B(g0_i_1),
	.C(N_72),
	.Y(SUM_N_4)
);
defparam \flag10_1.SUM_m3 .INIT=8'h17;
// @13:47
  CFG4 quad117_m6 (
	.A(quad117_m6_1_Z),
	.B(quad117_i3_mux_0),
	.C(quad117_N_8),
	.D(quad117_N_2),
	.Y(quad117_N_9_mux)
);
defparam quad117_m6.INIT=16'hA808;
// @13:51
  CFG4 \flag10_1.SUM_m7  (
	.A(un1_m7_1_1_2),
	.B(g0_i_1),
	.C(N_72),
	.D(CO0_0),
	.Y(SUM_i4_mux_0)
);
defparam \flag10_1.SUM_m7 .INIT=16'h7F01;
// @11:34
  CFG4 quad117_inferred_clock_RNO (
	.A(un1_SP_1_Z),
	.B(un1_SDi_6_1_Z),
	.C(un1_SDi_2_Z),
	.D(quad117_N_9_mux),
	.Y(quad117_0)
);
defparam quad117_inferred_clock_RNO.INIT=16'h0533;
//@11:34
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_decoder */

module TBEC_RSC_encoder13 (
  un24_data_out_0,
  lfsr_random_generator_position_0_random_position,
  lfsr_random_generator3_0_random_value,
  m12_2_03_1z,
  m4_2_03_1z,
  m13_2_03_1z,
  m5_2_03_1z,
  m8_2_03_1z,
  m15_2_03,
  m10_2_03,
  m2_2_03_1z,
  m3_2_03_1z,
  m9_2_03_1z,
  m2_0_03_1z,
  m3_0_03_1z,
  m1_2_03_1z,
  m0_2_03_1z,
  m8_2_03_2_0,
  m14_2_03_3_0_1z,
  m17_2_03_0,
  g0_0_1z,
  g0_1_1z,
  m4_0_03_0,
  m0_0_03_0,
  m1_0_03_0,
  m5_0_03_0,
  m2_0_03_0,
  m3_0_03_1,
  m2_0_03_1,
  m1_0_03_1,
  m5_0_03_1,
  m9_2_03_0
)
;
output un24_data_out_0 ;
input [4:0] lfsr_random_generator_position_0_random_position ;
input [2:0] lfsr_random_generator3_0_random_value ;
output m12_2_03_1z ;
output m4_2_03_1z ;
output m13_2_03_1z ;
output m5_2_03_1z ;
output m8_2_03_1z ;
output m15_2_03 ;
output m10_2_03 ;
output m2_2_03_1z ;
output m3_2_03_1z ;
output m9_2_03_1z ;
output m2_0_03_1z ;
output m3_0_03_1z ;
output m1_2_03_1z ;
output m0_2_03_1z ;
output m8_2_03_2_0 ;
output m14_2_03_3_0_1z ;
output m17_2_03_0 ;
output g0_0_1z ;
output g0_1_1z ;
output m4_0_03_0 ;
output m0_0_03_0 ;
output m1_0_03_0 ;
output m5_0_03_0 ;
output m2_0_03_0 ;
output m3_0_03_1 ;
output m2_0_03_1 ;
output m1_0_03_1 ;
output m5_0_03_1 ;
output m9_2_03_0 ;
wire un24_data_out_0 ;
wire m12_2_03_1z ;
wire m4_2_03_1z ;
wire m13_2_03_1z ;
wire m5_2_03_1z ;
wire m8_2_03_1z ;
wire m15_2_03 ;
wire m10_2_03 ;
wire m2_2_03_1z ;
wire m3_2_03_1z ;
wire m9_2_03_1z ;
wire m2_0_03_1z ;
wire m3_0_03_1z ;
wire m1_2_03_1z ;
wire m0_2_03_1z ;
wire m8_2_03_2_0 ;
wire m14_2_03_3_0_1z ;
wire m17_2_03_0 ;
wire g0_0_1z ;
wire g0_1_1z ;
wire m4_0_03_0 ;
wire m0_0_03_0 ;
wire m1_0_03_0 ;
wire m5_0_03_0 ;
wire m2_0_03_0 ;
wire m3_0_03_1 ;
wire m2_0_03_1 ;
wire m1_0_03_1 ;
wire m5_0_03_1 ;
wire m9_2_03_0 ;
wire g1_Z ;
wire g2_0_0_Z ;
wire m4_0_03_tz_1 ;
wire m3_0_03_0_0 ;
wire m4_0_03_tz_0 ;
wire g0_0_1_Z ;
wire m0_0_03_Z ;
wire m5_0_03 ;
wire m4_0_03_tz_Z ;
wire m1_0_03_Z ;
wire m3_0_03_0_Z ;
wire m4_0_03_Z ;
wire GND ;
wire VCC ;
// @8:49
  CFG4 g1 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.C(lfsr_random_generator_position_0_random_position[0]),
	.D(lfsr_random_generator3_0_random_value[2]),
	.Y(g1_Z)
);
defparam g1.INIT=16'h8000;
  CFG4 g2_0_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(g2_0_0_Z)
);
defparam g2_0_0.INIT=16'h5410;
// @8:49
  CFG4 g0_13 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(g2_0_0_Z),
	.D(g1_Z),
	.Y(m9_2_03_0)
);
defparam g0_13.INIT=16'h7520;
// @8:49
  CFG3 g0_12 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.Y(m5_0_03_1)
);
defparam g0_12.INIT=8'h80;
// @8:49
  CFG4 g0_11 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(m1_0_03_1)
);
defparam g0_11.INIT=16'h5410;
// @8:49
  CFG3 g0_10 (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(m4_0_03_tz_1)
);
defparam g0_10.INIT=8'hE4;
// @8:49
  CFG4 g0_9 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m4_0_03_tz_1),
	.Y(m2_0_03_1)
);
defparam g0_9.INIT=16'h7520;
// @8:49
  CFG4 g0_8 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(lfsr_random_generator3_0_random_value[1]),
	.Y(m3_0_03_0_0)
);
defparam g0_8.INIT=16'h6240;
// @8:49
  CFG4 g0_7 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m3_0_03_0_0),
	.Y(m3_0_03_1)
);
defparam g0_7.INIT=16'hFF80;
// @8:49
  CFG3 g0_6 (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(m4_0_03_tz_0)
);
defparam g0_6.INIT=8'hE4;
// @8:49
  CFG4 g0_5 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m4_0_03_tz_0),
	.Y(m2_0_03_0)
);
defparam g0_5.INIT=16'h7520;
// @8:49
  CFG3 g0_4 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.Y(m5_0_03_0)
);
defparam g0_4.INIT=8'h80;
// @8:49
  CFG4 g0_3 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(m1_0_03_0)
);
defparam g0_3.INIT=16'h5410;
// @8:49
  CFG3 g0_2 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.Y(m0_0_03_0)
);
defparam g0_2.INIT=8'h10;
// @8:49
  CFG4 g0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(lfsr_random_generator3_0_random_value[1]),
	.Y(m4_0_03_0)
);
defparam g0.INIT=16'hA820;
  CFG2 g0_1 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.Y(g0_1_1z)
);
defparam g0_1.INIT=4'h1;
  CFG2 g0_0_1 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.Y(g0_0_1_Z)
);
defparam g0_0_1.INIT=4'h8;
  CFG4 g0_0_3 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(g0_0_1z)
);
defparam g0_0_3.INIT=16'h5410;
// @8:49
  CFG4 g0_0 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(g0_0_1_Z),
	.Y(m17_2_03_0)
);
defparam g0_0.INIT=16'h8000;
// @8:49
  CFG2 m14_2_03_3_0 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.Y(m14_2_03_3_0_1z)
);
defparam m14_2_03_3_0.INIT=4'h8;
// @8:49
  CFG2 m10_2_03_2_0 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.Y(m8_2_03_2_0)
);
defparam m10_2_03_2_0.INIT=4'h4;
// @8:49
  CFG3 m0_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.Y(m0_0_03_Z)
);
defparam m0_0_03.INIT=8'h10;
// @8:49
  CFG3 m5_0_03_3 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.Y(m5_0_03)
);
defparam m5_0_03_3.INIT=8'h80;
// @8:49
  CFG3 m4_0_03_tz (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(m4_0_03_tz_Z)
);
defparam m4_0_03_tz.INIT=8'hE4;
// @8:49
  CFG4 m1_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(m1_0_03_Z)
);
defparam m1_0_03.INIT=16'h5410;
// @8:49
  CFG4 m3_0_03_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(lfsr_random_generator3_0_random_value[1]),
	.Y(m3_0_03_0_Z)
);
defparam m3_0_03_0.INIT=16'h6240;
// @8:49
  CFG3 m0_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m0_0_03_Z),
	.Y(m0_2_03_1z)
);
defparam m0_2_03.INIT=8'h10;
// @8:49
  CFG2 m4_0_03 (
	.A(m4_0_03_tz_Z),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.Y(m4_0_03_Z)
);
defparam m4_0_03.INIT=4'h8;
// @8:49
  CFG3 m1_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m1_0_03_Z),
	.Y(m1_2_03_1z)
);
defparam m1_2_03.INIT=8'h10;
// @8:49
  CFG4 m3_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m3_0_03_0_Z),
	.Y(m3_0_03_1z)
);
defparam m3_0_03.INIT=16'hFF80;
// @8:49
  CFG4 m2_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m4_0_03_tz_Z),
	.Y(m2_0_03_1z)
);
defparam m2_0_03.INIT=16'h7520;
// @8:49
  CFG4 m9_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m9_2_03_1z)
);
defparam m9_2_03.INIT=16'h6240;
// @8:49
  CFG3 m3_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m3_0_03_1z),
	.Y(m3_2_03_1z)
);
defparam m3_2_03.INIT=8'h10;
// @8:49
  CFG3 m2_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m2_0_03_1z),
	.Y(m2_2_03_1z)
);
defparam m2_2_03.INIT=8'h10;
// @8:49
  CFG2 m10_2_03_2 (
	.A(m2_0_03_1z),
	.B(m8_2_03_2_0),
	.Y(m10_2_03)
);
defparam m10_2_03_2.INIT=4'h8;
// @8:49
  CFG2 m15_2_03_3 (
	.A(m3_0_03_1z),
	.B(m14_2_03_3_0_1z),
	.Y(m15_2_03)
);
defparam m15_2_03_3.INIT=4'h8;
// @8:49
  CFG4 m8_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m8_2_03_1z)
);
defparam m8_2_03.INIT=16'h6240;
// @8:49
  CFG4 m5_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m5_2_03_1z)
);
defparam m5_2_03.INIT=16'h5410;
// @8:49
  CFG4 m13_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m13_2_03_1z)
);
defparam m13_2_03.INIT=16'hA820;
// @8:49
  CFG4 un24_data_out_22 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m14_2_03_3_0_1z),
	.C(m4_0_03_Z),
	.D(m0_2_03_1z),
	.Y(un24_data_out_0)
);
defparam un24_data_out_22.INIT=16'hEA40;
// @8:49
  CFG4 m4_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m4_2_03_1z)
);
defparam m4_2_03.INIT=16'h5410;
// @8:49
  CFG4 m12_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m12_2_03_1z)
);
defparam m12_2_03.INIT=16'hA820;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder13 */

module ecc_design (
  lfsr_random_generator3_0_random_value,
  lfsr_random_generator_position_0_random_position,
  flag,
  decoder_input_up_0,
  mcu_mem_io_down_in,
  mcu_mem_io_up_in,
  mcu_fpga_io_in,
  decoder_output1,
  decoder_output0,
  decoder_output2,
  decoder_output14,
  decoder_output13,
  decoder_output9,
  decoder_output3,
  decoder_output12,
  decoder_output4,
  decoder_output15,
  decoder_output7,
  decoder_output11,
  ecc_sel0_c,
  decoder_output10,
  decoder_output6,
  decoder_output5,
  mcu_fpga_io_1,
  decoder_output8,
  ecc_sel1_c,
  encoder_output_up15,
  encoder_output_up1,
  encoder_output_up2,
  encoder_output_up3,
  encoder_output_up4,
  encoder_output_up5,
  encoder_output_up6,
  encoder_output_up7,
  encoder_output_up8,
  encoder_output_up9,
  encoder_output_up10,
  encoder_output_up11,
  encoder_output_up12,
  encoder_output_up13,
  encoder_output_up14,
  encoder_output_down3,
  encoder_output_down4,
  encoder_output_down5,
  encoder_output_down6,
  encoder_output_down7,
  encoder_output_down8,
  encoder_output_down9,
  encoder_output_down10,
  encoder_output_down11,
  encoder_output_down12,
  encoder_output_down13,
  encoder_output_down14,
  encoder_output_down15,
  encoder_output_up0,
  encoder_output_down0,
  encoder_output_down1,
  encoder_output_down2
)
;
input [2:0] lfsr_random_generator3_0_random_value ;
input [4:0] lfsr_random_generator_position_0_random_position ;
output [2:0] flag ;
input decoder_input_up_0 ;
input [15:0] mcu_mem_io_down_in ;
input [15:0] mcu_mem_io_up_in ;
input [15:0] mcu_fpga_io_in ;
output decoder_output1 ;
output decoder_output0 ;
output decoder_output2 ;
output decoder_output14 ;
output decoder_output13 ;
output decoder_output9 ;
output decoder_output3 ;
output decoder_output12 ;
output decoder_output4 ;
output decoder_output15 ;
output decoder_output7 ;
output decoder_output11 ;
input ecc_sel0_c ;
output decoder_output10 ;
output decoder_output6 ;
output decoder_output5 ;
input mcu_fpga_io_1 ;
output decoder_output8 ;
input ecc_sel1_c ;
output encoder_output_up15 ;
output encoder_output_up1 ;
output encoder_output_up2 ;
output encoder_output_up3 ;
output encoder_output_up4 ;
output encoder_output_up5 ;
output encoder_output_up6 ;
output encoder_output_up7 ;
output encoder_output_up8 ;
output encoder_output_up9 ;
output encoder_output_up10 ;
output encoder_output_up11 ;
output encoder_output_up12 ;
output encoder_output_up13 ;
output encoder_output_up14 ;
output encoder_output_down3 ;
output encoder_output_down4 ;
output encoder_output_down5 ;
output encoder_output_down6 ;
output encoder_output_down7 ;
output encoder_output_down8 ;
output encoder_output_down9 ;
output encoder_output_down10 ;
output encoder_output_down11 ;
output encoder_output_down12 ;
output encoder_output_down13 ;
output encoder_output_down14 ;
output encoder_output_down15 ;
output encoder_output_up0 ;
output encoder_output_down0 ;
output encoder_output_down1 ;
output encoder_output_down2 ;
wire decoder_input_up_0 ;
wire decoder_output1 ;
wire decoder_output0 ;
wire decoder_output2 ;
wire decoder_output14 ;
wire decoder_output13 ;
wire decoder_output9 ;
wire decoder_output3 ;
wire decoder_output12 ;
wire decoder_output4 ;
wire decoder_output15 ;
wire decoder_output7 ;
wire decoder_output11 ;
wire ecc_sel0_c ;
wire decoder_output10 ;
wire decoder_output6 ;
wire decoder_output5 ;
wire mcu_fpga_io_1 ;
wire decoder_output8 ;
wire ecc_sel1_c ;
wire encoder_output_up15 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire [15:0] data_out_right_down_1_Z;
wire [15:0] data_out_right_up_1;
wire [13:1] data_out_right_up_1_Z;
wire [3:3] signal_1__6;
wire [13:0] data_out_left_1_Z;
wire [10:10] data_out_left_rn_0;
wire [10:5] data_out_left_1;
wire [3:3] SDi_0_a3_x_RNIKNTAR5;
wire [11:5] data_out_left_1_0;
wire [2:1] signal_0__0_iv_0_tz;
wire [9:9] data_out_left_mb_1_0;
wire [9:9] data_out_left_mb_1_Z;
wire [13:1] data_out_left_1_0_Z;
wire [13:1] data_out_left_1_1;
wire [5:5] data_out_left_1_2;
wire [6:6] data_out_right_up_0_1_0;
wire [11:8] data_out_right_up_1_1_0_0;
wire [14:14] data_out_right_up_1_1_0_2;
wire [0:0] signal_1__3;
wire [0:0] signal_2__3;
wire [0:0] linsin_0__1;
wire [3:3] signal_0__6;
wire [0:0] signal_3__3;
wire [23:17] encoder_output1;
wire [15:0] data_out_right_down_1_1_0_Z;
wire [16:16] encoder_output1_i;
wire [15:15] decoder_output1_Z;
wire [16:16] un24_data_out;
wire data_out_right_up8_i_0 ;
wire data_out_right_up8_inferred_clock_RNI7SRM3_Z ;
wire data_out_right_up7_i_0 ;
wire data_out_right_up7_inferred_clock_RNI6DIC_Z ;
wire data_out_right_up8_Z ;
wire data_out_right_up7_Z ;
wire VCC ;
wire GND ;
wire m3_0_03 ;
wire data_out_right_down_1_N_2L1_5_Z ;
wire signal_0__1_sqmuxa ;
wire N_18 ;
wire un1_SDi_3_i ;
wire data_out_left_N_4L5_0_sx_Z ;
wire quad117 ;
wire flag11 ;
wire data_out_left_N_2L1_0_1_Z ;
wire signal_0__0_sqmuxa ;
wire data_out_left_2_N_4L5_Z ;
wire data_out_left_2_N_3L3_Z ;
wire m2_0_03 ;
wire data_out_right_down_1_N_2L1_6_Z ;
wire data_out_right_down_1_N_3L3_6_Z ;
wire N_7 ;
wire g0_2_0_1 ;
wire m9_2_03_0 ;
wire m5_0_03_1 ;
wire m1_0_03_1 ;
wire g2_0_0 ;
wire data_out_right_up_1_N_2_25_0 ;
wire m2_0_03_1 ;
wire g1_2 ;
wire m3_0_03_1 ;
wire g2_1 ;
wire m2_0_03_0 ;
wire g2 ;
wire m5_0_03_0 ;
wire m1_0_03_0 ;
wire g1_0 ;
wire g0_3_1 ;
wire m4_0_03_0 ;
wire m0_0_03_0 ;
wire g2_0 ;
wire m17_2_03_0 ;
wire g0_1 ;
wire g0_0 ;
wire g0_0_1 ;
wire N_21 ;
wire N_17 ;
wire N_25 ;
wire N_14 ;
wire data_out_right_down_1_N_3L3_5_Z ;
wire m2_2_03 ;
wire data_out_right_down_1_N_2L1_4_Z ;
wire data_out_right_down_1_N_3L3_4_Z ;
wire m3_2_03 ;
wire data_out_right_up_1_N_2L1_5_Z ;
wire N_22 ;
wire N_13 ;
wire m12_2_03 ;
wire data_out_right_up_1_N_2L1_4_Z ;
wire data_out_left_N_2L1_Z ;
wire N_97 ;
wire data_out_right_down_1_N_2L1_3_Z ;
wire data_out_right_down_1_N_3L3_3_Z ;
wire m5_2_03 ;
wire data_out_right_down_1_N_2L1_2_Z ;
wire data_out_right_down_1_N_3L3_2_Z ;
wire m14_2_03_3_0 ;
wire data_out_right_down_1_N_2L1_1_Z ;
wire data_out_right_down_1_N_3L3_1_Z ;
wire data_out_right_up_1_N_2L1_3_Z ;
wire data_out_right_up_1_N_3L3_0_Z ;
wire data_out_right_up_1_N_2L1_2_Z ;
wire m8_2_03_2_0 ;
wire data_out_right_down_1_N_2L1_0_Z ;
wire data_out_right_down_1_N_3L3_0_Z ;
wire m4_2_03 ;
wire data_out_right_down_1_N_2L1_Z ;
wire data_out_right_down_1_N_3L3_Z ;
wire data_out_right_up_1_N_2L1_0_Z ;
wire data_out_right_up_1_N_3L3_Z ;
wire m8_2_03 ;
wire data_out_right_up_1_N_2L1_Z ;
wire m13_2_03 ;
wire m15_2_03 ;
wire m10_2_03 ;
wire m9_2_03 ;
wire m1_2_03 ;
wire m0_2_03 ;
wire N_10 ;
  CLKINT data_out_right_up8_inferred_clock_RNI7SRM3_0 (
	.Y(data_out_right_up8_i_0),
	.A(data_out_right_up8_inferred_clock_RNI7SRM3_Z)
);
  CLKINT data_out_right_up7_inferred_clock_RNI6DIC_0 (
	.Y(data_out_right_up7_i_0),
	.A(data_out_right_up7_inferred_clock_RNI6DIC_Z)
);
  CFG1 data_out_right_up8_inferred_clock_RNI7SRM3 (
	.A(data_out_right_up8_Z),
	.Y(data_out_right_up8_inferred_clock_RNI7SRM3_Z)
);
defparam data_out_right_up8_inferred_clock_RNI7SRM3.INIT=2'h1;
  CFG1 data_out_right_up7_inferred_clock_RNI6DIC (
	.A(data_out_right_up7_Z),
	.Y(data_out_right_up7_inferred_clock_RNI6DIC_Z)
);
defparam data_out_right_up7_inferred_clock_RNI6DIC.INIT=2'h1;
// @11:45
  SLE \data_out_right_down[13]  (
	.Q(encoder_output_down2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[14]  (
	.Q(encoder_output_down1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[15]  (
	.Q(encoder_output_down0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[15]  (
	.Q(encoder_output_up0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[0]  (
	.Q(encoder_output_down15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[1]  (
	.Q(encoder_output_down14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[2]  (
	.Q(encoder_output_down13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[3]  (
	.Q(encoder_output_down12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[4]  (
	.Q(encoder_output_down11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[5]  (
	.Q(encoder_output_down10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[6]  (
	.Q(encoder_output_down9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[7]  (
	.Q(encoder_output_down8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[8]  (
	.Q(encoder_output_down7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[9]  (
	.Q(encoder_output_down6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[10]  (
	.Q(encoder_output_down5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[11]  (
	.Q(encoder_output_down4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[12]  (
	.Q(encoder_output_down3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[1]  (
	.Q(encoder_output_up14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[2]  (
	.Q(encoder_output_up13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[3]  (
	.Q(encoder_output_up12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[4]  (
	.Q(encoder_output_up11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[5]  (
	.Q(encoder_output_up10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[6]  (
	.Q(encoder_output_up9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[7]  (
	.Q(encoder_output_up8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[8]  (
	.Q(encoder_output_up7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[9]  (
	.Q(encoder_output_up6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[10]  (
	.Q(encoder_output_up5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[11]  (
	.Q(encoder_output_up4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[12]  (
	.Q(encoder_output_up3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[13]  (
	.Q(encoder_output_up2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1_Z[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[14]  (
	.Q(encoder_output_up1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[0]  (
	.Q(encoder_output_up15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i_0),
	.D(data_out_right_up_1[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  CFG4 data_out_right_down_1_N_2L1_5 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m3_0_03),
	.Y(data_out_right_down_1_N_2L1_5_Z)
);
defparam data_out_right_down_1_N_2L1_5.INIT=16'h1000;
// @11:45
  CFG4 \data_out_left[7]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(signal_1__6[3]),
	.D(data_out_left_1_Z[7]),
	.Y(decoder_output8)
);
defparam \data_out_left[7] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[7]  (
	.A(mcu_mem_io_up_in[2]),
	.B(ecc_sel1_c),
	.C(N_18),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[7])
);
defparam \data_out_left_1[7] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left_mb[10]  (
	.A(ecc_sel1_c),
	.B(data_out_left_rn_0[10]),
	.C(data_out_left_1[10]),
	.D(mcu_fpga_io_1),
	.Y(decoder_output5)
);
defparam \data_out_left_mb[10] .INIT=16'hCC4E;
// @11:45
  CFG4 \data_out_left_rn[10]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[5]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_rn_0[10])
);
defparam \data_out_left_rn[10] .INIT=16'h00CA;
// @11:45
  CFG4 data_out_left_N_4L5_0 (
	.A(mcu_mem_io_up_in[10]),
	.B(SDi_0_a3_x_RNIKNTAR5[3]),
	.C(un1_SDi_3_i),
	.D(data_out_left_N_4L5_0_sx_Z),
	.Y(data_out_left_1_0[5])
);
defparam data_out_left_N_4L5_0.INIT=16'h007F;
// @11:45
  CFG3 data_out_left_N_4L5_0_sx (
	.A(mcu_mem_io_up_in[10]),
	.B(quad117),
	.C(flag11),
	.Y(data_out_left_N_4L5_0_sx_Z)
);
defparam data_out_left_N_4L5_0_sx.INIT=8'hA2;
// @11:45
  CFG4 \data_out_left_mb[9]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_left_mb_1_0[9]),
	.D(data_out_left_mb_1_Z[9]),
	.Y(decoder_output6)
);
defparam \data_out_left_mb[9] .INIT=16'hFDA0;
// @11:45
  CFG4 \data_out_left_mb_1[9]  (
	.A(mcu_mem_io_up_in[9]),
	.B(ecc_sel1_c),
	.C(data_out_left_1_0_Z[9]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_mb_1_Z[9])
);
defparam \data_out_left_mb_1[9] .INIT=16'h008B;
// @11:45
  CFG4 data_out_left_N_2L1_0 (
	.A(mcu_mem_io_up_in[10]),
	.B(ecc_sel1_c),
	.C(data_out_right_up8_Z),
	.D(data_out_left_N_2L1_0_1_Z),
	.Y(data_out_left_1_1[5])
);
defparam data_out_left_N_2L1_0.INIT=16'h3200;
// @11:45
  CFG3 data_out_left_N_2L1_0_1 (
	.A(mcu_mem_io_down_in[10]),
	.B(data_out_right_up8_Z),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_N_2L1_0_1_Z)
);
defparam data_out_left_N_2L1_0_1.INIT=8'h0B;
// @11:45
  CFG4 data_out_left_N_5L8 (
	.A(SDi_0_a3_x_RNIKNTAR5[3]),
	.B(signal_0__0_sqmuxa),
	.C(data_out_left_2_N_4L5_Z),
	.D(data_out_left_2_N_3L3_Z),
	.Y(data_out_left_1[5])
);
defparam data_out_left_N_5L8.INIT=16'h13FF;
// @11:45
  CFG4 \data_out_left[5]  (
	.A(data_out_left_1_2[5]),
	.B(data_out_left_1_1[5]),
	.C(data_out_left_1_0[5]),
	.D(data_out_left_1[5]),
	.Y(decoder_output10)
);
defparam \data_out_left[5] .INIT=16'hCEEE;
// @11:45
  CFG4 data_out_right_down_1_N_2L1_6 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m2_0_03),
	.Y(data_out_right_down_1_N_2L1_6_Z)
);
defparam data_out_right_down_1_N_2L1_6.INIT=16'h1000;
// @11:45
  CFG4 data_out_right_down_1_N_3L3_6 (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_6_Z),
	.Y(data_out_right_down_1_N_3L3_6_Z)
);
defparam data_out_right_down_1_N_3L3_6.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[9]  (
	.A(mcu_fpga_io_in[6]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_6_Z),
	.Y(data_out_right_down_1_Z[9])
);
defparam \data_out_right_down_1[9] .INIT=16'h2FE0;
  CFG3 data_out_right_up8_inferred_clock_RNIIUH4S (
	.A(mcu_mem_io_up_in[4]),
	.B(ecc_sel1_c),
	.C(N_7),
	.Y(g0_2_0_1)
);
defparam data_out_right_up8_inferred_clock_RNIIUH4S.INIT=8'h47;
// @11:45
  CFG4 \data_out_right_up_RNO_0[6]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m9_2_03_0),
	.Y(data_out_right_up_0_1_0[6])
);
defparam \data_out_right_up_RNO_0[6] .INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_RNO[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_0_1_0[6]),
	.Y(data_out_right_up_1[6])
);
defparam \data_out_right_up_RNO[6] .INIT=16'hCA3C;
  CFG4 \data_out_right_up_RNO_1[2]  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03_1),
	.D(m1_0_03_1),
	.Y(g2_0_0)
);
defparam \data_out_right_up_RNO_1[2] .INIT=16'h57DF;
// @11:45
  CFG4 \data_out_right_up_RNO_0[2]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(g2_0_0),
	.Y(data_out_right_up_1_N_2_25_0)
);
defparam \data_out_right_up_RNO_0[2] .INIT=16'hF353;
// @11:45
  CFG4 \data_out_right_up_RNO[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2_25_0),
	.Y(data_out_right_up_1[2])
);
defparam \data_out_right_up_RNO[2] .INIT=16'hCA3C;
  CFG3 \data_out_right_up_RNO_0[5]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(m2_0_03_1),
	.Y(g1_2)
);
defparam \data_out_right_up_RNO_0[5] .INIT=8'h80;
// @11:14
  CFG4 \data_out_right_up_RNO[5]  (
	.A(mcu_fpga_io_in[10]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(ecc_sel0_c),
	.D(g1_2),
	.Y(data_out_right_up_1[5])
);
defparam \data_out_right_up_RNO[5] .INIT=16'h9AAA;
// @11:45
  CFG4 \data_out_right_up_RNO_1[8]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m3_0_03_1),
	.Y(g2_1)
);
defparam \data_out_right_up_RNO_1[8] .INIT=16'hDFFF;
// @11:45
  CFG3 \data_out_right_up_RNO_0[8]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(g2_1),
	.Y(data_out_right_up_1_1_0_0[8])
);
defparam \data_out_right_up_RNO_0[8] .INIT=8'hD1;
// @11:45
  CFG4 \data_out_right_up_RNO[8]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_0_0[8]),
	.Y(data_out_right_up_1[8])
);
defparam \data_out_right_up_RNO[8] .INIT=16'hAC5A;
// @11:45
  CFG4 \data_out_right_up_RNO_1[9]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m2_0_03_0),
	.Y(g2)
);
defparam \data_out_right_up_RNO_1[9] .INIT=16'hDFFF;
// @11:45
  CFG3 \data_out_right_up_RNO_0[9]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(g2),
	.Y(data_out_right_up_1_1_0_0[9])
);
defparam \data_out_right_up_RNO_0[9] .INIT=8'hD1;
// @11:45
  CFG4 \data_out_right_up_RNO[9]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_0_0[9]),
	.Y(data_out_right_up_1[9])
);
defparam \data_out_right_up_RNO[9] .INIT=16'hAC5A;
  CFG4 \data_out_right_up_RNO_0[10]  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03_0),
	.D(m1_0_03_0),
	.Y(g1_0)
);
defparam \data_out_right_up_RNO_0[10] .INIT=16'h5410;
// @11:14
  CFG4 \data_out_right_up_RNO[10]  (
	.A(mcu_fpga_io_in[5]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(g1_0),
	.Y(data_out_right_up_1[10])
);
defparam \data_out_right_up_RNO[10] .INIT=16'h6AAA;
// @11:45
  CFG3 data_out_right_up8_inferred_clock_RNIGV28J (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[1]),
	.C(data_out_right_up8_Z),
	.Y(N_7)
);
defparam data_out_right_up8_inferred_clock_RNIGV28J.INIT=8'hCA;
  CFG4 g0_2_a4_1_1 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[1]),
	.C(ecc_sel1_c),
	.D(mcu_fpga_io_1),
	.Y(g0_3_1)
);
defparam g0_2_a4_1_1.INIT=16'h0060;
  CFG4 \data_out_right_up_RNO_1[11]  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_0),
	.D(m0_0_03_0),
	.Y(g2_0)
);
defparam \data_out_right_up_RNO_1[11] .INIT=16'hABEF;
// @11:45
  CFG4 \data_out_right_up_RNO_0[11]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(g2_0),
	.Y(data_out_right_up_1_1_0_0[11])
);
defparam \data_out_right_up_RNO_0[11] .INIT=16'hF353;
// @11:45
  CFG4 \data_out_right_up_RNO[11]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_0_0[11]),
	.Y(data_out_right_up_1[11])
);
defparam \data_out_right_up_RNO[11] .INIT=16'hCA3C;
// @11:45
  CFG4 \data_out_right_up_RNO_1[14]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m17_2_03_0),
	.C(g0_1),
	.D(g0_0),
	.Y(g0_0_1)
);
defparam \data_out_right_up_RNO_1[14] .INIT=16'h1BBB;
// @11:45
  CFG4 \data_out_right_up_RNO_0[14]  (
	.A(mcu_fpga_io_in[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(g0_0_1),
	.Y(data_out_right_up_1_1_0_2[14])
);
defparam \data_out_right_up_RNO_0[14] .INIT=16'h53A3;
// @11:45
  CFG4 \data_out_right_up_RNO[14]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_0_2[14]),
	.Y(data_out_right_up_1[14])
);
defparam \data_out_right_up_RNO[14] .INIT=16'h0CFA;
// @11:45
  CFG4 \data_out_left[4]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(signal_1__3[0]),
	.D(data_out_left_1_Z[4]),
	.Y(decoder_output11)
);
defparam \data_out_left[4] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[4]  (
	.A(mcu_mem_io_up_in[14]),
	.B(ecc_sel1_c),
	.C(N_21),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[4])
);
defparam \data_out_left_1[4] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[8]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(signal_2__3[0]),
	.D(data_out_left_1_Z[8]),
	.Y(decoder_output7)
);
defparam \data_out_left[8] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[8]  (
	.A(mcu_mem_io_up_in[13]),
	.B(ecc_sel1_c),
	.C(N_17),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[8])
);
defparam \data_out_left_1[8] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[0]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(linsin_0__1[0]),
	.D(data_out_left_1_Z[0]),
	.Y(decoder_output15)
);
defparam \data_out_left[0] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(ecc_sel1_c),
	.C(N_25),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[0])
);
defparam \data_out_left_1[0] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[11]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(data_out_left_1_0[11]),
	.D(data_out_left_1_Z[11]),
	.Y(decoder_output4)
);
defparam \data_out_left[11] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[11]  (
	.A(mcu_mem_io_up_in[1]),
	.B(ecc_sel1_c),
	.C(N_14),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[11])
);
defparam \data_out_left_1[11] .INIT=16'h038B;
// @11:45
  CFG4 data_out_right_down_1_N_3L3_5 (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[13]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_5_Z),
	.Y(data_out_right_down_1_N_3L3_5_Z)
);
defparam data_out_right_down_1_N_3L3_5.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[8]  (
	.A(mcu_fpga_io_in[7]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_5_Z),
	.Y(data_out_right_down_1_Z[8])
);
defparam \data_out_right_down_1[8] .INIT=16'h2FE0;
// @11:45
  CFG2 data_out_right_down_1_N_2L1_4 (
	.A(m2_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(data_out_right_down_1_N_2L1_4_Z)
);
defparam data_out_right_down_1_N_2L1_4.INIT=4'h2;
// @11:45
  CFG4 data_out_right_down_1_N_3L3_4 (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[4]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_4_Z),
	.Y(data_out_right_down_1_N_3L3_4_Z)
);
defparam data_out_right_down_1_N_3L3_4.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[13]  (
	.A(mcu_fpga_io_in[2]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_4_Z),
	.Y(data_out_right_down_1_Z[13])
);
defparam \data_out_right_down_1[13] .INIT=16'h2FE0;
// @11:45
  CFG4 data_out_right_up_1_N_2L1_5 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m3_2_03),
	.Y(data_out_right_up_1_N_2L1_5_Z)
);
defparam data_out_right_up_1_N_2L1_5.INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1[12]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_5_Z),
	.Y(data_out_right_up_1_Z[12])
);
defparam \data_out_right_up_1[12] .INIT=16'hAC5A;
// @11:45
  CFG4 \data_out_left[3]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(signal_0__6[3]),
	.D(data_out_left_1_Z[3]),
	.Y(decoder_output12)
);
defparam \data_out_left[3] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[3]  (
	.A(mcu_mem_io_up_in[3]),
	.B(ecc_sel1_c),
	.C(N_22),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[3])
);
defparam \data_out_left_1[3] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[12]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(signal_3__3[0]),
	.D(data_out_left_1_Z[12]),
	.Y(decoder_output3)
);
defparam \data_out_left[12] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[12]  (
	.A(mcu_mem_io_up_in[12]),
	.B(ecc_sel1_c),
	.C(N_13),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[12])
);
defparam \data_out_left_1[12] .INIT=16'h038B;
// @11:45
  CFG4 data_out_right_up_1_N_2L1_4 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m12_2_03),
	.Y(data_out_right_up_1_N_2L1_4_Z)
);
defparam data_out_right_up_1_N_2L1_4.INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_4_Z),
	.Y(data_out_right_up_1_Z[3])
);
defparam \data_out_right_up_1[3] .INIT=16'hCA3C;
// @11:45
  CFG2 data_out_left_N_2L1 (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_up_in[13]),
	.Y(data_out_left_N_2L1_Z)
);
defparam data_out_left_N_2L1.INIT=4'h6;
// @11:45
  CFG4 data_out_left_N_4L5 (
	.A(mcu_mem_io_up_in[5]),
	.B(signal_0__0_iv_0_tz[2]),
	.C(N_97),
	.D(data_out_left_N_2L1_Z),
	.Y(data_out_left_1[10])
);
defparam data_out_left_N_4L5.INIT=16'h135F;
// @11:45
  CFG2 data_out_right_down_1_N_2L1_3 (
	.A(m3_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(data_out_right_down_1_N_2L1_3_Z)
);
defparam data_out_right_down_1_N_2L1_3.INIT=4'h2;
// @11:45
  CFG4 data_out_right_down_1_N_3L3_3 (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[5]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_3_Z),
	.Y(data_out_right_down_1_N_3L3_3_Z)
);
defparam data_out_right_down_1_N_3L3_3.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[12]  (
	.A(mcu_fpga_io_in[3]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_3_Z),
	.Y(data_out_right_down_1_Z[12])
);
defparam \data_out_right_down_1[12] .INIT=16'h2FE0;
// @11:45
  CFG2 data_out_right_down_1_N_2L1_2 (
	.A(m5_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(data_out_right_down_1_N_2L1_2_Z)
);
defparam data_out_right_down_1_N_2L1_2.INIT=4'h2;
// @11:45
  CFG4 data_out_right_down_1_N_3L3_2 (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_2_Z),
	.Y(data_out_right_down_1_N_3L3_2_Z)
);
defparam data_out_right_down_1_N_3L3_2.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[10]  (
	.A(mcu_fpga_io_in[5]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_2_Z),
	.Y(data_out_right_down_1_Z[10])
);
defparam \data_out_right_down_1[10] .INIT=16'h2FE0;
// @11:45
  CFG3 data_out_right_down_1_N_2L1_1 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m14_2_03_3_0),
	.C(m2_0_03),
	.Y(data_out_right_down_1_N_2L1_1_Z)
);
defparam data_out_right_down_1_N_2L1_1.INIT=8'h40;
// @11:45
  CFG3 data_out_right_down_1_N_3L3_1 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_down_1_N_2L1_1_Z),
	.Y(data_out_right_down_1_N_3L3_1_Z)
);
defparam data_out_right_down_1_N_3L3_1.INIT=8'h3B;
// @11:45
  CFG4 \data_out_right_down_1[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(ecc_sel1_c),
	.C(encoder_output1[17]),
	.D(data_out_right_down_1_N_3L3_1_Z),
	.Y(data_out_right_down_1_Z[1])
);
defparam \data_out_right_down_1[1] .INIT=16'hF02E;
// @11:45
  CFG4 \data_out_left[6]  (
	.A(ecc_sel1_c),
	.B(N_97),
	.C(data_out_left_1_1[6]),
	.D(data_out_left_1_Z[6]),
	.Y(decoder_output9)
);
defparam \data_out_left[6] .INIT=16'hFDA0;
// @11:45
  CFG4 \data_out_left_1[6]  (
	.A(mcu_mem_io_up_in[6]),
	.B(ecc_sel1_c),
	.C(data_out_left_1_0_Z[6]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[6])
);
defparam \data_out_left_1[6] .INIT=16'h008B;
// @11:45
  CFG3 data_out_right_up_1_N_2L1_3 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m14_2_03_3_0),
	.C(m2_0_03),
	.Y(data_out_right_up_1_N_2L1_3_Z)
);
defparam data_out_right_up_1_N_2L1_3.INIT=8'h7F;
// @11:45
  CFG3 data_out_right_up_1_N_3L3_0 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_N_2L1_3_Z),
	.Y(data_out_right_up_1_N_3L3_0_Z)
);
defparam data_out_right_up_1_N_3L3_0.INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_3L3_0_Z),
	.Y(data_out_right_up_1_Z[1])
);
defparam \data_out_right_up_1[1] .INIT=16'h3ACC;
// @11:45
  CFG4 data_out_right_up_1_N_2L1_2 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m2_2_03),
	.Y(data_out_right_up_1_N_2L1_2_Z)
);
defparam data_out_right_up_1_N_2L1_2.INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1[13]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_2_Z),
	.Y(data_out_right_up_1_Z[13])
);
defparam \data_out_right_up_1[13] .INIT=16'hAC5A;
// @11:45
  CFG4 \data_out_left[2]  (
	.A(ecc_sel1_c),
	.B(N_97),
	.C(data_out_left_1_1[2]),
	.D(data_out_left_1_Z[2]),
	.Y(decoder_output13)
);
defparam \data_out_left[2] .INIT=16'hFDA0;
// @11:45
  CFG4 \data_out_left_1[2]  (
	.A(mcu_mem_io_up_in[7]),
	.B(ecc_sel1_c),
	.C(data_out_left_1_0_Z[2]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[2])
);
defparam \data_out_left_1[2] .INIT=16'h008B;
// @11:45
  CFG3 data_out_right_down_1_N_2L1_0 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m8_2_03_2_0),
	.C(m3_0_03),
	.Y(data_out_right_down_1_N_2L1_0_Z)
);
defparam data_out_right_down_1_N_2L1_0.INIT=8'h40;
// @11:45
  CFG3 data_out_right_down_1_N_3L3_0 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_down_1_N_2L1_0_Z),
	.Y(data_out_right_down_1_N_3L3_0_Z)
);
defparam data_out_right_down_1_N_3L3_0.INIT=8'h3B;
// @11:45
  CFG4 \data_out_right_down_1[4]  (
	.A(mcu_fpga_io_in[11]),
	.B(ecc_sel1_c),
	.C(encoder_output1[20]),
	.D(data_out_right_down_1_N_3L3_0_Z),
	.Y(data_out_right_down_1_Z[4])
);
defparam \data_out_right_down_1[4] .INIT=16'hF02E;
// @11:45
  CFG2 data_out_right_down_1_N_2L1 (
	.A(m4_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(data_out_right_down_1_N_2L1_Z)
);
defparam data_out_right_down_1_N_2L1.INIT=4'h2;
// @11:45
  CFG4 data_out_right_down_1_N_3L3 (
	.A(mcu_fpga_io_in[10]),
	.B(mcu_fpga_io_in[8]),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_2L1_Z),
	.Y(data_out_right_down_1_N_3L3_Z)
);
defparam data_out_right_down_1_N_3L3.INIT=16'h6696;
// @11:45
  CFG4 \data_out_right_down_1[11]  (
	.A(mcu_fpga_io_in[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_N_3L3_Z),
	.Y(data_out_right_down_1_Z[11])
);
defparam \data_out_right_down_1[11] .INIT=16'h2FE0;
// @11:45
  CFG2 data_out_left_2_N_2L1 (
	.A(mcu_fpga_io_1),
	.B(ecc_sel1_c),
	.Y(data_out_left_1_2[5])
);
defparam data_out_left_2_N_2L1.INIT=4'h4;
// @11:45
  CFG2 data_out_left_2_N_3L3 (
	.A(mcu_mem_io_down_in[4]),
	.B(mcu_mem_io_up_in[2]),
	.Y(data_out_left_2_N_3L3_Z)
);
defparam data_out_left_2_N_3L3.INIT=4'h6;
// @11:45
  CFG2 data_out_left_2_N_4L5 (
	.A(quad117),
	.B(un1_SDi_3_i),
	.Y(data_out_left_2_N_4L5_Z)
);
defparam data_out_left_2_N_4L5.INIT=4'h2;
// @11:45
  CFG3 data_out_right_up_1_N_2L1_0 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m8_2_03_2_0),
	.C(m3_0_03),
	.Y(data_out_right_up_1_N_2L1_0_Z)
);
defparam data_out_right_up_1_N_2L1_0.INIT=8'h7F;
// @11:45
  CFG3 data_out_right_up_1_N_3L3 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_N_2L1_0_Z),
	.Y(data_out_right_up_1_N_3L3_Z)
);
defparam data_out_right_up_1_N_3L3.INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[4]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_3L3_Z),
	.Y(data_out_right_up_1_Z[4])
);
defparam \data_out_right_up_1[4] .INIT=16'h5CAA;
// @11:45
  CFG4 data_out_right_up_1_N_2L1 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m8_2_03),
	.Y(data_out_right_up_1_N_2L1_Z)
);
defparam data_out_right_up_1_N_2L1.INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_Z),
	.Y(data_out_right_up_1_Z[7])
);
defparam \data_out_right_up_1[7] .INIT=16'hCA3C;
// @11:45
  CFG4 \data_out_left[1]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_left_1_1[1]),
	.D(data_out_left_1_Z[1]),
	.Y(decoder_output14)
);
defparam \data_out_left[1] .INIT=16'hFDA0;
// @11:45
  CFG4 \data_out_left_1[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(ecc_sel1_c),
	.C(data_out_left_1_0_Z[1]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[1])
);
defparam \data_out_left_1[1] .INIT=16'h008B;
// @11:45
  CFG4 \data_out_left[13]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_left_1_1[13]),
	.D(data_out_left_1_Z[13]),
	.Y(decoder_output2)
);
defparam \data_out_left[13] .INIT=16'hFDA0;
// @11:45
  CFG4 \data_out_left_1[13]  (
	.A(mcu_mem_io_up_in[8]),
	.B(ecc_sel1_c),
	.C(data_out_left_1_0_Z[13]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[13])
);
defparam \data_out_left_1[13] .INIT=16'h008B;
// @11:45
  CFG4 \data_out_right_down_1[3]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1[19]),
	.D(data_out_right_down_1_1_0_Z[3]),
	.Y(data_out_right_down_1_Z[3])
);
defparam \data_out_right_down_1[3] .INIT=16'h38F4;
// @11:45
  CFG4 \data_out_right_down_1_1_0[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel1_c),
	.D(m12_2_03),
	.Y(data_out_right_down_1_1_0_Z[3])
);
defparam \data_out_right_down_1_1_0[3] .INIT=16'h3505;
// @11:45
  CFG4 \data_out_right_down_1[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(ecc_sel1_c),
	.C(encoder_output1[18]),
	.D(data_out_right_down_1_1_0_Z[2]),
	.Y(data_out_right_down_1_Z[2])
);
defparam \data_out_right_down_1[2] .INIT=16'h3CE2;
// @11:45
  CFG4 \data_out_right_down_1_1_0[2]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m13_2_03),
	.Y(data_out_right_down_1_1_0_Z[2])
);
defparam \data_out_right_down_1_1_0[2] .INIT=16'h4303;
// @11:45
  CFG4 \data_out_right_down_1[0]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1_i[16]),
	.D(data_out_right_down_1_1_0_Z[0]),
	.Y(data_out_right_down_1_Z[0])
);
defparam \data_out_right_down_1[0] .INIT=16'h834F;
// @11:45
  CFG4 \data_out_right_down_1_1_0[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel1_c),
	.D(m15_2_03),
	.Y(data_out_right_down_1_1_0_Z[0])
);
defparam \data_out_right_down_1_1_0[0] .INIT=16'h3505;
// @11:45
  CFG4 \data_out_right_down_1[7]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1[23]),
	.D(data_out_right_down_1_1_0_Z[7]),
	.Y(data_out_right_down_1_Z[7])
);
defparam \data_out_right_down_1[7] .INIT=16'h38F4;
// @11:45
  CFG4 \data_out_right_down_1_1_0[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel1_c),
	.D(m8_2_03),
	.Y(data_out_right_down_1_1_0_Z[7])
);
defparam \data_out_right_down_1_1_0[7] .INIT=16'h3505;
// @11:45
  CFG4 \data_out_right_down_1[5]  (
	.A(mcu_fpga_io_in[10]),
	.B(ecc_sel1_c),
	.C(encoder_output1[21]),
	.D(data_out_right_down_1_1_0_Z[5]),
	.Y(data_out_right_down_1_Z[5])
);
defparam \data_out_right_down_1[5] .INIT=16'h3CE2;
// @11:45
  CFG4 \data_out_right_down_1_1_0[5]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m10_2_03),
	.Y(data_out_right_down_1_1_0_Z[5])
);
defparam \data_out_right_down_1_1_0[5] .INIT=16'h4303;
// @11:45
  CFG4 \data_out_right_down_1[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(ecc_sel1_c),
	.C(encoder_output1[22]),
	.D(data_out_right_down_1_1_0_Z[6]),
	.Y(data_out_right_down_1_Z[6])
);
defparam \data_out_right_down_1[6] .INIT=16'h3CE2;
// @11:45
  CFG4 \data_out_right_down_1_1_0[6]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m9_2_03),
	.Y(data_out_right_down_1_1_0_Z[6])
);
defparam \data_out_right_down_1_1_0[6] .INIT=16'h4303;
// @11:45
  CFG4 \data_out_right_down_1[14]  (
	.A(mcu_fpga_io_in[1]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_1_0_Z[14]),
	.Y(data_out_right_down_1_Z[14])
);
defparam \data_out_right_down_1[14] .INIT=16'hAA65;
// @11:45
  CFG4 \data_out_right_down_1_1_0[14]  (
	.A(mcu_fpga_io_in[3]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(m1_2_03),
	.Y(data_out_right_down_1_1_0_Z[14])
);
defparam \data_out_right_down_1_1_0[14] .INIT=16'h6555;
// @11:45
  CFG3 \data_out_left_1_0[13]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[2]),
	.C(data_out_right_up8_Z),
	.Y(data_out_left_1_0_Z[13])
);
defparam \data_out_left_1_0[13] .INIT=8'h35;
// @11:45
  CFG3 \data_out_left_1_0[9]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[6]),
	.C(data_out_right_up8_Z),
	.Y(data_out_left_1_0_Z[9])
);
defparam \data_out_left_1_0[9] .INIT=8'h35;
// @11:45
  CFG3 \data_out_left_1_0[1]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[14]),
	.C(data_out_right_up8_Z),
	.Y(data_out_left_1_0_Z[1])
);
defparam \data_out_left_1_0[1] .INIT=8'h35;
// @11:45
  CFG4 \data_out_right_down_1[15]  (
	.A(mcu_fpga_io_in[2]),
	.B(mcu_fpga_io_in[0]),
	.C(ecc_sel1_c),
	.D(data_out_right_down_1_1_0_Z[15]),
	.Y(data_out_right_down_1_Z[15])
);
defparam \data_out_right_down_1[15] .INIT=16'h966C;
// @11:45
  CFG4 \data_out_right_down_1_1_0[15]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m0_2_03),
	.Y(data_out_right_down_1_1_0_Z[15])
);
defparam \data_out_right_down_1_1_0[15] .INIT=16'h4303;
// @11:45
  CFG3 \data_out_left_1_0[2]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[13]),
	.C(data_out_right_up8_Z),
	.Y(data_out_left_1_0_Z[2])
);
defparam \data_out_left_1_0[2] .INIT=8'h35;
// @11:45
  CFG3 \data_out_left_1_0[6]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_down_in[9]),
	.C(data_out_right_up8_Z),
	.Y(data_out_left_1_0_Z[6])
);
defparam \data_out_left_1_0[6] .INIT=8'h35;
// @11:46
  CFG2 data_out_right_up7 (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.Y(data_out_right_up7_Z)
);
defparam data_out_right_up7.INIT=4'h1;
// @11:50
  CFG2 data_out_right_up8 (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.Y(data_out_right_up8_Z)
);
defparam data_out_right_up8.INIT=4'h2;
// @11:45
  CFG4 \data_out_left_0[12]  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[3]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_13)
);
defparam \data_out_left_0[12] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[8]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_17)
);
defparam \data_out_left_0[8] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[4]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[11]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_21)
);
defparam \data_out_left_0[4] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[3]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[12]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_22)
);
defparam \data_out_left_0[3] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[15]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_25)
);
defparam \data_out_left_0[0] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[15]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_10)
);
defparam \data_out_left_0[15] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[11]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[4]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_14)
);
defparam \data_out_left_0[11] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[7]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[8]),
	.C(data_out_right_up8_Z),
	.D(mcu_fpga_io_1),
	.Y(N_18)
);
defparam \data_out_left_0[7] .INIT=16'h00CA;
// @11:45
  CFG3 \data_out_left[15]  (
	.A(ecc_sel1_c),
	.B(decoder_output1_Z[15]),
	.C(N_10),
	.Y(decoder_output0)
);
defparam \data_out_left[15] .INIT=8'hD8;
// @11:14
  CFG3 \data_out_right_up_RNO[15]  (
	.A(mcu_fpga_io_in[0]),
	.B(ecc_sel0_c),
	.C(un24_data_out[16]),
	.Y(data_out_right_up_1[15])
);
defparam \data_out_right_up_RNO[15] .INIT=8'h6A;
// @11:14
  CFG4 \data_out_right_up_RNO[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(m15_2_03),
	.Y(data_out_right_up_1[0])
);
defparam \data_out_right_up_RNO[0] .INIT=16'h6AAA;
//@10:48
//@10:48
// @11:33
  TBEC_RSC_encoder codificador1 (
	.encoder_output1_i_0(encoder_output1_i[16]),
	.encoder_output1(encoder_output1[23:17]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0])
);
// @11:34
  TBEC_RSC_decoder decodificador1 (
	.data_out_left_1_1_0(data_out_left_1_1[1]),
	.data_out_left_1_1_12(data_out_left_1_1[13]),
	.data_out_left_1_1_1(data_out_left_1_1[2]),
	.data_out_left_1_1_5(data_out_left_1_1[6]),
	.decoder_output1_0(decoder_output1_Z[15]),
	.decoder_input_up_0(decoder_input_up_0),
	.signal_3__3_0(signal_3__3[0]),
	.linsin_0__1_0(linsin_0__1[0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.signal_0__6_0(signal_0__6[3]),
	.signal_1__3_0(signal_1__3[0]),
	.signal_2__3_0(signal_2__3[0]),
	.signal_1__6_0(signal_1__6[3]),
	.data_out_left_mb_1_0_0(data_out_left_mb_1_0[9]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.data_out_left_1_0_0(data_out_left_1_0[11]),
	.signal_0__0_iv_0_tz(signal_0__0_iv_0_tz[2:1]),
	.SDi_0_a3_x_RNIKNTAR5_0(SDi_0_a3_x_RNIKNTAR5[3]),
	.flag(flag[2:0]),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa),
	.g0_3_1(g0_3_1),
	.N_97(N_97),
	.un1_SDi_3_i(un1_SDi_3_i),
	.ecc_sel1_c(ecc_sel1_c),
	.g0_2_0_1(g0_2_0_1),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.flag11(flag11),
	.quad117(quad117),
	.decoder_output1_1z(decoder_output1)
);
// @11:40
  TBEC_RSC_encoder13 codificador1_3 (
	.un24_data_out_0(un24_data_out[16]),
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.m12_2_03_1z(m12_2_03),
	.m4_2_03_1z(m4_2_03),
	.m13_2_03_1z(m13_2_03),
	.m5_2_03_1z(m5_2_03),
	.m8_2_03_1z(m8_2_03),
	.m15_2_03(m15_2_03),
	.m10_2_03(m10_2_03),
	.m2_2_03_1z(m2_2_03),
	.m3_2_03_1z(m3_2_03),
	.m9_2_03_1z(m9_2_03),
	.m2_0_03_1z(m2_0_03),
	.m3_0_03_1z(m3_0_03),
	.m1_2_03_1z(m1_2_03),
	.m0_2_03_1z(m0_2_03),
	.m8_2_03_2_0(m8_2_03_2_0),
	.m14_2_03_3_0_1z(m14_2_03_3_0),
	.m17_2_03_0(m17_2_03_0),
	.g0_0_1z(g0_0),
	.g0_1_1z(g0_1),
	.m4_0_03_0(m4_0_03_0),
	.m0_0_03_0(m0_0_03_0),
	.m1_0_03_0(m1_0_03_0),
	.m5_0_03_0(m5_0_03_0),
	.m2_0_03_0(m2_0_03_0),
	.m3_0_03_1(m3_0_03_1),
	.m2_0_03_1(m2_0_03_1),
	.m1_0_03_1(m1_0_03_1),
	.m5_0_03_1(m5_0_03_1),
	.m9_2_03_0(m9_2_03_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ecc_design */

module fpga_top_design (
  mcu_fpga_io_in,
  mcu_mem_io_up_in,
  mcu_mem_io_down_in,
  lfsr_random_generator_position_0_random_position,
  lfsr_random_generator3_0_random_value,
  encoder_output_down2,
  encoder_output_down1,
  encoder_output_down0,
  encoder_output_up0,
  encoder_output_down15,
  encoder_output_down14,
  encoder_output_down13,
  encoder_output_down12,
  encoder_output_down11,
  encoder_output_down10,
  encoder_output_down9,
  encoder_output_down8,
  encoder_output_down7,
  encoder_output_down6,
  encoder_output_down5,
  encoder_output_down4,
  encoder_output_down3,
  encoder_output_up14,
  encoder_output_up13,
  encoder_output_up12,
  encoder_output_up11,
  encoder_output_up10,
  encoder_output_up9,
  encoder_output_up8,
  encoder_output_up7,
  encoder_output_up6,
  encoder_output_up5,
  encoder_output_up4,
  encoder_output_up3,
  encoder_output_up2,
  encoder_output_up1,
  encoder_output_up15,
  ecc_sel1_c,
  decoder_output8,
  decoder_output5,
  decoder_output6,
  decoder_output10,
  ecc_sel0_c,
  decoder_output11,
  decoder_output7,
  decoder_output15,
  decoder_output4,
  decoder_output12,
  decoder_output3,
  decoder_output9,
  decoder_output13,
  decoder_output14,
  decoder_output2,
  decoder_output0,
  decoder_output1,
  MCU_OE_c,
  MCU_WE_c,
  MCU_CS_c,
  flag1_c,
  flag0_c,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  flag3_c,
  mcu_fpga_io_1_i,
  mcu_fpga_io_1_1z
)
;
input [15:0] mcu_fpga_io_in ;
input [15:0] mcu_mem_io_up_in ;
input [15:0] mcu_mem_io_down_in ;
input [4:0] lfsr_random_generator_position_0_random_position ;
input [2:0] lfsr_random_generator3_0_random_value ;
output encoder_output_down2 ;
output encoder_output_down1 ;
output encoder_output_down0 ;
output encoder_output_up0 ;
output encoder_output_down15 ;
output encoder_output_down14 ;
output encoder_output_down13 ;
output encoder_output_down12 ;
output encoder_output_down11 ;
output encoder_output_down10 ;
output encoder_output_down9 ;
output encoder_output_down8 ;
output encoder_output_down7 ;
output encoder_output_down6 ;
output encoder_output_down5 ;
output encoder_output_down4 ;
output encoder_output_down3 ;
output encoder_output_up14 ;
output encoder_output_up13 ;
output encoder_output_up12 ;
output encoder_output_up11 ;
output encoder_output_up10 ;
output encoder_output_up9 ;
output encoder_output_up8 ;
output encoder_output_up7 ;
output encoder_output_up6 ;
output encoder_output_up5 ;
output encoder_output_up4 ;
output encoder_output_up3 ;
output encoder_output_up2 ;
output encoder_output_up1 ;
output encoder_output_up15 ;
input ecc_sel1_c ;
output decoder_output8 ;
output decoder_output5 ;
output decoder_output6 ;
output decoder_output10 ;
input ecc_sel0_c ;
output decoder_output11 ;
output decoder_output7 ;
output decoder_output15 ;
output decoder_output4 ;
output decoder_output12 ;
output decoder_output3 ;
output decoder_output9 ;
output decoder_output13 ;
output decoder_output14 ;
output decoder_output2 ;
output decoder_output0 ;
output decoder_output1 ;
input MCU_OE_c ;
input MCU_WE_c ;
input MCU_CS_c ;
output flag1_c ;
output flag0_c ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output flag3_c ;
output mcu_fpga_io_1_i ;
output mcu_fpga_io_1_1z ;
wire encoder_output_down2 ;
wire encoder_output_down1 ;
wire encoder_output_down0 ;
wire encoder_output_up0 ;
wire encoder_output_down15 ;
wire encoder_output_down14 ;
wire encoder_output_down13 ;
wire encoder_output_down12 ;
wire encoder_output_down11 ;
wire encoder_output_down10 ;
wire encoder_output_down9 ;
wire encoder_output_down8 ;
wire encoder_output_down7 ;
wire encoder_output_down6 ;
wire encoder_output_down5 ;
wire encoder_output_down4 ;
wire encoder_output_down3 ;
wire encoder_output_up14 ;
wire encoder_output_up13 ;
wire encoder_output_up12 ;
wire encoder_output_up11 ;
wire encoder_output_up10 ;
wire encoder_output_up9 ;
wire encoder_output_up8 ;
wire encoder_output_up7 ;
wire encoder_output_up6 ;
wire encoder_output_up5 ;
wire encoder_output_up4 ;
wire encoder_output_up3 ;
wire encoder_output_up2 ;
wire encoder_output_up1 ;
wire encoder_output_up15 ;
wire ecc_sel1_c ;
wire decoder_output8 ;
wire decoder_output5 ;
wire decoder_output6 ;
wire decoder_output10 ;
wire ecc_sel0_c ;
wire decoder_output11 ;
wire decoder_output7 ;
wire decoder_output15 ;
wire decoder_output4 ;
wire decoder_output12 ;
wire decoder_output3 ;
wire decoder_output9 ;
wire decoder_output13 ;
wire decoder_output14 ;
wire decoder_output2 ;
wire decoder_output0 ;
wire decoder_output1 ;
wire MCU_OE_c ;
wire MCU_WE_c ;
wire MCU_CS_c ;
wire flag1_c ;
wire flag0_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire flag3_c ;
wire mcu_fpga_io_1_i ;
wire mcu_fpga_io_1_1z ;
wire [2:0] flag_out_1_Z;
wire [0:0] flag_outce_Z;
wire [0:0] decoder_input_up;
wire [2:0] flag;
wire VCC ;
wire GND ;
  CFG1 mcu_fpga_io_1_RNIF86G (
	.A(mcu_fpga_io_1_1z),
	.Y(mcu_fpga_io_1_i)
);
defparam mcu_fpga_io_1_RNIF86G.INIT=2'h1;
// @10:35
  SLE \flag_out[2]  (
	.Q(flag3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[2]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:35
  SLE \flag_out[0]  (
	.Q(flag0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[0]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:35
  SLE \flag_out[1]  (
	.Q(flag1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[1]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG2 mcu_fpga_io_1_RNI91088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[0]),
	.Y(decoder_input_up[0])
);
defparam mcu_fpga_io_1_RNI91088.INIT=4'h4;
// @10:26
  CFG2 mcu_fpga_io_1 (
	.A(MCU_CS_c),
	.B(MCU_WE_c),
	.Y(mcu_fpga_io_1_1z)
);
defparam mcu_fpga_io_1.INIT=4'h1;
// @10:35
  CFG2 \flag_out_1[2]  (
	.A(flag[2]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[2])
);
defparam \flag_out_1[2] .INIT=4'h2;
// @10:35
  CFG2 \flag_out_1[1]  (
	.A(flag[1]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[1])
);
defparam \flag_out_1[1] .INIT=4'h2;
// @10:35
  CFG2 \flag_out_1[0]  (
	.A(flag[0]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[0])
);
defparam \flag_out_1[0] .INIT=4'h2;
// @10:35
  CFG3 \flag_outce[0]  (
	.A(mcu_fpga_io_1_1z),
	.B(MCU_OE_c),
	.C(MCU_CS_c),
	.Y(flag_outce_Z[0])
);
defparam \flag_outce[0] .INIT=8'hAB;
// @10:48
  ecc_design modulo (
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.flag(flag[2:0]),
	.decoder_input_up_0(decoder_input_up[0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.decoder_output1(decoder_output1),
	.decoder_output0(decoder_output0),
	.decoder_output2(decoder_output2),
	.decoder_output14(decoder_output14),
	.decoder_output13(decoder_output13),
	.decoder_output9(decoder_output9),
	.decoder_output3(decoder_output3),
	.decoder_output12(decoder_output12),
	.decoder_output4(decoder_output4),
	.decoder_output15(decoder_output15),
	.decoder_output7(decoder_output7),
	.decoder_output11(decoder_output11),
	.ecc_sel0_c(ecc_sel0_c),
	.decoder_output10(decoder_output10),
	.decoder_output6(decoder_output6),
	.decoder_output5(decoder_output5),
	.mcu_fpga_io_1(mcu_fpga_io_1_1z),
	.decoder_output8(decoder_output8),
	.ecc_sel1_c(ecc_sel1_c),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down2(encoder_output_down2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module lfsr_random_generator3 (
  lfsr_random_generator3_0_random_value,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  turn_on_generator_c_i
)
;
output [2:0] lfsr_random_generator3_0_random_value ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input turn_on_generator_c_i ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire turn_on_generator_c_i ;
wire [1:0] lfsr_Z;
wire [0:0] random_value_reg_2;
wire [0:0] lfsr_2_Z;
wire VCC ;
wire random_value_reg10_Z ;
wire GND ;
// @16:12
  SLE \random_value_reg[2]  (
	.Q(lfsr_random_generator3_0_random_value[2]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(random_value_reg10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \random_value_reg[1]  (
	.Q(lfsr_random_generator3_0_random_value[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \random_value_reg[0]  (
	.Q(lfsr_random_generator3_0_random_value[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(random_value_reg_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \lfsr[1]  (
	.Q(lfsr_Z[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \lfsr[0]  (
	.Q(lfsr_Z[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:20
  CFG3 un1_random_value_reg10 (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.C(lfsr_2_Z[0]),
	.Y(random_value_reg_2[0])
);
defparam un1_random_value_reg10.INIT=8'hF8;
// @16:18
  CFG2 \lfsr_2[0]  (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.Y(lfsr_2_Z[0])
);
defparam \lfsr_2[0] .INIT=4'h6;
// @16:22
  CFG2 random_value_reg10 (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.Y(random_value_reg10_Z)
);
defparam random_value_reg10.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* lfsr_random_generator3 */

module prj_2_memory_sb (
  MCU_A_0,
  MCU_A_1,
  MCU_A_10,
  MCU_A_11,
  MCU_A_12,
  MCU_A_13,
  MCU_A_14,
  MCU_A_15,
  MCU_A_16,
  MCU_A_17,
  MCU_A_18,
  MCU_A_19,
  MCU_A_2,
  MCU_A_20,
  MCU_A_3,
  MCU_A_4,
  MCU_A_5,
  MCU_A_6,
  MCU_A_7,
  MCU_A_8,
  MCU_A_9,
  MCU_CS,
  MCU_LB,
  MCU_OE,
  MCU_UB,
  MCU_WE,
  ecc_sel0,
  ecc_sel1,
  turn_on_generator,
  LED1,
  LED2,
  SRAM_A_0,
  SRAM_A_1,
  SRAM_A_10,
  SRAM_A_11,
  SRAM_A_12,
  SRAM_A_13,
  SRAM_A_14,
  SRAM_A_15,
  SRAM_A_16,
  SRAM_A_17,
  SRAM_A_18,
  SRAM_A_19,
  SRAM_A_2,
  SRAM_A_20,
  SRAM_A_3,
  SRAM_A_4,
  SRAM_A_5,
  SRAM_A_6,
  SRAM_A_7,
  SRAM_A_8,
  SRAM_A_9,
  SRAM_CS1,
  SRAM_CS2,
  SRAM_LB,
  SRAM_OE,
  SRAM_UB,
  SRAM_WE,
  flag0,
  flag1,
  flag3,
  mcu_fpga_io,
  mcu_mem_io_down,
  mcu_mem_io_up
)
;
input MCU_A_0 ;
input MCU_A_1 ;
input MCU_A_10 ;
input MCU_A_11 ;
input MCU_A_12 ;
input MCU_A_13 ;
input MCU_A_14 ;
input MCU_A_15 ;
input MCU_A_16 ;
input MCU_A_17 ;
input MCU_A_18 ;
input MCU_A_19 ;
input MCU_A_2 ;
input MCU_A_20 ;
input MCU_A_3 ;
input MCU_A_4 ;
input MCU_A_5 ;
input MCU_A_6 ;
input MCU_A_7 ;
input MCU_A_8 ;
input MCU_A_9 ;
input MCU_CS ;
input MCU_LB ;
input MCU_OE ;
input MCU_UB ;
input MCU_WE ;
input ecc_sel0 ;
input ecc_sel1 ;
input turn_on_generator ;
output LED1 ;
output LED2 ;
output SRAM_A_0 ;
output SRAM_A_1 ;
output SRAM_A_10 ;
output SRAM_A_11 ;
output SRAM_A_12 ;
output SRAM_A_13 ;
output SRAM_A_14 ;
output SRAM_A_15 ;
output SRAM_A_16 ;
output SRAM_A_17 ;
output SRAM_A_18 ;
output SRAM_A_19 ;
output SRAM_A_2 ;
output SRAM_A_20 ;
output SRAM_A_3 ;
output SRAM_A_4 ;
output SRAM_A_5 ;
output SRAM_A_6 ;
output SRAM_A_7 ;
output SRAM_A_8 ;
output SRAM_A_9 ;
output SRAM_CS1 ;
output SRAM_CS2 ;
output SRAM_LB ;
output SRAM_OE ;
output SRAM_UB ;
output SRAM_WE ;
output flag0 ;
output flag1 ;
output flag3 ;
inout [15:0] mcu_fpga_io /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_down /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_up /* synthesis syn_tristate = 1 */ ;
wire MCU_A_0 ;
wire MCU_A_1 ;
wire MCU_A_10 ;
wire MCU_A_11 ;
wire MCU_A_12 ;
wire MCU_A_13 ;
wire MCU_A_14 ;
wire MCU_A_15 ;
wire MCU_A_16 ;
wire MCU_A_17 ;
wire MCU_A_18 ;
wire MCU_A_19 ;
wire MCU_A_2 ;
wire MCU_A_20 ;
wire MCU_A_3 ;
wire MCU_A_4 ;
wire MCU_A_5 ;
wire MCU_A_6 ;
wire MCU_A_7 ;
wire MCU_A_8 ;
wire MCU_A_9 ;
wire MCU_CS ;
wire MCU_LB ;
wire MCU_OE ;
wire MCU_UB ;
wire MCU_WE ;
wire ecc_sel0 ;
wire ecc_sel1 ;
wire turn_on_generator ;
wire LED1 ;
wire LED2 ;
wire SRAM_A_0 ;
wire SRAM_A_1 ;
wire SRAM_A_10 ;
wire SRAM_A_11 ;
wire SRAM_A_12 ;
wire SRAM_A_13 ;
wire SRAM_A_14 ;
wire SRAM_A_15 ;
wire SRAM_A_16 ;
wire SRAM_A_17 ;
wire SRAM_A_18 ;
wire SRAM_A_19 ;
wire SRAM_A_2 ;
wire SRAM_A_20 ;
wire SRAM_A_3 ;
wire SRAM_A_4 ;
wire SRAM_A_5 ;
wire SRAM_A_6 ;
wire SRAM_A_7 ;
wire SRAM_A_8 ;
wire SRAM_A_9 ;
wire SRAM_CS1 ;
wire SRAM_CS2 ;
wire SRAM_LB ;
wire SRAM_OE ;
wire SRAM_UB ;
wire SRAM_WE ;
wire flag0 ;
wire flag1 ;
wire flag3 ;
wire [2:0] lfsr_random_generator3_0_random_value;
wire [4:0] lfsr_random_generator_position_0_random_position;
wire [15:0] mcu_fpga_io_in;
wire [15:0] mcu_mem_io_down_in;
wire [15:0] mcu_mem_io_up_in;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire VCC ;
wire GND ;
wire decoder_output0 ;
wire decoder_output1 ;
wire decoder_output2 ;
wire decoder_output3 ;
wire decoder_output4 ;
wire decoder_output5 ;
wire decoder_output6 ;
wire decoder_output7 ;
wire decoder_output8 ;
wire decoder_output9 ;
wire decoder_output10 ;
wire decoder_output11 ;
wire decoder_output12 ;
wire decoder_output13 ;
wire decoder_output14 ;
wire decoder_output15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire MCU_A_0_c ;
wire MCU_A_1_c ;
wire MCU_A_10_c ;
wire MCU_A_11_c ;
wire MCU_A_12_c ;
wire MCU_A_13_c ;
wire MCU_A_14_c ;
wire MCU_A_15_c ;
wire MCU_A_16_c ;
wire MCU_A_17_c ;
wire MCU_A_18_c ;
wire MCU_A_19_c ;
wire MCU_A_2_c ;
wire MCU_A_20_c ;
wire MCU_A_3_c ;
wire MCU_A_4_c ;
wire MCU_A_5_c ;
wire MCU_A_6_c ;
wire MCU_A_7_c ;
wire MCU_A_8_c ;
wire MCU_A_9_c ;
wire MCU_CS_c ;
wire MCU_LB_c ;
wire MCU_OE_c ;
wire MCU_UB_c ;
wire MCU_WE_c ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire turn_on_generator_c ;
wire flag0_c ;
wire flag1_c ;
wire flag3_c ;
wire fpga_top_design_0_mcu_fpga_io_1 ;
wire fpga_top_design_0_mcu_fpga_io_1_i ;
wire turn_on_generator_c_i ;
  CFG1 turn_on_generator_ibuf_RNIG3LP5 (
	.A(turn_on_generator_c),
	.Y(turn_on_generator_c_i)
);
defparam turn_on_generator_ibuf_RNIG3LP5.INIT=2'h1;
// @19:82
  INBUF MCU_A_0_ibuf (
	.Y(MCU_A_0_c),
	.PAD(MCU_A_0)
);
// @19:83
  INBUF MCU_A_1_ibuf (
	.Y(MCU_A_1_c),
	.PAD(MCU_A_1)
);
// @19:84
  INBUF MCU_A_10_ibuf (
	.Y(MCU_A_10_c),
	.PAD(MCU_A_10)
);
// @19:85
  INBUF MCU_A_11_ibuf (
	.Y(MCU_A_11_c),
	.PAD(MCU_A_11)
);
// @19:86
  INBUF MCU_A_12_ibuf (
	.Y(MCU_A_12_c),
	.PAD(MCU_A_12)
);
// @19:87
  INBUF MCU_A_13_ibuf (
	.Y(MCU_A_13_c),
	.PAD(MCU_A_13)
);
// @19:88
  INBUF MCU_A_14_ibuf (
	.Y(MCU_A_14_c),
	.PAD(MCU_A_14)
);
// @19:89
  INBUF MCU_A_15_ibuf (
	.Y(MCU_A_15_c),
	.PAD(MCU_A_15)
);
// @19:90
  INBUF MCU_A_16_ibuf (
	.Y(MCU_A_16_c),
	.PAD(MCU_A_16)
);
// @19:91
  INBUF MCU_A_17_ibuf (
	.Y(MCU_A_17_c),
	.PAD(MCU_A_17)
);
// @19:92
  INBUF MCU_A_18_ibuf (
	.Y(MCU_A_18_c),
	.PAD(MCU_A_18)
);
// @19:93
  INBUF MCU_A_19_ibuf (
	.Y(MCU_A_19_c),
	.PAD(MCU_A_19)
);
// @19:94
  INBUF MCU_A_2_ibuf (
	.Y(MCU_A_2_c),
	.PAD(MCU_A_2)
);
// @19:95
  INBUF MCU_A_20_ibuf (
	.Y(MCU_A_20_c),
	.PAD(MCU_A_20)
);
// @19:96
  INBUF MCU_A_3_ibuf (
	.Y(MCU_A_3_c),
	.PAD(MCU_A_3)
);
// @19:97
  INBUF MCU_A_4_ibuf (
	.Y(MCU_A_4_c),
	.PAD(MCU_A_4)
);
// @19:98
  INBUF MCU_A_5_ibuf (
	.Y(MCU_A_5_c),
	.PAD(MCU_A_5)
);
// @19:99
  INBUF MCU_A_6_ibuf (
	.Y(MCU_A_6_c),
	.PAD(MCU_A_6)
);
// @19:100
  INBUF MCU_A_7_ibuf (
	.Y(MCU_A_7_c),
	.PAD(MCU_A_7)
);
// @19:101
  INBUF MCU_A_8_ibuf (
	.Y(MCU_A_8_c),
	.PAD(MCU_A_8)
);
// @19:102
  INBUF MCU_A_9_ibuf (
	.Y(MCU_A_9_c),
	.PAD(MCU_A_9)
);
// @19:103
  INBUF MCU_CS_ibuf (
	.Y(MCU_CS_c),
	.PAD(MCU_CS)
);
// @19:104
  INBUF MCU_LB_ibuf (
	.Y(MCU_LB_c),
	.PAD(MCU_LB)
);
// @19:105
  INBUF MCU_OE_ibuf (
	.Y(MCU_OE_c),
	.PAD(MCU_OE)
);
// @19:106
  INBUF MCU_UB_ibuf (
	.Y(MCU_UB_c),
	.PAD(MCU_UB)
);
// @19:107
  INBUF MCU_WE_ibuf (
	.Y(MCU_WE_c),
	.PAD(MCU_WE)
);
// @19:108
  INBUF ecc_sel0_ibuf (
	.Y(ecc_sel0_c),
	.PAD(ecc_sel0)
);
// @19:109
  INBUF ecc_sel1_ibuf (
	.Y(ecc_sel1_c),
	.PAD(ecc_sel1)
);
// @19:110
  INBUF turn_on_generator_ibuf (
	.Y(turn_on_generator_c),
	.PAD(turn_on_generator)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[0]  (
	.Y(mcu_fpga_io_in[0]),
	.PAD(mcu_fpga_io[0]),
	.D(decoder_output0),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[1]  (
	.Y(mcu_fpga_io_in[1]),
	.PAD(mcu_fpga_io[1]),
	.D(decoder_output1),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[2]  (
	.Y(mcu_fpga_io_in[2]),
	.PAD(mcu_fpga_io[2]),
	.D(decoder_output2),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[3]  (
	.Y(mcu_fpga_io_in[3]),
	.PAD(mcu_fpga_io[3]),
	.D(decoder_output3),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[4]  (
	.Y(mcu_fpga_io_in[4]),
	.PAD(mcu_fpga_io[4]),
	.D(decoder_output4),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[5]  (
	.Y(mcu_fpga_io_in[5]),
	.PAD(mcu_fpga_io[5]),
	.D(decoder_output5),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[6]  (
	.Y(mcu_fpga_io_in[6]),
	.PAD(mcu_fpga_io[6]),
	.D(decoder_output6),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[7]  (
	.Y(mcu_fpga_io_in[7]),
	.PAD(mcu_fpga_io[7]),
	.D(decoder_output7),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[8]  (
	.Y(mcu_fpga_io_in[8]),
	.PAD(mcu_fpga_io[8]),
	.D(decoder_output8),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[9]  (
	.Y(mcu_fpga_io_in[9]),
	.PAD(mcu_fpga_io[9]),
	.D(decoder_output9),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[10]  (
	.Y(mcu_fpga_io_in[10]),
	.PAD(mcu_fpga_io[10]),
	.D(decoder_output10),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[11]  (
	.Y(mcu_fpga_io_in[11]),
	.PAD(mcu_fpga_io[11]),
	.D(decoder_output11),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[12]  (
	.Y(mcu_fpga_io_in[12]),
	.PAD(mcu_fpga_io[12]),
	.D(decoder_output12),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[13]  (
	.Y(mcu_fpga_io_in[13]),
	.PAD(mcu_fpga_io[13]),
	.D(decoder_output13),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[14]  (
	.Y(mcu_fpga_io_in[14]),
	.PAD(mcu_fpga_io[14]),
	.D(decoder_output14),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[15]  (
	.Y(mcu_fpga_io_in[15]),
	.PAD(mcu_fpga_io[15]),
	.D(decoder_output15),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[0]  (
	.Y(mcu_mem_io_down_in[0]),
	.PAD(mcu_mem_io_down[0]),
	.D(encoder_output_down0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[1]  (
	.Y(mcu_mem_io_down_in[1]),
	.PAD(mcu_mem_io_down[1]),
	.D(encoder_output_down1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[2]  (
	.Y(mcu_mem_io_down_in[2]),
	.PAD(mcu_mem_io_down[2]),
	.D(encoder_output_down2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[3]  (
	.Y(mcu_mem_io_down_in[3]),
	.PAD(mcu_mem_io_down[3]),
	.D(encoder_output_down3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[4]  (
	.Y(mcu_mem_io_down_in[4]),
	.PAD(mcu_mem_io_down[4]),
	.D(encoder_output_down4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[5]  (
	.Y(mcu_mem_io_down_in[5]),
	.PAD(mcu_mem_io_down[5]),
	.D(encoder_output_down5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[6]  (
	.Y(mcu_mem_io_down_in[6]),
	.PAD(mcu_mem_io_down[6]),
	.D(encoder_output_down6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[7]  (
	.Y(mcu_mem_io_down_in[7]),
	.PAD(mcu_mem_io_down[7]),
	.D(encoder_output_down7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[8]  (
	.Y(mcu_mem_io_down_in[8]),
	.PAD(mcu_mem_io_down[8]),
	.D(encoder_output_down8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[9]  (
	.Y(mcu_mem_io_down_in[9]),
	.PAD(mcu_mem_io_down[9]),
	.D(encoder_output_down9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[10]  (
	.Y(mcu_mem_io_down_in[10]),
	.PAD(mcu_mem_io_down[10]),
	.D(encoder_output_down10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[11]  (
	.Y(mcu_mem_io_down_in[11]),
	.PAD(mcu_mem_io_down[11]),
	.D(encoder_output_down11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[12]  (
	.Y(mcu_mem_io_down_in[12]),
	.PAD(mcu_mem_io_down[12]),
	.D(encoder_output_down12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[13]  (
	.Y(mcu_mem_io_down_in[13]),
	.PAD(mcu_mem_io_down[13]),
	.D(encoder_output_down13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[14]  (
	.Y(mcu_mem_io_down_in[14]),
	.PAD(mcu_mem_io_down[14]),
	.D(encoder_output_down14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[15]  (
	.Y(mcu_mem_io_down_in[15]),
	.PAD(mcu_mem_io_down[15]),
	.D(encoder_output_down15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[0]  (
	.Y(mcu_mem_io_up_in[0]),
	.PAD(mcu_mem_io_up[0]),
	.D(encoder_output_up0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[1]  (
	.Y(mcu_mem_io_up_in[1]),
	.PAD(mcu_mem_io_up[1]),
	.D(encoder_output_up1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[2]  (
	.Y(mcu_mem_io_up_in[2]),
	.PAD(mcu_mem_io_up[2]),
	.D(encoder_output_up2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[3]  (
	.Y(mcu_mem_io_up_in[3]),
	.PAD(mcu_mem_io_up[3]),
	.D(encoder_output_up3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[4]  (
	.Y(mcu_mem_io_up_in[4]),
	.PAD(mcu_mem_io_up[4]),
	.D(encoder_output_up4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[5]  (
	.Y(mcu_mem_io_up_in[5]),
	.PAD(mcu_mem_io_up[5]),
	.D(encoder_output_up5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[6]  (
	.Y(mcu_mem_io_up_in[6]),
	.PAD(mcu_mem_io_up[6]),
	.D(encoder_output_up6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[7]  (
	.Y(mcu_mem_io_up_in[7]),
	.PAD(mcu_mem_io_up[7]),
	.D(encoder_output_up7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[8]  (
	.Y(mcu_mem_io_up_in[8]),
	.PAD(mcu_mem_io_up[8]),
	.D(encoder_output_up8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[9]  (
	.Y(mcu_mem_io_up_in[9]),
	.PAD(mcu_mem_io_up[9]),
	.D(encoder_output_up9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[10]  (
	.Y(mcu_mem_io_up_in[10]),
	.PAD(mcu_mem_io_up[10]),
	.D(encoder_output_up10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[11]  (
	.Y(mcu_mem_io_up_in[11]),
	.PAD(mcu_mem_io_up[11]),
	.D(encoder_output_up11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[12]  (
	.Y(mcu_mem_io_up_in[12]),
	.PAD(mcu_mem_io_up[12]),
	.D(encoder_output_up12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[13]  (
	.Y(mcu_mem_io_up_in[13]),
	.PAD(mcu_mem_io_up[13]),
	.D(encoder_output_up13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[14]  (
	.Y(mcu_mem_io_up_in[14]),
	.PAD(mcu_mem_io_up[14]),
	.D(encoder_output_up14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[15]  (
	.Y(mcu_mem_io_up_in[15]),
	.PAD(mcu_mem_io_up[15]),
	.D(encoder_output_up15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:114
  OUTBUF LED1_obuf (
	.PAD(LED1),
	.D(flag0_c)
);
// @19:115
  OUTBUF LED2_obuf (
	.PAD(LED2),
	.D(flag1_c)
);
// @19:116
  OUTBUF SRAM_A_0_obuf (
	.PAD(SRAM_A_0),
	.D(MCU_A_0_c)
);
// @19:117
  OUTBUF SRAM_A_1_obuf (
	.PAD(SRAM_A_1),
	.D(MCU_A_1_c)
);
// @19:118
  OUTBUF SRAM_A_10_obuf (
	.PAD(SRAM_A_10),
	.D(MCU_A_10_c)
);
// @19:119
  OUTBUF SRAM_A_11_obuf (
	.PAD(SRAM_A_11),
	.D(MCU_A_11_c)
);
// @19:120
  OUTBUF SRAM_A_12_obuf (
	.PAD(SRAM_A_12),
	.D(MCU_A_12_c)
);
// @19:121
  OUTBUF SRAM_A_13_obuf (
	.PAD(SRAM_A_13),
	.D(MCU_A_13_c)
);
// @19:122
  OUTBUF SRAM_A_14_obuf (
	.PAD(SRAM_A_14),
	.D(MCU_A_14_c)
);
// @19:123
  OUTBUF SRAM_A_15_obuf (
	.PAD(SRAM_A_15),
	.D(MCU_A_15_c)
);
// @19:124
  OUTBUF SRAM_A_16_obuf (
	.PAD(SRAM_A_16),
	.D(MCU_A_16_c)
);
// @19:125
  OUTBUF SRAM_A_17_obuf (
	.PAD(SRAM_A_17),
	.D(MCU_A_17_c)
);
// @19:126
  OUTBUF SRAM_A_18_obuf (
	.PAD(SRAM_A_18),
	.D(MCU_A_18_c)
);
// @19:127
  OUTBUF SRAM_A_19_obuf (
	.PAD(SRAM_A_19),
	.D(MCU_A_19_c)
);
// @19:128
  OUTBUF SRAM_A_2_obuf (
	.PAD(SRAM_A_2),
	.D(MCU_A_2_c)
);
// @19:129
  OUTBUF SRAM_A_20_obuf (
	.PAD(SRAM_A_20),
	.D(MCU_A_20_c)
);
// @19:130
  OUTBUF SRAM_A_3_obuf (
	.PAD(SRAM_A_3),
	.D(MCU_A_3_c)
);
// @19:131
  OUTBUF SRAM_A_4_obuf (
	.PAD(SRAM_A_4),
	.D(MCU_A_4_c)
);
// @19:132
  OUTBUF SRAM_A_5_obuf (
	.PAD(SRAM_A_5),
	.D(MCU_A_5_c)
);
// @19:133
  OUTBUF SRAM_A_6_obuf (
	.PAD(SRAM_A_6),
	.D(MCU_A_6_c)
);
// @19:134
  OUTBUF SRAM_A_7_obuf (
	.PAD(SRAM_A_7),
	.D(MCU_A_7_c)
);
// @19:135
  OUTBUF SRAM_A_8_obuf (
	.PAD(SRAM_A_8),
	.D(MCU_A_8_c)
);
// @19:136
  OUTBUF SRAM_A_9_obuf (
	.PAD(SRAM_A_9),
	.D(MCU_A_9_c)
);
// @19:137
  OUTBUF SRAM_CS1_obuf (
	.PAD(SRAM_CS1),
	.D(MCU_CS_c)
);
// @19:138
  OUTBUF SRAM_CS2_obuf (
	.PAD(SRAM_CS2),
	.D(MCU_CS_c)
);
// @19:139
  OUTBUF SRAM_LB_obuf (
	.PAD(SRAM_LB),
	.D(MCU_LB_c)
);
// @19:140
  OUTBUF SRAM_OE_obuf (
	.PAD(SRAM_OE),
	.D(MCU_OE_c)
);
// @19:141
  OUTBUF SRAM_UB_obuf (
	.PAD(SRAM_UB),
	.D(MCU_UB_c)
);
// @19:142
  OUTBUF SRAM_WE_obuf (
	.PAD(SRAM_WE),
	.D(MCU_WE_c)
);
// @19:143
  OUTBUF flag0_obuf (
	.PAD(flag0),
	.D(flag0_c)
);
// @19:144
  OUTBUF flag1_obuf (
	.PAD(flag1),
	.D(flag1_c)
);
// @19:145
  OUTBUF flag3_obuf (
	.PAD(flag3),
	.D(flag3_c)
);
// @19:358
  lfsr_random_generator_position lfsr_random_generator_position_0 (
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.turn_on_generator_c_i(turn_on_generator_c_i)
);
// @19:368
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  fpga_top_design fpga_top_design_0 (
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up15(encoder_output_up15),
	.ecc_sel1_c(ecc_sel1_c),
	.decoder_output8(decoder_output8),
	.decoder_output5(decoder_output5),
	.decoder_output6(decoder_output6),
	.decoder_output10(decoder_output10),
	.ecc_sel0_c(ecc_sel0_c),
	.decoder_output11(decoder_output11),
	.decoder_output7(decoder_output7),
	.decoder_output15(decoder_output15),
	.decoder_output4(decoder_output4),
	.decoder_output12(decoder_output12),
	.decoder_output3(decoder_output3),
	.decoder_output9(decoder_output9),
	.decoder_output13(decoder_output13),
	.decoder_output14(decoder_output14),
	.decoder_output2(decoder_output2),
	.decoder_output0(decoder_output0),
	.decoder_output1(decoder_output1),
	.MCU_OE_c(MCU_OE_c),
	.MCU_WE_c(MCU_WE_c),
	.MCU_CS_c(MCU_CS_c),
	.flag1_c(flag1_c),
	.flag0_c(flag0_c),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.flag3_c(flag3_c),
	.mcu_fpga_io_1_i(fpga_top_design_0_mcu_fpga_io_1_i),
	.mcu_fpga_io_1_1z(fpga_top_design_0_mcu_fpga_io_1)
);
  lfsr_random_generator3 lfsr_random_generator3_0 (
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.turn_on_generator_c_i(turn_on_generator_c_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb */

