library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity resta is
port( 
 a, b 		: in std_logic_vector(3 downto 0);
 resultado 	: out std_logic_vector(3 downto 0));
end resta;
architecture a of resta is
begin 
 resultado <= a - b;
end a;