 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:54:23 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.30       0.30 r
  U655/Y (NBUFFX32_RVT)                    0.14       0.44 r
  U1242/Y (XNOR2X2_RVT)                    0.19       0.63 r
  U1025/Y (NAND2X0_RVT)                    0.08       0.71 f
  U972/Y (INVX0_RVT)                       0.06       0.77 r
  U971/Y (NAND2X0_RVT)                     0.06       0.83 f
  U970/Y (NAND2X0_RVT)                     0.09       0.92 r
  U966/Y (NAND2X0_RVT)                     0.07       0.99 f
  U964/Y (AND2X1_RVT)                      0.13       1.12 f
  U702/Y (OA21X1_RVT)                      0.13       1.25 f
  U704/Y (OA21X1_RVT)                      0.14       1.39 f
  U703/Y (NAND2X4_RVT)                     0.19       1.58 r
  U771/Y (AO21X1_RVT)                      0.16       1.74 r
  U1053/Y (XNOR2X2_RVT)                    0.17       1.90 f
  U1554/Y (NAND2X0_RVT)                    0.08       1.98 r
  U1559/Y (NAND2X0_RVT)                    0.07       2.06 f
  Delay3_out1_reg[32]/D (DFFX1_RVT)        0.00       2.06 f
  data arrival time                                   2.06

  clock clk (rise edge)                    1.15       1.15
  clock network delay (ideal)              0.00       1.15
  Delay3_out1_reg[32]/CLK (DFFX1_RVT)      0.00       1.15 r
  library setup time                      -0.14       1.01
  data required time                                  1.01
  -----------------------------------------------------------
  data required time                                  1.01
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.04


1
