<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: C:/nxp/v1.03/lpcopen_v1.03/lpcopen/software/lpc_core/lpc_ip/usart_001.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('usart__001_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">usart_001.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;sys_config.h&quot;</code><br/>
<code>#include &quot;cmsis.h&quot;</code><br/>
</div>
<p><a href="usart__001_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART register block structure.  <a href="struct_i_p___u_s_a_r_t__001___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___ring_buffer___t.html">UART_RingBuffer_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Ring buffer structure.  <a href="struct_u_a_r_t___ring_buffer___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html">UART_AB_CFG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Baudrate mode configuration type definition.  <a href="struct_u_a_r_t___a_b___c_f_g___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART FIFO Configuration Structure definition.  <a href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga98a009d55ad0d99b3f84391f0552faeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga98a009d55ad0d99b3f84391f0552faeb">UART_BLOCKING_TIMEOUT</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:ga98a009d55ad0d99b3f84391f0552faeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b318954fbe283fa5da4dad6990b0b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b318954fbe283fa5da4dad6990b0b20">UART_ACCEPTED_BAUDRATE_ERROR</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga3b318954fbe283fa5da4dad6990b0b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06774e65c2ca095c4373122ed9a390b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga06774e65c2ca095c4373122ed9a390b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Receiver Buffer Register.  <a href="group___i_p___u_s_a_r_t__001.html#ga06774e65c2ca095c4373122ed9a390b8"></a><br/></td></tr>
<tr class="separator:ga06774e65c2ca095c4373122ed9a390b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1592b78e87967ae6a06756679cfc855e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1592b78e87967ae6a06756679cfc855e">UART_THR_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga1592b78e87967ae6a06756679cfc855e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Transmit Holding Register.  <a href="group___i_p___u_s_a_r_t__001.html#ga1592b78e87967ae6a06756679cfc855e"></a><br/></td></tr>
<tr class="separator:ga1592b78e87967ae6a06756679cfc855e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a89461d99a43769772276e51a6710a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&#160;&#160;&#160;((div) &amp; 0xFF)</td></tr>
<tr class="memdesc:ga55a89461d99a43769772276e51a6710a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Divisor Latch LSB register.  <a href="group___i_p___u_s_a_r_t__001.html#ga55a89461d99a43769772276e51a6710a"></a><br/></td></tr>
<tr class="separator:ga55a89461d99a43769772276e51a6710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85050a24048ffc2de997cd60ea67f9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="separator:ga85050a24048ffc2de997cd60ea67f9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d480e07f82896893e45b572adeffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf4d480e07f82896893e45b572adeffcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UARTn Divisor Latch MSB register.  <a href="group___i_p___u_s_a_r_t__001.html#gaf4d480e07f82896893e45b572adeffcd"></a><br/></td></tr>
<tr class="separator:gaf4d480e07f82896893e45b572adeffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&#160;&#160;&#160;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>
<tr class="separator:gac53f4cc36f13edd3fdf7fd9bab1360e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6400102a6ec4fa634656b7ef18d1eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad6400102a6ec4fa634656b7ef18d1eba">UART_IER_RBRINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad6400102a6ec4fa634656b7ef18d1eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART interrupt enable register.  <a href="group___i_p___u_s_a_r_t__001.html#gad6400102a6ec4fa634656b7ef18d1eba"></a><br/></td></tr>
<tr class="separator:gad6400102a6ec4fa634656b7ef18d1eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0b05af9d9599e6ce9dd5521c2aa74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6ad0b05af9d9599e6ce9dd5521c2aa74">UART_IER_THREINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga6ad0b05af9d9599e6ce9dd5521c2aa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11515e64ac0353023a4b62a9ca5ad0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga11515e64ac0353023a4b62a9ca5ad0ae">UART_IER_RLSINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga11515e64ac0353023a4b62a9ca5ad0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6d84e51cac1e440d91c53fe7b6bed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7f6d84e51cac1e440d91c53fe7b6bed1">UART_IER_MSINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga7f6d84e51cac1e440d91c53fe7b6bed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39fa253f4444c2dc37dcd85b7f40ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae39fa253f4444c2dc37dcd85b7f40ca4">UART_IER_CTSINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gae39fa253f4444c2dc37dcd85b7f40ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370755782fbd47ad2c33ad281462bf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga370755782fbd47ad2c33ad281462bf45">UART_IER_ABEOINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga370755782fbd47ad2c33ad281462bf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579cde413efce70ee1103ef278368f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac6579cde413efce70ee1103ef278368f">UART_IER_ABTOINT_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:gac6579cde413efce70ee1103ef278368f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101e57e41855d1262e9d9b747854542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x307))</td></tr>
<tr class="separator:ga101e57e41855d1262e9d9b747854542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145046fd9bd1d318acffd4770a7432ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x38F))</td></tr>
<tr class="separator:ga145046fd9bd1d318acffd4770a7432ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fadcd32fca709aece83c05f8be1901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gab5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab5fadcd32fca709aece83c05f8be1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART interrupt identification register.  <a href="group___i_p___u_s_a_r_t__001.html#gab5fadcd32fca709aece83c05f8be1901"></a><br/></td></tr>
<tr class="separator:gab5fadcd32fca709aece83c05f8be1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3 &lt;&lt; 1))</td></tr>
<tr class="separator:ga4441660d2a99f6b17a79eafbfb0424dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d8f797f3e71e01f4361997fc581b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (2 &lt;&lt; 1))</td></tr>
<tr class="separator:gac646d8f797f3e71e01f4361997fc581b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965ba229214955385f11277549b7ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (6 &lt;&lt; 1))</td></tr>
<tr class="separator:ga965ba229214955385f11277549b7ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93160677afbc9c90f7a0baa917a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gafb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gafb93160677afbc9c90f7a0baa917a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf02dabd5f0b60345c70379ab8df3e899">UART_IIR_INTID_MODEM</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0 &lt;&lt; 1))</td></tr>
<tr class="separator:gaf02dabd5f0b60345c70379ab8df3e899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f78952aec5835ac753718323b681910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (7 &lt;&lt; 1))</td></tr>
<tr class="separator:ga6f78952aec5835ac753718323b681910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b20e73585acb416f112502d29554d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (3 &lt;&lt; 6))</td></tr>
<tr class="separator:ga29b20e73585acb416f112502d29554d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga6ce7f02b02e196d84ef8f6066dd2b9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29486c78b0afdb4b3943defe36d5404c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:ga29486c78b0afdb4b3943defe36d5404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad443b74131fa7b7aecf0f1c581172faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x3CF))</td></tr>
<tr class="separator:gad443b74131fa7b7aecf0f1c581172faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO control register.  <a href="group___i_p___u_s_a_r_t__001.html#gadec12ecfc7ae1198cee68f2cad982bcb"></a><br/></td></tr>
<tr class="separator:gadec12ecfc7ae1198cee68f2cad982bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga246b37ccd6137c0bb51eb32760cb228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga1c1a83fcacf333309330eea460d8a6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996e144f7d08cb36aa729f28d74b5801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga996e144f7d08cb36aa729f28d74b5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4b4e15936a075bf5054776fbd59676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="separator:gaba4b4e15936a075bf5054776fbd59676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264238c2dde9248a73d679c32a74004b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga264238c2dde9248a73d679c32a74004b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 6))</td></tr>
<tr class="separator:ga7b655aba90b695210e7ce9f7b00cea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 6))</td></tr>
<tr class="separator:ga9e6ef12c7a1f3514d6e30d7548ed3e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xCF))</td></tr>
<tr class="separator:ga2dd6b12c7c237b0a52c6a82698f85b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga94b76465adbb4fb96c821ef0866cbd0f">UART_TX_FIFO_SIZE</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ga94b76465adbb4fb96c821ef0866cbd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="memdesc:ga2c64fd92092b8ac1e64b6b1204927682"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART line control register.  <a href="group___i_p___u_s_a_r_t__001.html#ga2c64fd92092b8ac1e64b6b1204927682"></a><br/></td></tr>
<tr class="separator:ga2c64fd92092b8ac1e64b6b1204927682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fcefe6db8651be1cb1c066726381d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:ga916fcefe6db8651be1cb1c066726381d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 0))</td></tr>
<tr class="separator:ga7746eb5a2aac4b9f86e97ee82e5e2a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 0))</td></tr>
<tr class="separator:ga71ecde192fb0c9facb9ef9c6b77cc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga70ccdedb76a079b8e7c87e5c3709469c">UART_LCR_SBS_1BIT</a>&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 2))</td></tr>
<tr class="separator:ga70ccdedb76a079b8e7c87e5c3709469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga6d36ad770b49b2354ed5cefbc066b7e2">UART_LCR_SBS_2BIT</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga6d36ad770b49b2354ed5cefbc066b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga4fba4b3d639bdfa713d12466d411f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga91bc2978f5af5ac9a1f18af284275b39">UART_LCR_PARITY_DIS</a>&#160;&#160;&#160;((uint8_t) (0 &lt;&lt; 3))</td></tr>
<tr class="separator:ga91bc2978f5af5ac9a1f18af284275b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;((uint8_t) (0))</td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga48df31af63d9e3a65b13a32880bb0b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17566959150e60563687a91817ddf844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&#160;&#160;&#160;((uint8_t) (2 &lt;&lt; 4))</td></tr>
<tr class="separator:ga17566959150e60563687a91817ddf844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&#160;&#160;&#160;((uint8_t) (3 &lt;&lt; 4))</td></tr>
<tr class="separator:gaa5d9db8e53dae40ddaa70204fa1b60a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f83aa82aecd63cf457ea423be643d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga2f83aa82aecd63cf457ea423be643d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9c53e30321d4cac13137c66b022e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gaae9c53e30321d4cac13137c66b022e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e31fe85eeeb124ff6a471978155356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga28e31fe85eeeb124ff6a471978155356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9fdc7f45b2fb3679b64164b34afb9350">UART_MCR_DTR_CTRL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem control register.  <a href="group___i_p___u_s_a_r_t__001.html#ga9fdc7f45b2fb3679b64164b34afb9350"></a><br/></td></tr>
<tr class="separator:ga9fdc7f45b2fb3679b64164b34afb9350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabf6b55840dea19f6dbc8c8c7077796b3">UART_MCR_RTS_CTRL</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gabf6b55840dea19f6dbc8c8c7077796b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga879d10e97b9b5e01f2b25037aa3d3c96">UART_MCR_LOOPB_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga879d10e97b9b5e01f2b25037aa3d3c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae26cd92b527d6d6ec9f7fd98aeefd94a">UART_MCR_AUTO_RTS_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gae26cd92b527d6d6ec9f7fd98aeefd94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7769292aa692cb12dce90893fc992d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7769292aa692cb12dce90893fc992d2f">UART_MCR_AUTO_CTS_EN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga7769292aa692cb12dce90893fc992d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc006116ea98bd8b00e948073b8d749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0cc006116ea98bd8b00e948073b8d749">UART_MCR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x0F3))</td></tr>
<tr class="separator:ga0cc006116ea98bd8b00e948073b8d749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3d83de31d722cd373ee69a2a38aaed43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART line status register.  <a href="group___i_p___u_s_a_r_t__001.html#ga3d83de31d722cd373ee69a2a38aaed43"></a><br/></td></tr>
<tr class="separator:ga3d83de31d722cd373ee69a2a38aaed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c4312a700f6033bf0a075ae41de57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga85c4312a700f6033bf0a075ae41de57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga3ae0ee26be22b855aa08d68a2801d3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga18b1661d7c37ab40c9310311dd4f647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:gaaca4bb43e62c7085534b67576e1ddbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gadb3f8bb82f0a253700fdb88d8c609710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5972ac77db6249142b482356427dcf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga5972ac77db6249142b482356427dcf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga3643d58e12f1d3bf342d140a5e3cb1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad236b1cf377bf1b4600820b8a37c66ca">UART_MSR_DELTA_CTS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad236b1cf377bf1b4600820b8a37c66ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Modem status register.  <a href="group___i_p___u_s_a_r_t__001.html#gad236b1cf377bf1b4600820b8a37c66ca"></a><br/></td></tr>
<tr class="separator:gad236b1cf377bf1b4600820b8a37c66ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cee7872a43558a4c2631459198f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2b5cee7872a43558a4c2631459198f9b">UART_MSR_DELTA_DSR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga2b5cee7872a43558a4c2631459198f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2defd6ffec805753fbf799838984ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5b2defd6ffec805753fbf799838984ed">UART_MSR_LO2HI_RI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga5b2defd6ffec805753fbf799838984ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b880ad272a1356b38bb5ff30d972378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0b880ad272a1356b38bb5ff30d972378">UART_MSR_DELTA_DCD</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga0b880ad272a1356b38bb5ff30d972378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2cd867126cafb765b3d690e10f79b4c0">UART_MSR_CTS</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga2cd867126cafb765b3d690e10f79b4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4270c77bd681dee743930df8841765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae4270c77bd681dee743930df8841765e">UART_MSR_DSR</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gae4270c77bd681dee743930df8841765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1f4efd8727007b41de36b8b6ab9d4f6b">UART_MSR_RI</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga1f4efd8727007b41de36b8b6ab9d4f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9a85f5379c5d15ebc486c4b174196afb">UART_MSR_DCD</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga9a85f5379c5d15ebc486c4b174196afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79745d229ade663104e0a00c7597aa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga79745d229ade663104e0a00c7597aa45">UART_MSR_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="separator:ga79745d229ade663104e0a00c7597aa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055f27dcd4a5664ffec09bf024e19120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga055f27dcd4a5664ffec09bf024e19120">UART_SCR_BIMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga055f27dcd4a5664ffec09bf024e19120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Scratch Pad register.  <a href="group___i_p___u_s_a_r_t__001.html#ga055f27dcd4a5664ffec09bf024e19120"></a><br/></td></tr>
<tr class="separator:ga055f27dcd4a5664ffec09bf024e19120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Auto baudrate control register.  <a href="group___i_p___u_s_a_r_t__001.html#gaf6a6a4cb65edff2871ba48d3f2b445dc"></a><br/></td></tr>
<tr class="separator:gaf6a6a4cb65edff2871ba48d3f2b445dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga706e927ee7abf7027eb88b1e13dd2a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20674ae8e687d2161ef3fd88f2649036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga20674ae8e687d2161ef3fd88f2649036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))</td></tr>
<tr class="separator:ga77450ebf0f86b6b7ea363927f0cd40c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e12222f359d7a5a41668cd729b0731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 9))</td></tr>
<tr class="separator:ga2e12222f359d7a5a41668cd729b0731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83190d58b42771ee951dfe88aada715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x307))</td></tr>
<tr class="separator:gae83190d58b42771ee951dfe88aada715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716e4830450b44e4f290e6c99879ba99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga716e4830450b44e4f290e6c99879ba99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART IrDA control register.  <a href="group___i_p___u_s_a_r_t__001.html#ga716e4830450b44e4f290e6c99879ba99"></a><br/></td></tr>
<tr class="separator:ga716e4830450b44e4f290e6c99879ba99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gabee5ba619dd3c8f28a7d2ec488614f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae022dc3e5ad94f95d2805294d97594cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gae022dc3e5ad94f95d2805294d97594cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4fd2b4e5050b400349138942bfb307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x07) &lt;&lt; 3))</td></tr>
<tr class="separator:ga2c4fd2b4e5050b400349138942bfb307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822d618fad4a8a146fd8113f827b5d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x3F))</td></tr>
<tr class="separator:ga822d618fad4a8a146fd8113f827b5d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3affaa6bd622295bd6ea0c9f4a70b19c">UART_HDEN_HDEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART half duplex register.  <a href="group___i_p___u_s_a_r_t__001.html#ga3affaa6bd622295bd6ea0c9f4a70b19c"></a><br/></td></tr>
<tr class="separator:ga3affaa6bd622295bd6ea0c9f4a70b19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac14d3bf09ef0b0956626afe3e0fcf83a">UART_SCICTRL_SCIEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART smart card interface control register.  <a href="group___i_p___u_s_a_r_t__001.html#gac14d3bf09ef0b0956626afe3e0fcf83a"></a><br/></td></tr>
<tr class="separator:gac14d3bf09ef0b0956626afe3e0fcf83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga49ad93a6f4c7175b6111716e329bfb36">UART_SCICTRL_NACKDIS</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga49ad93a6f4c7175b6111716e329bfb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e869912cabe85bef5d11cda3b773f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48e869912cabe85bef5d11cda3b773f4">UART_SCICTRL_PROTSEL_T1</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga48e869912cabe85bef5d11cda3b773f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadd17c8f0f6239c42d18e4af35ee3effc">UART_SCICTRL_TXRETRY</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0x07) &lt;&lt; 5))</td></tr>
<tr class="separator:gadd17c8f0f6239c42d18e4af35ee3effc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac74665d22f8c0c1b18f46a65bbe5031a">UART_SCICTRL_GUARDTIME</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:gac74665d22f8c0c1b18f46a65bbe5031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d">UART_SYNCCTRL_SYNC</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART synchronous control register.  <a href="group___i_p___u_s_a_r_t__001.html#ga03c124f3fc8b888e5ee5a3fc7660bb7d"></a><br/></td></tr>
<tr class="separator:ga03c124f3fc8b888e5ee5a3fc7660bb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4776a7aa288f3c34e56db78cfb7032eb">UART_SYNCCTRL_CSRC_MASTER</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga4776a7aa288f3c34e56db78cfb7032eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5263f24b5804673c99e8c6f09c95aed4">UART_SYNCCTRL_FES</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga5263f24b5804673c99e8c6f09c95aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea12c85ea0d6a9fa91242904c707a285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaea12c85ea0d6a9fa91242904c707a285">UART_SYNCCTRL_TSBYPASS</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gaea12c85ea0d6a9fa91242904c707a285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga17ff94fa4369905ab4a5f3bf28f44ced">UART_SYNCCTRL_CSCEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga17ff94fa4369905ab4a5f3bf28f44ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga5ebb09ebb7c6794ae8b2d1cd2c5fb193">UART_SYNCCTRL_STARTSTOPDISABLE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:ga5ebb09ebb7c6794ae8b2d1cd2c5fb193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaedc6fb3d7ba9d561d91f3fdcddcaccce">UART_SYNCCTRL_CCCLR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:gaedc6fb3d7ba9d561d91f3fdcddcaccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae53568f606c894a5ffd764cef6171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0F))</td></tr>
<tr class="memdesc:ga08ae53568f606c894a5ffd764cef6171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Fractional divider register.  <a href="group___i_p___u_s_a_r_t__001.html#ga08ae53568f606c894a5ffd764cef6171"></a><br/></td></tr>
<tr class="separator:ga08ae53568f606c894a5ffd764cef6171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &lt;&lt; 4) &amp; 0xF0))</td></tr>
<tr class="separator:ga728a262cba31ffd0d7b4fb172f6dead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a8f74c3fc22574793c6218b90fec50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0xFF))</td></tr>
<tr class="separator:ga61a8f74c3fc22574793c6218b90fec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072">UART_TER1_TXEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART Tx Enable register.  <a href="group___i_p___u_s_a_r_t__001.html#ga78f0ee43aa0e7c030a3cfa1dca5ff072"></a><br/></td></tr>
<tr class="separator:ga78f0ee43aa0e7c030a3cfa1dca5ff072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d5c083cd05071b48d9fe346f4d7f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae4d5c083cd05071b48d9fe346f4d7f8c">UART_TER1_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x80))</td></tr>
<tr class="separator:gae4d5c083cd05071b48d9fe346f4d7f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac9ec0de9b40d5d9dd9fed4836a31122f">UART_TER2_TXEN</a>&#160;&#160;&#160;((uint8_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:gac9ec0de9b40d5d9dd9fed4836a31122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8961ae5bc4a983acae6a32796f99d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9b8961ae5bc4a983acae6a32796f99d0">UART_TER2_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0x01))</td></tr>
<tr class="separator:ga9b8961ae5bc4a983acae6a32796f99d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0">UART_RS485CTRL_NMM_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS485 Control register.  <a href="group___i_p___u_s_a_r_t__001.html#ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"></a><br/></td></tr>
<tr class="separator:ga0b5e5ccc3ad07acad2bfa3f0846cbfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaee14296a914ca14d877069414f88f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gacdaee14296a914ca14d877069414f88f">UART_RS485CTRL_RX_DIS</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gacdaee14296a914ca14d877069414f88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4adf900200efcdfaab657b180b30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1e4adf900200efcdfaab657b180b30d1">UART_RS485CTRL_AADEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga1e4adf900200efcdfaab657b180b30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0632053088b7e65c6000274a90a76091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0632053088b7e65c6000274a90a76091">UART_RS485CTRL_SEL_DTR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga0632053088b7e65c6000274a90a76091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa00bb66207fce982ed0dbd6325d8fb66">UART_RS485CTRL_DCTRL_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:gaa00bb66207fce982ed0dbd6325d8fb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaadf3ec8419a76ba6c3ccd2a4eb9b233b">UART_RS485CTRL_OINV_1</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:gaadf3ec8419a76ba6c3ccd2a4eb9b233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3c90d083989134e4881e0b82e7364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4ab3c90d083989134e4881e0b82e7364">UART_RS485CTRL_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x3F))</td></tr>
<tr class="separator:ga4ab3c90d083989134e4881e0b82e7364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710537301b5580c1484a3808da983a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga710537301b5580c1484a3808da983a70">UART_RS485ADRMATCH_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga710537301b5580c1484a3808da983a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS-485 Address Match register.  <a href="group___i_p___u_s_a_r_t__001.html#ga710537301b5580c1484a3808da983a70"></a><br/></td></tr>
<tr class="separator:ga710537301b5580c1484a3808da983a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8600376567bfc78e0be9c43563b67c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga8600376567bfc78e0be9c43563b67c2f">UART_RS485DLY_BITMASK</a>&#160;&#160;&#160;((uint8_t) (0xFF))</td></tr>
<tr class="memdesc:ga8600376567bfc78e0be9c43563b67c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART1 RS-485 Delay value register.  <a href="group___i_p___u_s_a_r_t__001.html#ga8600376567bfc78e0be9c43563b67c2f"></a><br/></td></tr>
<tr class="separator:ga8600376567bfc78e0be9c43563b67c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe06893620e5b031b884dbe67d7d5f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gabe06893620e5b031b884dbe67d7d5f81">UART_FIFOLVL_RXFIFOLVL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0F))</td></tr>
<tr class="memdesc:gabe06893620e5b031b884dbe67d7d5f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for UART FIFO Level register.  <a href="group___i_p___u_s_a_r_t__001.html#gabe06893620e5b031b884dbe67d7d5f81"></a><br/></td></tr>
<tr class="separator:gabe06893620e5b031b884dbe67d7d5f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa992b8fb5dd2279886a116d571de775b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa992b8fb5dd2279886a116d571de775b">UART_FIFOLVL_TXFIFOLVL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n &gt;&gt; 8) &amp; 0x0F))</td></tr>
<tr class="separator:gaa992b8fb5dd2279886a116d571de775b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a3ea474232bf0d4f9811099ab6e236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga82a3ea474232bf0d4f9811099ab6e236">UART_FIFOLVL_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0x0F0F))</td></tr>
<tr class="separator:ga82a3ea474232bf0d4f9811099ab6e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf590c69939edef3039c05ee3b0d053a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gacf590c69939edef3039c05ee3b0d053a">UART_RING_BUFSIZE</a>&#160;&#160;&#160;256</td></tr>
<tr class="memdesc:gacf590c69939edef3039c05ee3b0d053a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines for Ring Buffer.  <a href="group___i_p___u_s_a_r_t__001.html#gacf590c69939edef3039c05ee3b0d053a"></a><br/></td></tr>
<tr class="separator:gacf590c69939edef3039c05ee3b0d053a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gac7f3b79cb5b895d9ef3f5c627eb3539c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gac7f3b79cb5b895d9ef3f5c627eb3539c">IP_UART_LS_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539cab947186ba7d7733449ceb1bf2a058c5d">UART_LINESTAT_RDR</a> = UART_LSR_RDR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539ca08c4d17001d37d2ccb5190fa5b284547">UART_LINESTAT_OE</a> = UART_LSR_OE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539caf1f0d15cc0e93f0d7576e6ef43e207a2">UART_LINESTAT_PE</a> = UART_LSR_PE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539ca66c63ef21673ce11b705b563bc1e2045">UART_LINESTAT_FE</a> = UART_LSR_FE, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539ca11a3713f432041c0d0536fe494792cf1">UART_LINESTAT_BI</a> = UART_LSR_BI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539ca872c97a0e539217a173e6fc22f80421d">UART_LINESTAT_THRE</a> = UART_LSR_THRE, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539cad72f2a70b4f9352d478fdff4c7815867">UART_LINESTAT_TEMT</a> = UART_LSR_TEMT, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggac7f3b79cb5b895d9ef3f5c627eb3539ca145e4a60ee30310ef52400e0e2eefd88">UART_LINESTAT_RXFE</a> = UART_LSR_RXFE
<br/>
 }</td></tr>
<tr class="memdesc:gac7f3b79cb5b895d9ef3f5c627eb3539c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Status Type definition.  <a href="group___i_p___u_s_a_r_t__001.html#gac7f3b79cb5b895d9ef3f5c627eb3539c">More...</a><br/></td></tr>
<tr class="separator:gac7f3b79cb5b895d9ef3f5c627eb3539c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f94b77175d9188ed482f3e6f4a36a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gad14f94b77175d9188ed482f3e6f4a36a">IP_UART_SIGNAL_STATE_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggad14f94b77175d9188ed482f3e6f4a36aa3ff8ba88da6f8947ab7c22b7825c6bb6">INACTIVE</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggad14f94b77175d9188ed482f3e6f4a36aa33cf1d8ef1d06ee698a7fabf40eb3a7f">ACTIVE</a> = !INACTIVE
 }</td></tr>
<tr class="memdesc:gad14f94b77175d9188ed482f3e6f4a36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Full modem - Signal states definition.  <a href="group___i_p___u_s_a_r_t__001.html#gad14f94b77175d9188ed482f3e6f4a36a">More...</a><br/></td></tr>
<tr class="separator:gad14f94b77175d9188ed482f3e6f4a36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff32ae58e12cb2b286fba8c6766ebc29"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaff32ae58e12cb2b286fba8c6766ebc29">IP_UART_MODEM_STAT_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29aa070e8845222ee94480822cb523b57de">UART_MODEM_STAT_DELTA_CTS</a> = UART_MSR_DELTA_CTS, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29afba020654e22387cdc00e32af6286f45">UART_MODEM_STAT_DELTA_DSR</a> = UART_MSR_DELTA_DSR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29adbe995e3d2a7ada7cb3d1f505495dce3">UART_MODEM_STAT_LO2HI_RI</a> = UART_MSR_LO2HI_RI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29a0bb992fbaacdfe88038e1e6cff014704">UART_MODEM_STAT_DELTA_DCD</a> = UART_MSR_DELTA_DCD, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29a247393603fb34376238cb1ee1d196582">UART_MODEM_STAT_CTS</a> = UART_MSR_CTS, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29a695f8eebeaed35af7f588fd9f5223845">UART_MODEM_STAT_DSR</a> = UART_MSR_DSR, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29ae443bca16fc8f127c534a047ed2be69b">UART_MODEM_STAT_RI</a> = UART_MSR_RI, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaff32ae58e12cb2b286fba8c6766ebc29a94ec1357e5b719beb432c95ab1b7d9ef">UART_MODEM_STAT_DCD</a> = UART_MSR_DCD
<br/>
 }</td></tr>
<tr class="memdesc:gaff32ae58e12cb2b286fba8c6766ebc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART modem status type definition.  <a href="group___i_p___u_s_a_r_t__001.html#gaff32ae58e12cb2b286fba8c6766ebc29">More...</a><br/></td></tr>
<tr class="separator:gaff32ae58e12cb2b286fba8c6766ebc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49cc88fa4baa2b2df4406a3c142e2e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gae49cc88fa4baa2b2df4406a3c142e2e9">IP_UART_MODEM_PIN_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae49cc88fa4baa2b2df4406a3c142e2e9a37fdade8393b3c5274451f0ff9c50320">UART_MODEM_PIN_DTR</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggae49cc88fa4baa2b2df4406a3c142e2e9a1aa38cb39cec9e91b6ebe62722bca978">UART_MODEM_PIN_RTS</a>
 }</td></tr>
<tr class="memdesc:gae49cc88fa4baa2b2df4406a3c142e2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem output pin type definition.  <a href="group___i_p___u_s_a_r_t__001.html#gae49cc88fa4baa2b2df4406a3c142e2e9">More...</a><br/></td></tr>
<tr class="separator:gae49cc88fa4baa2b2df4406a3c142e2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29c7f63cd678fde750073557ac56407"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaf29c7f63cd678fde750073557ac56407">IP_UART_MODEM_MODE_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaf29c7f63cd678fde750073557ac56407a3c1ac2894e3e22491d0f01dea25e9f64">UART_MODEM_MODE_LOOPBACK</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaf29c7f63cd678fde750073557ac56407a1b4968966c43b42c7890c8541ed78849">UART_MODEM_MODE_AUTO_RTS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaf29c7f63cd678fde750073557ac56407aaa12dd0e3c6f3f95aa464eafc4dfd6fc">UART_MODEM_MODE_AUTO_CTS</a>
 }</td></tr>
<tr class="memdesc:gaf29c7f63cd678fde750073557ac56407"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Modem mode type definition.  <a href="group___i_p___u_s_a_r_t__001.html#gaf29c7f63cd678fde750073557ac56407">More...</a><br/></td></tr>
<tr class="separator:gaf29c7f63cd678fde750073557ac56407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2936ebb118c32d504a3c0f5aed6e54bd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2936ebb118c32d504a3c0f5aed6e54bd">IP_UART_INT_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bdacc310a6b8547b644e07e769df4fde8fa">UART_INTCFG_RBR</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bda67b291fd89766fa19cb89288b25af35b">UART_INTCFG_THRE</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bda77a61936f15e2a4069cdf45d71b140c9">UART_INTCFG_RLS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bda4995579acfb08cc1d2a41a1a43dc0e1b">UART_INTCFG_MS</a>, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bda1f78569be9c516689d805347ee61dd53">UART_INTCFG_CTS</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bdac0a7b0a2b1bf47b4ea548a1a6a53e174">UART_INTCFG_ABEO</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga2936ebb118c32d504a3c0f5aed6e54bda773e56dd8db09799644143cf91cda057">UART_INTCFG_ABTO</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga2936ebb118c32d504a3c0f5aed6e54bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga2936ebb118c32d504a3c0f5aed6e54bd">More...</a><br/></td></tr>
<tr class="separator:ga2936ebb118c32d504a3c0f5aed6e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8333172a43527aa8825a221466f003"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1d8333172a43527aa8825a221466f003">IP_UART_PARITY_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga1d8333172a43527aa8825a221466f003aa80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga1d8333172a43527aa8825a221466f003ad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a> = (4 &lt;&lt; 3), 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga1d8333172a43527aa8825a221466f003ad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a> = (5 &lt;&lt; 3), 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga1d8333172a43527aa8825a221466f003ae9f804cb1d440a3a890fd7617450d2a1">UART_PARITY_SP_1</a> = (6 &lt;&lt; 3), 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga1d8333172a43527aa8825a221466f003a7b7ef44908952b2188985f07f81420f6">UART_PARITY_SP_0</a> = (7 &lt;&lt; 3)
<br/>
 }</td></tr>
<tr class="memdesc:ga1d8333172a43527aa8825a221466f003"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga1d8333172a43527aa8825a221466f003">More...</a><br/></td></tr>
<tr class="separator:ga1d8333172a43527aa8825a221466f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7163d52a3119928aed4dc7eeed6c3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7d7163d52a3119928aed4dc7eeed6c3d">IP_UART_FITO_LEVEL_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7d7163d52a3119928aed4dc7eeed6c3da31c04a9c2880b330633c41a16014a9d5">UART_FIFO_TRGLEV0</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7d7163d52a3119928aed4dc7eeed6c3daea4c7e4f74b82f0bd9b442d8c1d03809">UART_FIFO_TRGLEV1</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7d7163d52a3119928aed4dc7eeed6c3da365bdb7edeb70b948cd269807e564999">UART_FIFO_TRGLEV2</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga7d7163d52a3119928aed4dc7eeed6c3dabbfb98226ee6b9a20b5b91ffc8d46f1a">UART_FIFO_TRGLEV3</a>
 }</td></tr>
<tr class="memdesc:ga7d7163d52a3119928aed4dc7eeed6c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Level type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga7d7163d52a3119928aed4dc7eeed6c3d">More...</a><br/></td></tr>
<tr class="separator:ga7d7163d52a3119928aed4dc7eeed6c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278f927ed8557330e235e8ecb6c23df3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga278f927ed8557330e235e8ecb6c23df3">IP_UART_STOPBIT_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga278f927ed8557330e235e8ecb6c23df3ab9c26fe02b2f4407d7106ea4da1f74ab">UART_STOPBIT_1</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga278f927ed8557330e235e8ecb6c23df3acdc53828459d69a364db0fc85c4dd7b1">UART_STOPBIT_2</a> = (1 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:ga278f927ed8557330e235e8ecb6c23df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Stop bit type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga278f927ed8557330e235e8ecb6c23df3">More...</a><br/></td></tr>
<tr class="separator:ga278f927ed8557330e235e8ecb6c23df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b5e1d0320d757ee100188cbd06ebe9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga26b5e1d0320d757ee100188cbd06ebe9">IP_UART_DATABIT_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga26b5e1d0320d757ee100188cbd06ebe9ab8edf3c4ac9cd19a77a78046c8d7c21d">UART_DATABIT_5</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga26b5e1d0320d757ee100188cbd06ebe9a28d637fedc642319e85aa69ee7460143">UART_DATABIT_6</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga26b5e1d0320d757ee100188cbd06ebe9a64eeea6c1646790ebd4acc2557aaf393">UART_DATABIT_7</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga26b5e1d0320d757ee100188cbd06ebe9a5a1857edfe041a41ef5e7f098be8ead2">UART_DATABIT_8</a>
 }</td></tr>
<tr class="memdesc:ga26b5e1d0320d757ee100188cbd06ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Databit type definitions.  <a href="group___i_p___u_s_a_r_t__001.html#ga26b5e1d0320d757ee100188cbd06ebe9">More...</a><br/></td></tr>
<tr class="separator:ga26b5e1d0320d757ee100188cbd06ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b0c40d19252ca08c795c70f69c7f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaef0b0c40d19252ca08c795c70f69c7f9">IP_UART_ID_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaef0b0c40d19252ca08c795c70f69c7f9aba8b6a46580d7a57ae907669b8c7d13f">UART_0</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaef0b0c40d19252ca08c795c70f69c7f9ad420827b105fb9530a7c190140cb3bb1">UART_1</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaef0b0c40d19252ca08c795c70f69c7f9a023175174a6ab5d0eb02be31a406a729">UART_2</a>, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaef0b0c40d19252ca08c795c70f69c7f9a8b03d3370341c5709e9fed93e5bd927f">UART_3</a>, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaef0b0c40d19252ca08c795c70f69c7f9a13b25a9b3b71787b3caa112aa7e74e57">UART_4</a>
<br/>
 }</td></tr>
<tr class="memdesc:gaef0b0c40d19252ca08c795c70f69c7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART ID.  <a href="group___i_p___u_s_a_r_t__001.html#gaef0b0c40d19252ca08c795c70f69c7f9">More...</a><br/></td></tr>
<tr class="separator:gaef0b0c40d19252ca08c795c70f69c7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7fbb4d3c27a54f9077f4ab924e11dc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaac7fbb4d3c27a54f9077f4ab924e11dc">IP_UART_INT_STATUS_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaac7fbb4d3c27a54f9077f4ab924e11dcabd633a3aec9aaed025581871f34a5818">UART_INTSTS_ERROR</a> = 1 &lt;&lt; 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaac7fbb4d3c27a54f9077f4ab924e11dca13db358fd1d2d7e22b76c1dcc9dc488b">UART_INTSTS_RTS</a> = 1 &lt;&lt; 1, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaac7fbb4d3c27a54f9077f4ab924e11dcaae206f0a098a3932adbcbd7f069a984d">UART_INTSTS_RTR</a> = 1 &lt;&lt; 2, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaac7fbb4d3c27a54f9077f4ab924e11dcabed4859dc217f90b77e119243cc23879">UART_INTSTS_ABEO</a> = UART_IIR_ABEO_INT, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___u_s_a_r_t__001.html#ggaac7fbb4d3c27a54f9077f4ab924e11dca2f2a2c0b40a4f0e01c53b1b4a0367096">UART_INTSTS_ABTO</a> = UART_IIR_ABTO_INT
<br/>
 }</td></tr>
<tr class="memdesc:gaac7fbb4d3c27a54f9077f4ab924e11dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Status.  <a href="group___i_p___u_s_a_r_t__001.html#gaac7fbb4d3c27a54f9077f4ab924e11dc">More...</a><br/></td></tr>
<tr class="separator:gaac7fbb4d3c27a54f9077f4ab924e11dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a20ffccfb439a48c13d137d202dc77"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga86a20ffccfb439a48c13d137d202dc77">IP_UART_AB_MODE_T</a> { <a class="el" href="group___i_p___u_s_a_r_t__001.html#gga86a20ffccfb439a48c13d137d202dc77abc4d62d047a6bc05fc2642091508c97a">UART_AUTOBAUD_MODE0</a> = 0, 
<a class="el" href="group___i_p___u_s_a_r_t__001.html#gga86a20ffccfb439a48c13d137d202dc77ae7ac1b0008b5c99529b71d970969761f">UART_AUTOBAUD_MODE1</a>
 }</td></tr>
<tr class="memdesc:ga86a20ffccfb439a48c13d137d202dc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Auto-baudrate mode type definition.  <a href="group___i_p___u_s_a_r_t__001.html#ga86a20ffccfb439a48c13d137d202dc77">More...</a><br/></td></tr>
<tr class="separator:ga86a20ffccfb439a48c13d137d202dc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaebd40d4da99e73ae4d9d16a5acdfee39">IP_UART_Init</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#gaef0b0c40d19252ca08c795c70f69c7f9">IP_UART_ID_T</a> UARTPort)</td></tr>
<tr class="memdesc:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the UARTx peripheral according to the specified parameters in the UART_ConfigStruct.  <a href="group___i_p___u_s_a_r_t__001.html#gaebd40d4da99e73ae4d9d16a5acdfee39"></a><br/></td></tr>
<tr class="separator:gaebd40d4da99e73ae4d9d16a5acdfee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a77339b9f717a07a6e65988b4a88a07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7a77339b9f717a07a6e65988b4a88a07">IP_UART_DeInit</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#gaef0b0c40d19252ca08c795c70f69c7f9">IP_UART_ID_T</a> UARTPort)</td></tr>
<tr class="memdesc:ga7a77339b9f717a07a6e65988b4a88a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the UARTx peripheral registers to their default reset values.  <a href="group___i_p___u_s_a_r_t__001.html#ga7a77339b9f717a07a6e65988b4a88a07"></a><br/></td></tr>
<tr class="separator:ga7a77339b9f717a07a6e65988b4a88a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df51724426ff381e28f75398a96f055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2df51724426ff381e28f75398a96f055">IP_UART_SetBaud</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> baudrate, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> uClk)</td></tr>
<tr class="memdesc:ga2df51724426ff381e28f75398a96f055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines best dividers to get a target clock rate.  <a href="group___i_p___u_s_a_r_t__001.html#ga2df51724426ff381e28f75398a96f055"></a><br/></td></tr>
<tr class="separator:ga2df51724426ff381e28f75398a96f055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed578823f07059457a98a0834e7c25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga67ed578823f07059457a98a0834e7c25">IP_UART_ConfigData</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga26b5e1d0320d757ee100188cbd06ebe9">IP_UART_DATABIT_T</a> Databits, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga1d8333172a43527aa8825a221466f003">IP_UART_PARITY_T</a> Parity, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga278f927ed8557330e235e8ecb6c23df3">IP_UART_STOPBIT_T</a> Stopbits)</td></tr>
<tr class="memdesc:ga67ed578823f07059457a98a0834e7c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure data width, parity mode and stop bits.  <a href="group___i_p___u_s_a_r_t__001.html#ga67ed578823f07059457a98a0834e7c25"></a><br/></td></tr>
<tr class="separator:ga67ed578823f07059457a98a0834e7c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa422864e9e54ad23dd36beffcd30e676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gaa422864e9e54ad23dd36beffcd30e676">IP_UART_SendByte</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t data)</td></tr>
<tr class="memdesc:gaa422864e9e54ad23dd36beffcd30e676"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit a single data through UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#gaa422864e9e54ad23dd36beffcd30e676"></a><br/></td></tr>
<tr class="separator:gaa422864e9e54ad23dd36beffcd30e676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48938d9e5b45d79dd8a933d0260586f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga48938d9e5b45d79dd8a933d0260586f9">IP_UART_ReceiveByte</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *Data)</td></tr>
<tr class="memdesc:ga48938d9e5b45d79dd8a933d0260586f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a single data from UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#ga48938d9e5b45d79dd8a933d0260586f9"></a><br/></td></tr>
<tr class="separator:ga48938d9e5b45d79dd8a933d0260586f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4c17fa5179ec077ee6f00a2f14a170d0">IP_UART_Send</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *txbuf, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> buflen, <a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a> flag)</td></tr>
<tr class="memdesc:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a block of data via UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#ga4c17fa5179ec077ee6f00a2f14a170d0"></a><br/></td></tr>
<tr class="separator:ga4c17fa5179ec077ee6f00a2f14a170d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c587863e988a177c24eb61723122a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga26c587863e988a177c24eb61723122a9">IP_UART_Receive</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, uint8_t *rxbuf, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> buflen, <a class="el" href="group___l_p_c___types___public___types.html#gaf5297347bed33665c55dd0e9c7840403">TRANSFER_BLOCK_T</a> flag)</td></tr>
<tr class="memdesc:ga26c587863e988a177c24eb61723122a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a block of data via UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#ga26c587863e988a177c24eb61723122a9"></a><br/></td></tr>
<tr class="separator:ga26c587863e988a177c24eb61723122a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadff5eb7be9fa46398f54b8c5e3e5274a">IP_UART_IntConfig</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#ga2936ebb118c32d504a3c0f5aed6e54bd">IP_UART_INT_T</a> UARTIntCfg, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable specified UART interrupt.  <a href="group___i_p___u_s_a_r_t__001.html#gadff5eb7be9fa46398f54b8c5e3e5274a"></a><br/></td></tr>
<tr class="separator:gadff5eb7be9fa46398f54b8c5e3e5274a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce">IP_UART_IntGetStatus</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Source Interrupt.  <a href="group___i_p___u_s_a_r_t__001.html#ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"></a><br/></td></tr>
<tr class="separator:ga4bfabeb0fa7a7e297b8ef2a0ecf3a4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga3b43c142bb8d59ef94cae7a5152acf7e">IP_UART_ForceBreak</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force BREAK character on UART line, output pin UARTx TXD is forced to logic 0.  <a href="group___i_p___u_s_a_r_t__001.html#ga3b43c142bb8d59ef94cae7a5152acf7e"></a><br/></td></tr>
<tr class="separator:ga3b43c142bb8d59ef94cae7a5152acf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga4fed67de36fdd1e2fd2a4aa706c008cf">IP_UART_GetLineStatus</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current value of Line Status register in UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#ga4fed67de36fdd1e2fd2a4aa706c008cf"></a><br/></td></tr>
<tr class="separator:ga4fed67de36fdd1e2fd2a4aa706c008cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7800491079baa7d62fa7538c0f877685"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga7800491079baa7d62fa7538c0f877685">IP_UART_CheckBusy</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART)</td></tr>
<tr class="memdesc:ga7800491079baa7d62fa7538c0f877685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether if UART is busy or not.  <a href="group___i_p___u_s_a_r_t__001.html#ga7800491079baa7d62fa7538c0f877685"></a><br/></td></tr>
<tr class="separator:ga7800491079baa7d62fa7538c0f877685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109d9b0d76198596a1c800fdab1033bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga109d9b0d76198596a1c800fdab1033bf">IP_UART_TxCmd</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#gaef0b0c40d19252ca08c795c70f69c7f9">IP_UART_ID_T</a> UARTPort, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga109d9b0d76198596a1c800fdab1033bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable transmission on UART TxD pin.  <a href="group___i_p___u_s_a_r_t__001.html#ga109d9b0d76198596a1c800fdab1033bf"></a><br/></td></tr>
<tr class="separator:ga109d9b0d76198596a1c800fdab1033bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d21d40066ad56a97850deba8746a4bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga0d21d40066ad56a97850deba8746a4bc">IP_UART_FIFOConfig</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *FIFOCfg)</td></tr>
<tr class="memdesc:ga0d21d40066ad56a97850deba8746a4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FIFO function on selected UART peripheral.  <a href="group___i_p___u_s_a_r_t__001.html#ga0d21d40066ad56a97850deba8746a4bc"></a><br/></td></tr>
<tr class="separator:ga0d21d40066ad56a97850deba8746a4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d14a8b37a34d019e778e13cbf44796d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga9d14a8b37a34d019e778e13cbf44796d">IP_UART_FIFOConfigStructInit</a> (<a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___t.html">UART_FIFO_CFG_T</a> *UART_FIFOInitStruct)</td></tr>
<tr class="memdesc:ga9d14a8b37a34d019e778e13cbf44796d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each UART_FIFOInitStruct member with its default value:  <a href="group___i_p___u_s_a_r_t__001.html#ga9d14a8b37a34d019e778e13cbf44796d"></a><br/></td></tr>
<tr class="separator:ga9d14a8b37a34d019e778e13cbf44796d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#ga44f5bb5ef3c43e7cf439a8438afbe938">IP_UART_ABCmd</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="struct_u_a_r_t___a_b___c_f_g___t.html">UART_AB_CFG_T</a> *ABConfigStruct, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start/Stop Auto Baudrate activity.  <a href="group___i_p___u_s_a_r_t__001.html#ga44f5bb5ef3c43e7cf439a8438afbe938"></a><br/></td></tr>
<tr class="separator:ga44f5bb5ef3c43e7cf439a8438afbe938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe39e592c6a33e679fee46f0b9afb58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___u_s_a_r_t__001.html#gadfe39e592c6a33e679fee46f0b9afb58">IP_UART_ABClearIntPending</a> (<a class="el" href="struct_i_p___u_s_a_r_t__001___t.html">IP_USART_001_T</a> *pUART, <a class="el" href="group___i_p___u_s_a_r_t__001.html#gaac7fbb4d3c27a54f9077f4ab924e11dc">IP_UART_INT_STATUS_T</a> ABIntType)</td></tr>
<tr class="memdesc:gadfe39e592c6a33e679fee46f0b9afb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Autobaud Interrupt.  <a href="group___i_p___u_s_a_r_t__001.html#gadfe39e592c6a33e679fee46f0b9afb58"></a><br/></td></tr>
<tr class="separator:gadfe39e592c6a33e679fee46f0b9afb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_b7e4ec23273c3b0265e149bb747aff2e.html">lpc_core</a></li><li class="navelem"><a class="el" href="dir_cbba751df4c10622a0320ea13073146a.html">lpc_ip</a></li><li class="navelem"><a class="el" href="usart__001_8h.html">usart_001.h</a></li>
    <li class="footer">Generated on Fri May 10 2013 10:42:45 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
