{
  "design": {
    "design_info": {
      "boundary_crc": "0xB76140D348205313",
      "device": "xc7a100tcsg324-1",
      "name": "counter_circuit_4_bit",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "up_down_counter_4bit_0": ""
    },
    "ports": {
      "q_out": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "counter_circuit_4_bit_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "en": {
        "direction": "I"
      },
      "up_down": {
        "direction": "I"
      }
    },
    "components": {
      "up_down_counter_4bit_0": {
        "vlnv": "xilinx.com:user:up_down_counter_4bit:1.0",
        "ip_revision": "2",
        "xci_name": "counter_circuit_4_bit_up_down_counter_4bit_0_0",
        "xci_path": "ip\\counter_circuit_4_bit_up_down_counter_4bit_0_0\\counter_circuit_4_bit_up_down_counter_4bit_0_0.xci",
        "inst_hier_path": "up_down_counter_4bit_0",
        "has_run_ip_tcl": "true"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "up_down_counter_4bit_0/clk"
        ]
      },
      "en_1": {
        "ports": [
          "en",
          "up_down_counter_4bit_0/en"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "up_down_counter_4bit_0/rst"
        ]
      },
      "up_down_1": {
        "ports": [
          "up_down",
          "up_down_counter_4bit_0/up_down"
        ]
      },
      "up_down_counter_4bit_0_q_out": {
        "ports": [
          "up_down_counter_4bit_0/q_out",
          "q_out"
        ]
      }
    }
  }
}