{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 6.6587"
  ],
  "cts__clock__skew__hold": 0.0358,
  "cts__clock__skew__hold__post_repair": 0.0357,
  "cts__clock__skew__hold__pre_repair": 0.0357,
  "cts__clock__skew__setup": 0.0358,
  "cts__clock__skew__setup__post_repair": 0.0357,
  "cts__clock__skew__setup__pre_repair": 0.0357,
  "cts__design__instance__area": 23858.0723,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 23858.0723,
  "cts__design__instance__area__pre_repair": 23858.0723,
  "cts__design__instance__area__stdcell": 23858.0723,
  "cts__design__instance__area__stdcell__post_repair": 23858.0723,
  "cts__design__instance__area__stdcell__pre_repair": 23858.0723,
  "cts__design__instance__count": 11127,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 11127,
  "cts__design__instance__count__pre_repair": 11127,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 11127,
  "cts__design__instance__count__stdcell__post_repair": 11127,
  "cts__design__instance__count__stdcell__pre_repair": 11127,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.4299,
  "cts__design__instance__utilization__post_repair": 0.4299,
  "cts__design__instance__utilization__pre_repair": 0.4299,
  "cts__design__instance__utilization__stdcell": 0.4299,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4299,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4299,
  "cts__design__io": 693,
  "cts__design__io__post_repair": 693,
  "cts__design__io__pre_repair": 693,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 137458.1635,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 1,
  "cts__timing__drv__max_cap__post_repair": 1,
  "cts__timing__drv__max_cap__pre_repair": 1,
  "cts__timing__drv__max_cap_limit": -0.004,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0071,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0071,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3423,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3349,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3349,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.25,
  "cts__timing__setup__ws__post_repair": 0.25,
  "cts__timing__setup__ws__pre_repair": 0.25,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 9.11,
  "detailedplace__design__instance__area": 23696.0781,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 23696.0781,
  "detailedplace__design__instance__count": 11040,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 11040,
  "detailedplace__design__instance__displacement__max": 8.95,
  "detailedplace__design__instance__displacement__mean": 1.5635,
  "detailedplace__design__instance__displacement__total": 17262.12,
  "detailedplace__design__instance__utilization": 0.4269,
  "detailedplace__design__instance__utilization__stdcell": 0.4269,
  "detailedplace__design__io": 693,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 137580.0,
  "detailedplace__route__wirelength__estimated": 139545.3185,
  "detailedplace__runtime__total": "0:11.83",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 1,
  "detailedplace__timing__drv__max_cap_limit": -0.0071,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3349,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.44,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 5288,
  "detailedroute__route__drc_errors__iter:2": 193,
  "detailedroute__route__drc_errors__iter:3": 127,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 13511,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 88359,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 88359,
  "detailedroute__route__wirelength": 192071,
  "detailedroute__route__wirelength__iter:1": 194107,
  "detailedroute__route__wirelength__iter:2": 192280,
  "detailedroute__route__wirelength__iter:3": 192042,
  "detailedroute__route__wirelength__iter:4": 192071,
  "finish__clock__skew__hold": 0.0368,
  "finish__clock__skew__setup": 0.0368,
  "finish__cpu__total": 15.54,
  "finish__design__instance__area": 23858.0723,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 23858.0723,
  "finish__design__instance__count": 11127,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 11127,
  "finish__design__instance__utilization": 0.4299,
  "finish__design__instance__utilization__stdcell": 0.4299,
  "finish__design__io": 693,
  "finish__mem__peak": 323924.0,
  "finish__runtime__total": "0:16.95",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 4,
  "finish__timing__drv__max_cap_limit": -0.0777,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2945,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.24,
  "finish__timing__wns_percent_delay": 17.913609,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 0.72,
  "floorplan__design__instance__area": 21516.207,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 21516.207,
  "floorplan__design__instance__count": 9847,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 9847,
  "floorplan__design__instance__utilization": 0.3877,
  "floorplan__design__instance__utilization__stdcell": 0.3877,
  "floorplan__design__io": 693,
  "floorplan__mem__peak": 89716.0,
  "floorplan__runtime__total": "0:00.82",
  "floorplan__timing__setup__tns": -728.62,
  "floorplan__timing__setup__ws": -2.41,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 21628.1934,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 21628.1934,
  "globalplace__design__instance__count": 10268,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 10268,
  "globalplace__design__instance__utilization": 0.3897,
  "globalplace__design__instance__utilization__stdcell": 0.3897,
  "globalplace__design__io": 693,
  "globalplace__timing__setup__tns": -694.73,
  "globalplace__timing__setup__ws": -2.15,
  "globalroute__clock__skew__hold": 0.0379,
  "globalroute__clock__skew__setup": 0.0379,
  "globalroute__design__instance__area": 23858.0723,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 23858.0723,
  "globalroute__design__instance__count": 11127,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 11127,
  "globalroute__design__instance__utilization": 0.4299,
  "globalroute__design__instance__utilization__stdcell": 0.4299,
  "globalroute__design__io": 693,
  "globalroute__timing__clock__slack": 0.295,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 4,
  "globalroute__timing__drv__max_cap_limit": -0.0521,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.2943,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.29,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 15.52,
  "placeopt__design__instance__area": 23696.0781,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 21628.1934,
  "placeopt__design__instance__area__stdcell": 23696.0781,
  "placeopt__design__instance__area__stdcell__pre_opt": 21628.1934,
  "placeopt__design__instance__count": 11040,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 10268,
  "placeopt__design__instance__count__stdcell": 11040,
  "placeopt__design__instance__count__stdcell__pre_opt": 10268,
  "placeopt__design__instance__utilization": 0.4269,
  "placeopt__design__instance__utilization__pre_opt": 0.3897,
  "placeopt__design__instance__utilization__stdcell": 0.4269,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3897,
  "placeopt__design__io": 693,
  "placeopt__design__io__pre_opt": 693,
  "placeopt__mem__peak": 153780.0,
  "placeopt__runtime__total": "0:15.83",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0029,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3441,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -0.0,
  "placeopt__timing__setup__tns__pre_opt": -694.73,
  "placeopt__timing__setup__ws": 0.43,
  "placeopt__timing__setup__ws__pre_opt": -2.15,
  "run__flow__design": "dynamic_node",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "f0773604-288c-4ac3-9332-b65026cb677a",
  "run__flow__variant": "base",
  "synth__cpu__total": 29.88,
  "synth__design__instance__area__stdcell": 22322.72,
  "synth__design__instance__count__stdcell": 10750.0,
  "synth__mem__peak": 95840.0,
  "synth__runtime__total": "0:31.31",
  "total_time": "0:01:16.740000"
}