Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 10 19:58:26 2022
| Host         : DESKTOP-47BDLML running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.817        0.000                      0                48551        0.048        0.000                      0                48551        3.750        0.000                       0                  5949  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.817        0.000                      0                48551        0.048        0.000                      0                48551        3.750        0.000                       0                  5949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[1]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.867ns (23.114%)  route 6.210ns (76.886%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.551     5.102    clk_IBUF_BUFG
    SLICE_X39Y94         FDRE                                         r  pixel_addr2_reg[1]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  pixel_addr2_reg[1]_rep__21/Q
                         net (fo=128, routed)         2.172     7.730    ram1/RAM_reg_16128_16383_0_0/A1
    SLICE_X50Y100        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.163     7.893 r  ram1/RAM_reg_16128_16383_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.893    ram1/RAM_reg_16128_16383_0_0/OA
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.214     8.107 r  ram1/RAM_reg_16128_16383_0_0/F7.A/O
                         net (fo=1, routed)           0.000     8.107    ram1/RAM_reg_16128_16383_0_0/O1
    SLICE_X50Y100        MUXF8 (Prop_muxf8_I1_O)      0.088     8.195 r  ram1/RAM_reg_16128_16383_0_0/F8/O
                         net (fo=1, routed)           1.210     9.405    ram1/RAM_reg_16128_16383_0_0_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.319     9.724 r  ram1/data_o[0]_i_17/O
                         net (fo=1, routed)           0.000     9.724    ram1/data_o[0]_i_17_n_0
    SLICE_X51Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     9.941 r  ram1/data_o_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     9.941    ram1/data_o_reg[0]_i_7_n_0
    SLICE_X51Y91         MUXF8 (Prop_muxf8_I1_O)      0.094    10.035 r  ram1/data_o_reg[0]_i_2/O
                         net (fo=1, routed)           2.829    12.864    ram1/data_o_reg[0]_i_2_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.316    13.180 r  ram1/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.180    ram1/data_o0[0]
    SLICE_X47Y46         FDRE                                         r  ram1/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.451    14.823    ram1/clk_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  ram1/data_o_reg[0]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)        0.029    14.996    ram1/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 1.903ns (24.507%)  route 5.862ns (75.493%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.616     5.167    clk_IBUF_BUFG
    SLICE_X58Y84         FDRE                                         r  pixel_addr2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  pixel_addr2_reg[1]_rep/Q
                         net (fo=128, routed)         1.938     7.561    ram1/RAM_reg_13824_14079_11_11/A1
    SLICE_X56Y98         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.685 r  ram1/RAM_reg_13824_14079_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.685    ram1/RAM_reg_13824_14079_11_11/OD
    SLICE_X56Y98         MUXF7 (Prop_muxf7_I0_O)      0.241     7.926 r  ram1/RAM_reg_13824_14079_11_11/F7.B/O
                         net (fo=1, routed)           0.000     7.926    ram1/RAM_reg_13824_14079_11_11/O0
    SLICE_X56Y98         MUXF8 (Prop_muxf8_I0_O)      0.098     8.024 r  ram1/RAM_reg_13824_14079_11_11/F8/O
                         net (fo=1, routed)           1.196     9.220    ram1/RAM_reg_13824_14079_11_11_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.319     9.539 r  ram1/data_o[11]_i_15/O
                         net (fo=1, routed)           0.000     9.539    ram1/data_o[11]_i_15_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     9.784 r  ram1/data_o_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     9.784    ram1/data_o_reg[11]_i_6_n_0
    SLICE_X57Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     9.888 r  ram1/data_o_reg[11]_i_2/O
                         net (fo=1, routed)           2.729    12.617    ram1/data_o_reg[11]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.316    12.933 r  ram1/data_o[11]_i_1/O
                         net (fo=1, routed)           0.000    12.933    ram1/data_o0[11]
    SLICE_X36Y46         FDRE                                         r  ram1/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.448    14.820    ram1/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  ram1/data_o_reg[11]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    ram1/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_13056_13311_8_8/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 0.934ns (12.623%)  route 6.465ns (87.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  pixel_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pixel_addr2_reg[9]/Q
                         net (fo=232, routed)         2.042     7.617    ram1/Q[9]
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.769 f  ram1/RAM_reg_1792_2047_0_0_i_2/O
                         net (fo=11, routed)          0.645     8.414    ram1/RAM_reg_1792_2047_0_0_i_2_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.740 r  ram1/RAM_reg_13056_13311_0_0_i_1/O
                         net (fo=48, routed)          3.778    12.518    ram1/RAM_reg_13056_13311_8_8/WE
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.600    14.971    ram1/RAM_reg_13056_13311_8_8/WCLK
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_A/CLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X38Y114        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.583    ram1/RAM_reg_13056_13311_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_13056_13311_8_8/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 0.934ns (12.623%)  route 6.465ns (87.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  pixel_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pixel_addr2_reg[9]/Q
                         net (fo=232, routed)         2.042     7.617    ram1/Q[9]
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.769 f  ram1/RAM_reg_1792_2047_0_0_i_2/O
                         net (fo=11, routed)          0.645     8.414    ram1/RAM_reg_1792_2047_0_0_i_2_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.740 r  ram1/RAM_reg_13056_13311_0_0_i_1/O
                         net (fo=48, routed)          3.778    12.518    ram1/RAM_reg_13056_13311_8_8/WE
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.600    14.971    ram1/RAM_reg_13056_13311_8_8/WCLK
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_B/CLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X38Y114        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.583    ram1/RAM_reg_13056_13311_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_13056_13311_8_8/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 0.934ns (12.623%)  route 6.465ns (87.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  pixel_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pixel_addr2_reg[9]/Q
                         net (fo=232, routed)         2.042     7.617    ram1/Q[9]
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.769 f  ram1/RAM_reg_1792_2047_0_0_i_2/O
                         net (fo=11, routed)          0.645     8.414    ram1/RAM_reg_1792_2047_0_0_i_2_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.740 r  ram1/RAM_reg_13056_13311_0_0_i_1/O
                         net (fo=48, routed)          3.778    12.518    ram1/RAM_reg_13056_13311_8_8/WE
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.600    14.971    ram1/RAM_reg_13056_13311_8_8/WCLK
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_C/CLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X38Y114        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.583    ram1/RAM_reg_13056_13311_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_13056_13311_8_8/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 0.934ns (12.623%)  route 6.465ns (87.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  pixel_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  pixel_addr2_reg[9]/Q
                         net (fo=232, routed)         2.042     7.617    ram1/Q[9]
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.769 f  ram1/RAM_reg_1792_2047_0_0_i_2/O
                         net (fo=11, routed)          0.645     8.414    ram1/RAM_reg_1792_2047_0_0_i_2_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.740 r  ram1/RAM_reg_13056_13311_0_0_i_1/O
                         net (fo=48, routed)          3.778    12.518    ram1/RAM_reg_13056_13311_8_8/WE
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.600    14.971    ram1/RAM_reg_13056_13311_8_8/WCLK
    SLICE_X38Y114        RAMS64E                                      r  ram1/RAM_reg_13056_13311_8_8/RAMS64E_D/CLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X38Y114        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.583    ram1/RAM_reg_13056_13311_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_8704_8959_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.934ns (12.942%)  route 6.283ns (87.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  pixel_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  pixel_addr2_reg[8]/Q
                         net (fo=232, routed)         1.936     7.509    ram1/Q[8]
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.661 r  ram1/RAM_reg_512_767_0_0_i_2/O
                         net (fo=3, routed)           0.331     7.993    ram1/RAM_reg_512_767_0_0_i_2_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.319 r  ram1/RAM_reg_8704_8959_0_0_i_1/O
                         net (fo=48, routed)          4.016    12.335    ram1/RAM_reg_8704_8959_3_3/WE
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.435    14.806    ram1/RAM_reg_8704_8959_3_3/WCLK
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X14Y90         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.418    ram1/RAM_reg_8704_8959_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_8704_8959_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.934ns (12.942%)  route 6.283ns (87.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  pixel_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  pixel_addr2_reg[8]/Q
                         net (fo=232, routed)         1.936     7.509    ram1/Q[8]
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.661 r  ram1/RAM_reg_512_767_0_0_i_2/O
                         net (fo=3, routed)           0.331     7.993    ram1/RAM_reg_512_767_0_0_i_2_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.319 r  ram1/RAM_reg_8704_8959_0_0_i_1/O
                         net (fo=48, routed)          4.016    12.335    ram1/RAM_reg_8704_8959_3_3/WE
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.435    14.806    ram1/RAM_reg_8704_8959_3_3/WCLK
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_B/CLK
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X14Y90         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.418    ram1/RAM_reg_8704_8959_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_8704_8959_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.934ns (12.942%)  route 6.283ns (87.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  pixel_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  pixel_addr2_reg[8]/Q
                         net (fo=232, routed)         1.936     7.509    ram1/Q[8]
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.661 r  ram1/RAM_reg_512_767_0_0_i_2/O
                         net (fo=3, routed)           0.331     7.993    ram1/RAM_reg_512_767_0_0_i_2_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.319 r  ram1/RAM_reg_8704_8959_0_0_i_1/O
                         net (fo=48, routed)          4.016    12.335    ram1/RAM_reg_8704_8959_3_3/WE
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.435    14.806    ram1/RAM_reg_8704_8959_3_3/WCLK
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_C/CLK
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X14Y90         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.418    ram1/RAM_reg_8704_8959_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_8704_8959_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.934ns (12.942%)  route 6.283ns (87.058%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  pixel_addr2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  pixel_addr2_reg[8]/Q
                         net (fo=232, routed)         1.936     7.509    ram1/Q[8]
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.152     7.661 r  ram1/RAM_reg_512_767_0_0_i_2/O
                         net (fo=3, routed)           0.331     7.993    ram1/RAM_reg_512_767_0_0_i_2_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I3_O)        0.326     8.319 r  ram1/RAM_reg_8704_8959_0_0_i_1/O
                         net (fo=48, routed)          4.016    12.335    ram1/RAM_reg_8704_8959_3_3/WE
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        1.435    14.806    ram1/RAM_reg_8704_8959_3_3/WCLK
    SLICE_X14Y90         RAMS64E                                      r  ram1/RAM_reg_8704_8959_3_3/RAMS64E_D/CLK
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X14Y90         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.418    ram1/RAM_reg_8704_8959_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  pixel_addr4_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr4_reg[0]_rep__4/Q
                         net (fo=128, routed)         0.230     1.850    ram3/RAM_reg_6656_6911_7_7/A0
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.837     1.995    ram3/RAM_reg_6656_6911_7_7/WCLK
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X54Y11         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram3/RAM_reg_6656_6911_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  pixel_addr4_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr4_reg[0]_rep__4/Q
                         net (fo=128, routed)         0.230     1.850    ram3/RAM_reg_6656_6911_7_7/A0
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.837     1.995    ram3/RAM_reg_6656_6911_7_7/WCLK
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X54Y11         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram3/RAM_reg_6656_6911_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  pixel_addr4_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr4_reg[0]_rep__4/Q
                         net (fo=128, routed)         0.230     1.850    ram3/RAM_reg_6656_6911_7_7/A0
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.837     1.995    ram3/RAM_reg_6656_6911_7_7/WCLK
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X54Y11         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram3/RAM_reg_6656_6911_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr4_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_6656_6911_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  pixel_addr4_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr4_reg[0]_rep__4/Q
                         net (fo=128, routed)         0.230     1.850    ram3/RAM_reg_6656_6911_7_7/A0
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.837     1.995    ram3/RAM_reg_6656_6911_7_7/WCLK
    SLICE_X54Y11         RAMS64E                                      r  ram3/RAM_reg_6656_6911_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.492    
    SLICE_X54Y11         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram3/RAM_reg_6656_6911_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_1280_1535_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  pixel_addr2_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr2_reg[0]_rep__14/Q
                         net (fo=128, routed)         0.230     1.850    ram1/RAM_reg_1280_1535_3_3/A0
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.835     1.993    ram1/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_1280_1535_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_1280_1535_3_3/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  pixel_addr2_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr2_reg[0]_rep__14/Q
                         net (fo=128, routed)         0.230     1.850    ram1/RAM_reg_1280_1535_3_3/A0
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.835     1.993    ram1/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_1280_1535_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_1280_1535_3_3/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  pixel_addr2_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr2_reg[0]_rep__14/Q
                         net (fo=128, routed)         0.230     1.850    ram1/RAM_reg_1280_1535_3_3/A0
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.835     1.993    ram1/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_1280_1535_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_1280_1535_3_3/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  pixel_addr2_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr2_reg[0]_rep__14/Q
                         net (fo=128, routed)         0.230     1.850    ram1/RAM_reg_1280_1535_3_3/A0
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.835     1.993    ram1/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X38Y47         RAMS64E                                      r  ram1/RAM_reg_1280_1535_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y47         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_1280_1535_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_4864_5119_6_6/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.271%)  route 0.440ns (75.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  pixel_addr2_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr2_reg[2]_rep__8/Q
                         net (fo=128, routed)         0.440     2.054    ram1/RAM_reg_4864_5119_6_6/A2
    SLICE_X8Y48          RAMS64E                                      r  ram1/RAM_reg_4864_5119_6_6/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.839     1.997    ram1/RAM_reg_4864_5119_6_6/WCLK
    SLICE_X8Y48          RAMS64E                                      r  ram1/RAM_reg_4864_5119_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.752    
    SLICE_X8Y48          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     2.006    ram1/RAM_reg_4864_5119_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_4864_5119_6_6/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.271%)  route 0.440ns (75.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  pixel_addr2_reg[2]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr2_reg[2]_rep__8/Q
                         net (fo=128, routed)         0.440     2.054    ram1/RAM_reg_4864_5119_6_6/A2
    SLICE_X8Y48          RAMS64E                                      r  ram1/RAM_reg_4864_5119_6_6/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5948, routed)        0.839     1.997    ram1/RAM_reg_4864_5119_6_6/WCLK
    SLICE_X8Y48          RAMS64E                                      r  ram1/RAM_reg_4864_5119_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.752    
    SLICE_X8Y48          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     2.006    ram1/RAM_reg_4864_5119_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9    ram0/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9    ram0/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5    ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7    ram0/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1    ram0/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2    ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10   ram0/RAM_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3    ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0    ram0/RAM_reg_0_5/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y81   ram1/RAM_reg_11008_11263_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y81   ram1/RAM_reg_11008_11263_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y81   ram1/RAM_reg_11008_11263_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y81   ram1/RAM_reg_11008_11263_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y67   ram1/RAM_reg_14080_14335_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y67   ram1/RAM_reg_14080_14335_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y67   ram1/RAM_reg_14080_14335_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y67   ram1/RAM_reg_14080_14335_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50   ram1/RAM_reg_5632_5887_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y6    ram3/RAM_reg_2560_2815_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y112  ram1/RAM_reg_14080_14335_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y112  ram1/RAM_reg_14080_14335_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67   ram1/RAM_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67   ram1/RAM_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67   ram1/RAM_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y67   ram1/RAM_reg_256_511_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y86   ram1/RAM_reg_8960_9215_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y86   ram1/RAM_reg_8960_9215_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y6    ram3/RAM_reg_2560_2815_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y78   ram1/RAM_reg_11008_11263_5_5/RAMS64E_A/CLK



