.data
# Allocated labels for virtual registers
# Allocated labels for virtual registers
label_37_v0:
.space 4
# Allocated labels for virtual registers
label_39_v1:
.space 4
# Allocated labels for virtual registers
label_41_v2:
.space 4
# Allocated labels for virtual registers
label_43_v3:
.space 4
# Allocated labels for virtual registers
label_45_v4:
.space 4
# Allocated labels for virtual registers
label_47_v5:
.space 4
# Allocated labels for virtual registers
label_98_v26:
.space 4
label_67_v15:
.space 4
label_89_v27:
.space 4
label_117_v40:
.space 4
label_128_v46:
.space 4
label_147_v6:
.space 4
label_55_v9:
.space 4
label_145_v52:
.space 4
label_88_v23:
.space 4
label_99_v32:
.space 4
label_51_v7:
.space 4
label_108_v36:
.space 4
label_141_v51:
.space 4
label_86_v28:
.space 4
label_58_v11:
.space 4
label_113_v38:
.space 4
label_70_v17:
.space 4
label_76_v20:
.space 4
label_146_v48:
.space 4
label_133_v49:
.space 4
label_92_v29:
.space 4
label_123_v43:
.space 4
label_68_v16:
.space 4
label_124_v44:
.space 4
label_73_v18:
.space 4
label_103_v22:
.space 4
label_120_v42:
.space 4
label_127_v45:
.space 4
label_56_v10:
.space 4
label_104_v34:
.space 4
label_78_v21:
.space 4
label_137_v50:
.space 4
label_85_v25:
.space 4
label_64_v14:
.space 4
label_143_v47:
.space 4
label_110_v37:
.space 4
label_96_v33:
.space 4
label_52_v8:
.space 4
label_74_v19:
.space 4
label_118_v41:
.space 4
label_101_v31:
.space 4
label_95_v30:
.space 4
label_61_v12:
.space 4
label_114_v39:
.space 4
label_62_v13:
.space 4
label_82_v24:
.space 4
label_107_v35:
.space 4
# Allocated labels for virtual registers
label_187_v64:
.space 4
label_389_v148:
.space 4
label_197_v78:
.space 4
label_365_v139:
.space 4
label_154_v59:
.space 4
label_341_v133:
.space 4
label_265_v112:
.space 4
label_371_v142:
.space 4
label_201_v80:
.space 4
label_205_v82:
.space 4
label_184_v67:
.space 4
label_281_v118:
.space 4
label_224_v87:
.space 4
label_221_v90:
.space 4
label_385_v146:
.space 4
label_208_v81:
.space 4
label_388_v147:
.space 4
label_164_v57:
.space 4
label_277_v117:
.space 4
label_301_v123:
.space 4
label_248_v101:
.space 4
label_273_v116:
.space 4
label_390_v53:
.space 4
label_349_v135:
.space 4
label_156_v55:
.space 4
label_168_v61:
.space 4
label_253_v106:
.space 4
label_267_v104:
.space 4
label_285_v119:
.space 4
label_317_v127:
.space 4
label_293_v121:
.space 4
label_167_v54:
.space 4
label_245_v102:
.space 4
label_153_v56:
.space 4
label_204_v77:
.space 4
label_242_v103:
.space 4
label_256_v105:
.space 4
label_257_v108:
.space 4
label_188_v71:
.space 4
label_297_v122:
.space 4
label_384_v141:
.space 4
label_196_v75:
.space 4
label_165_v62:
.space 4
label_375_v143:
.space 4
label_161_v60:
.space 4
label_262_v113:
.space 4
label_325_v129:
.space 4
label_213_v86:
.space 4
label_244_v97:
.space 4
label_337_v132:
.space 4
label_345_v134:
.space 4
label_216_v85:
.space 4
label_321_v128:
.space 4
label_237_v98:
.space 4
label_194_v79:
.space 4
label_217_v88:
.space 4
label_379_v144:
.space 4
label_181_v70:
.space 4
label_202_v83:
.space 4
label_383_v145:
.space 4
label_236_v95:
.space 4
label_182_v73:
.space 4
label_174_v69:
.space 4
label_333_v131:
.space 4
label_363_v114:
.space 4
label_329_v130:
.space 4
label_264_v107:
.space 4
label_381_v140:
.space 4
label_173_v66:
.space 4
label_241_v100:
.space 4
label_227_v84:
.space 4
label_228_v91:
.space 4
label_261_v110:
.space 4
label_309_v125:
.space 4
label_222_v93:
.space 4
label_361_v138:
.space 4
label_207_v74:
.space 4
label_366_v115:
.space 4
label_157_v58:
.space 4
label_313_v126:
.space 4
label_233_v96:
.space 4
label_185_v72:
.space 4
label_193_v76:
.space 4
label_176_v65:
.space 4
label_268_v111:
.space 4
label_353_v136:
.space 4
label_162_v63:
.space 4
label_289_v120:
.space 4
label_214_v89:
.space 4
label_247_v94:
.space 4
label_254_v109:
.space 4
label_357_v137:
.space 4
label_305_v124:
.space 4
label_225_v92:
.space 4
label_177_v68:
.space 4
label_234_v99:
.space 4

.text
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: jal main
jal main
# Original instruction: li $v0,10
li $v0,10
# Original instruction: syscall
syscall

.text
# BEGIN PROLOGUE
mcmalloc:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_2_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_2_clean_loop
bne $t2,$zero,label_2_clean_loop
label_3_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_37_v0
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v0,$sp,0
addi $t5,$sp,0
la $t0,label_37_v0
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,4($fp)
lw $a0,4($fp)
# Original instruction: addi $v0,$zero,9
addi $v0,$zero,9
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
mcmallocEND:
# Original instruction: addi $sp,v0,0
la $t5,label_37_v0
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_37_v0
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_6_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_6_clean_loop
bne $t2,$zero,label_6_clean_loop
label_7_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_39_v1
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v1,$sp,0
addi $t5,$sp,0
la $t0,label_39_v1
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,5
addi $v0,$zero,5
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_iEND:
# Original instruction: addi $sp,v1,0
la $t5,label_39_v1
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_39_v1
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_10_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_10_clean_loop
bne $t2,$zero,label_10_clean_loop
label_11_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_41_v2
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2,$sp,0
addi $t5,$sp,0
la $t0,label_41_v2
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,12
addi $v0,$zero,12
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_cEND:
# Original instruction: addi $sp,v2,0
la $t5,label_41_v2
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_41_v2
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_14_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_14_clean_loop
bne $t2,$zero,label_14_clean_loop
label_15_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_43_v3
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v3,$sp,0
addi $t5,$sp,0
la $t0,label_43_v3
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lb $a0,0($fp)
lb $a0,0($fp)
# Original instruction: addi $v0,$zero,11
addi $v0,$zero,11
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_cEND:
# Original instruction: addi $sp,v3,0
la $t5,label_43_v3
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_43_v3
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_18_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_18_clean_loop
bne $t2,$zero,label_18_clean_loop
label_19_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_45_v4
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v4,$sp,0
addi $t5,$sp,0
la $t0,label_45_v4
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,1
addi $v0,$zero,1
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_iEND:
# Original instruction: addi $sp,v4,0
la $t5,label_45_v4
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_45_v4
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_s:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_22_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_22_clean_loop
bne $t2,$zero,label_22_clean_loop
label_23_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_47_v5
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v5,$sp,0
addi $t5,$sp,0
la $t0,label_47_v5
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,4
addi $v0,$zero,4
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_sEND:
# Original instruction: addi $sp,v5,0
la $t5,label_47_v5
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_47_v5
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
sumMatrix:
# Clearing entire allocated stack frame of size 20
# Original instruction: li $t0,1
li $t0,1
label_26_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,21
slti $t2,$t0,21
# Original instruction: bne $t2,$zero,label_26_clean_loop
bne $t2,$zero,label_26_clean_loop
label_27_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-20
addiu $sp,$fp,-20
# Original instruction: pushRegisters
la $t0,label_98_v26
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_67_v15
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_89_v27
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_117_v40
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_128_v46
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_147_v6
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_55_v9
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_145_v52
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_88_v23
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_99_v32
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_51_v7
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_108_v36
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_141_v51
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_86_v28
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_58_v11
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_113_v38
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_70_v17
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_76_v20
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_146_v48
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_133_v49
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_92_v29
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_123_v43
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_68_v16
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_124_v44
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_73_v18
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_103_v22
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_120_v42
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_127_v45
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_56_v10
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_104_v34
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_78_v21
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_137_v50
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_85_v25
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_64_v14
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_143_v47
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_110_v37
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_96_v33
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_52_v8
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_74_v19
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_118_v41
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_101_v31
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_95_v30
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_61_v12
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_114_v39
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_62_v13
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_82_v24
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_107_v35
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v6,$sp,0
addi $t5,$sp,0
la $t0,label_147_v6
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi v7,$zero,0
addi $t5,$zero,0
la $t0,label_51_v7
sw $t5,0($t0)
# Original instruction: addiu v8,$fp,-12
addiu $t5,$fp,-12
la $t0,label_52_v8
sw $t5,0($t0)
# Loading from v7 from reg into v8
# Original instruction: sw v7,0(v8)
la $t5,label_51_v7
lw $t5,0($t5)
la $t4,label_52_v8
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v9,$zero,0
addi $t5,$zero,0
la $t0,label_55_v9
sw $t5,0($t0)
# Original instruction: addiu v10,$fp,-20
addiu $t5,$fp,-20
la $t0,label_56_v10
sw $t5,0($t0)
# Loading from v9 from reg into v10
# Original instruction: sw v9,0(v10)
la $t5,label_55_v9
lw $t5,0($t5)
la $t4,label_56_v10
lw $t4,0($t4)
sw $t5,0($t4)
label_28_while_start:
# Original instruction: addiu v11,$fp,-12
addiu $t5,$fp,-12
la $t0,label_58_v11
sw $t5,0($t0)
# Original instruction: lw v12,0(v11)
la $t5,label_58_v11
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_61_v12
sw $t4,0($t0)
# Original instruction: addi v13,$zero,2
addi $t5,$zero,2
la $t0,label_62_v13
sw $t5,0($t0)
# Original instruction: slt v14,v12,v13
la $t5,label_61_v12
lw $t5,0($t5)
la $t4,label_62_v13
lw $t4,0($t4)
slt $t3,$t5,$t4
la $t0,label_64_v14
sw $t3,0($t0)
# Original instruction: beqz v14,label_29_while_end
la $t5,label_64_v14
lw $t5,0($t5)
beqz $t5,label_29_while_end
# Original instruction: addi v15,$zero,0
addi $t5,$zero,0
la $t0,label_67_v15
sw $t5,0($t0)
# Original instruction: addiu v16,$fp,-16
addiu $t5,$fp,-16
la $t0,label_68_v16
sw $t5,0($t0)
# Loading from v15 from reg into v16
# Original instruction: sw v15,0(v16)
la $t5,label_67_v15
lw $t5,0($t5)
la $t4,label_68_v16
lw $t4,0($t4)
sw $t5,0($t4)
label_30_while_start:
# Original instruction: addiu v17,$fp,-16
addiu $t5,$fp,-16
la $t0,label_70_v17
sw $t5,0($t0)
# Original instruction: lw v18,0(v17)
la $t5,label_70_v17
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_73_v18
sw $t4,0($t0)
# Original instruction: addi v19,$zero,3
addi $t5,$zero,3
la $t0,label_74_v19
sw $t5,0($t0)
# Original instruction: slt v20,v18,v19
la $t5,label_73_v18
lw $t5,0($t5)
la $t4,label_74_v19
lw $t4,0($t4)
slt $t3,$t5,$t4
la $t0,label_76_v20
sw $t3,0($t0)
# Original instruction: beqz v20,label_31_while_end
la $t5,label_76_v20
lw $t5,0($t5)
beqz $t5,label_31_while_end
# Original instruction: addiu v21,$fp,-20
addiu $t5,$fp,-20
la $t0,label_78_v21
sw $t5,0($t0)
# Original instruction: lw v22,0(v21)
la $t5,label_78_v21
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_103_v22
sw $t4,0($t0)
# Original instruction: addiu v23,$fp,4
addiu $t5,$fp,4
la $t0,label_88_v23
sw $t5,0($t0)
# Original instruction: addiu v24,$fp,-12
addiu $t5,$fp,-12
la $t0,label_82_v24
sw $t5,0($t0)
# Original instruction: lw v25,0(v24)
la $t5,label_82_v24
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_85_v25
sw $t4,0($t0)
# Original instruction: li v28,12
li $t5,12
la $t0,label_86_v28
sw $t5,0($t0)
# Original instruction: mul v27,v25,v28
la $t5,label_85_v25
lw $t5,0($t5)
la $t4,label_86_v28
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_89_v27
sw $t3,0($t0)
# Original instruction: add v26,v23,v27
la $t5,label_88_v23
lw $t5,0($t5)
la $t4,label_89_v27
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_98_v26
sw $t3,0($t0)
# Original instruction: addiu v29,$fp,-16
addiu $t5,$fp,-16
la $t0,label_92_v29
sw $t5,0($t0)
# Original instruction: lw v30,0(v29)
la $t5,label_92_v29
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_95_v30
sw $t4,0($t0)
# Original instruction: li v33,4
li $t5,4
la $t0,label_96_v33
sw $t5,0($t0)
# Original instruction: mul v32,v30,v33
la $t5,label_95_v30
lw $t5,0($t5)
la $t4,label_96_v33
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_99_v32
sw $t3,0($t0)
# Original instruction: add v31,v26,v32
la $t5,label_98_v26
lw $t5,0($t5)
la $t4,label_99_v32
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_101_v31
sw $t3,0($t0)
# Original instruction: lw v34,0(v31)
la $t5,label_101_v31
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_104_v34
sw $t4,0($t0)
# Original instruction: add v35,v22,v34
la $t5,label_103_v22
lw $t5,0($t5)
la $t4,label_104_v34
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_107_v35
sw $t3,0($t0)
# Original instruction: addiu v36,$fp,-20
addiu $t5,$fp,-20
la $t0,label_108_v36
sw $t5,0($t0)
# Loading from v35 from reg into v36
# Original instruction: sw v35,0(v36)
la $t5,label_107_v35
lw $t5,0($t5)
la $t4,label_108_v36
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addiu v37,$fp,-16
addiu $t5,$fp,-16
la $t0,label_110_v37
sw $t5,0($t0)
# Original instruction: lw v38,0(v37)
la $t5,label_110_v37
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_113_v38
sw $t4,0($t0)
# Original instruction: addi v39,$zero,1
addi $t5,$zero,1
la $t0,label_114_v39
sw $t5,0($t0)
# Original instruction: add v40,v38,v39
la $t5,label_113_v38
lw $t5,0($t5)
la $t4,label_114_v39
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_117_v40
sw $t3,0($t0)
# Original instruction: addiu v41,$fp,-16
addiu $t5,$fp,-16
la $t0,label_118_v41
sw $t5,0($t0)
# Loading from v40 from reg into v41
# Original instruction: sw v40,0(v41)
la $t5,label_117_v40
lw $t5,0($t5)
la $t4,label_118_v41
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: j label_30_while_start
j label_30_while_start
label_31_while_end:
# Original instruction: addiu v42,$fp,-12
addiu $t5,$fp,-12
la $t0,label_120_v42
sw $t5,0($t0)
# Original instruction: lw v43,0(v42)
la $t5,label_120_v42
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_123_v43
sw $t4,0($t0)
# Original instruction: addi v44,$zero,1
addi $t5,$zero,1
la $t0,label_124_v44
sw $t5,0($t0)
# Original instruction: add v45,v43,v44
la $t5,label_123_v43
lw $t5,0($t5)
la $t4,label_124_v44
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_127_v45
sw $t3,0($t0)
# Original instruction: addiu v46,$fp,-12
addiu $t5,$fp,-12
la $t0,label_128_v46
sw $t5,0($t0)
# Loading from v45 from reg into v46
# Original instruction: sw v45,0(v46)
la $t5,label_127_v45
lw $t5,0($t5)
la $t4,label_128_v46
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: j label_28_while_start
j label_28_while_start
label_29_while_end:
# Return statement start
# Original instruction: addiu v47,$fp,-20
addiu $t5,$fp,-20
la $t0,label_143_v47
sw $t5,0($t0)
# Original instruction: addiu v48,$fp,0
addiu $t5,$fp,0
la $t0,label_146_v48
sw $t5,0($t0)
# 
# Loading from v47 from stack into v48
# Original instruction: lb v49,0(v47)
la $t5,label_143_v47
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_133_v49
sw $t4,0($t0)
# Original instruction: sb v49,0(v48)
la $t5,label_133_v49
lw $t5,0($t5)
la $t4,label_146_v48
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v50,1(v47)
la $t5,label_143_v47
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_137_v50
sw $t4,0($t0)
# Original instruction: sb v50,1(v48)
la $t5,label_137_v50
lw $t5,0($t5)
la $t4,label_146_v48
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v51,2(v47)
la $t5,label_143_v47
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_141_v51
sw $t4,0($t0)
# Original instruction: sb v51,2(v48)
la $t5,label_141_v51
lw $t5,0($t5)
la $t4,label_146_v48
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v52,3(v47)
la $t5,label_143_v47
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_145_v52
sw $t4,0($t0)
# Original instruction: sb v52,3(v48)
la $t5,label_145_v52
lw $t5,0($t5)
la $t4,label_146_v48
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: jal sumMatrixEND
jal sumMatrixEND
# Return statement end
# BEGIN EPILOGUE
sumMatrixEND:
# Original instruction: addi $sp,v6,0
la $t5,label_147_v6
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_107_v35
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_82_v24
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_62_v13
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_114_v39
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_61_v12
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_95_v30
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_101_v31
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_118_v41
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_74_v19
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_52_v8
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_96_v33
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_110_v37
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_143_v47
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_64_v14
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_85_v25
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_137_v50
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_78_v21
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_104_v34
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_56_v10
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_127_v45
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_120_v42
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_103_v22
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_73_v18
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_124_v44
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_68_v16
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_123_v43
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_92_v29
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_133_v49
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_146_v48
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_76_v20
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_70_v17
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_113_v38
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_58_v11
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_86_v28
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_141_v51
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_108_v36
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_51_v7
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_99_v32
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_88_v23
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_145_v52
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_55_v9
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_147_v6
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_128_v46
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_117_v40
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_89_v27
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_67_v15
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_98_v26
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
main:
# Clearing entire allocated stack frame of size 32
# Original instruction: li $t0,1
li $t0,1
label_33_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,33
slti $t2,$t0,33
# Original instruction: bne $t2,$zero,label_33_clean_loop
bne $t2,$zero,label_33_clean_loop
label_34_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-32
addiu $sp,$fp,-32
# Original instruction: pushRegisters
la $t0,label_187_v64
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_389_v148
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_197_v78
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_365_v139
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_154_v59
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_341_v133
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_265_v112
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_371_v142
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_201_v80
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_205_v82
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_184_v67
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_281_v118
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_224_v87
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_221_v90
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_385_v146
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_208_v81
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_388_v147
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_164_v57
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_277_v117
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_301_v123
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_248_v101
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_273_v116
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_390_v53
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_349_v135
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_156_v55
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_168_v61
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_253_v106
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_267_v104
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_285_v119
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_317_v127
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_293_v121
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_167_v54
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_245_v102
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_153_v56
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_204_v77
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_242_v103
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_256_v105
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_257_v108
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_188_v71
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_297_v122
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_384_v141
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_196_v75
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_165_v62
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_375_v143
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_161_v60
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_262_v113
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_325_v129
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_213_v86
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_244_v97
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_337_v132
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_345_v134
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_216_v85
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_321_v128
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_237_v98
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_194_v79
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_217_v88
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_379_v144
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_181_v70
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_202_v83
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_383_v145
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_236_v95
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_182_v73
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_174_v69
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_333_v131
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_363_v114
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_329_v130
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_264_v107
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_381_v140
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_173_v66
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_241_v100
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_227_v84
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_228_v91
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_261_v110
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_309_v125
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_222_v93
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_361_v138
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_207_v74
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_366_v115
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_157_v58
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_313_v126
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_233_v96
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_185_v72
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_193_v76
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_176_v65
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_268_v111
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_353_v136
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_162_v63
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_289_v120
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_214_v89
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_247_v94
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_254_v109
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_357_v137
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_305_v124
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_225_v92
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_177_v68
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_234_v99
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v53,$sp,0
addi $t5,$sp,0
la $t0,label_390_v53
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi v54,$zero,1
addi $t5,$zero,1
la $t0,label_167_v54
sw $t5,0($t0)
# Original instruction: addiu v55,$fp,-32
addiu $t5,$fp,-32
la $t0,label_156_v55
sw $t5,0($t0)
# Original instruction: addi v56,$zero,0
addi $t5,$zero,0
la $t0,label_153_v56
sw $t5,0($t0)
# Original instruction: li v59,12
li $t5,12
la $t0,label_154_v59
sw $t5,0($t0)
# Original instruction: mul v58,v56,v59
la $t5,label_153_v56
lw $t5,0($t5)
la $t4,label_154_v59
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_157_v58
sw $t3,0($t0)
# Original instruction: add v57,v55,v58
la $t5,label_156_v55
lw $t5,0($t5)
la $t4,label_157_v58
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_164_v57
sw $t3,0($t0)
# Original instruction: addi v60,$zero,0
addi $t5,$zero,0
la $t0,label_161_v60
sw $t5,0($t0)
# Original instruction: li v63,4
li $t5,4
la $t0,label_162_v63
sw $t5,0($t0)
# Original instruction: mul v62,v60,v63
la $t5,label_161_v60
lw $t5,0($t5)
la $t4,label_162_v63
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_165_v62
sw $t3,0($t0)
# Original instruction: add v61,v57,v62
la $t5,label_164_v57
lw $t5,0($t5)
la $t4,label_165_v62
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_168_v61
sw $t3,0($t0)
# Loading from v54 from reg into v61
# Original instruction: sw v54,0(v61)
la $t5,label_167_v54
lw $t5,0($t5)
la $t4,label_168_v61
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v64,$zero,2
addi $t5,$zero,2
la $t0,label_187_v64
sw $t5,0($t0)
# Original instruction: addiu v65,$fp,-32
addiu $t5,$fp,-32
la $t0,label_176_v65
sw $t5,0($t0)
# Original instruction: addi v66,$zero,0
addi $t5,$zero,0
la $t0,label_173_v66
sw $t5,0($t0)
# Original instruction: li v69,12
li $t5,12
la $t0,label_174_v69
sw $t5,0($t0)
# Original instruction: mul v68,v66,v69
la $t5,label_173_v66
lw $t5,0($t5)
la $t4,label_174_v69
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_177_v68
sw $t3,0($t0)
# Original instruction: add v67,v65,v68
la $t5,label_176_v65
lw $t5,0($t5)
la $t4,label_177_v68
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_184_v67
sw $t3,0($t0)
# Original instruction: addi v70,$zero,1
addi $t5,$zero,1
la $t0,label_181_v70
sw $t5,0($t0)
# Original instruction: li v73,4
li $t5,4
la $t0,label_182_v73
sw $t5,0($t0)
# Original instruction: mul v72,v70,v73
la $t5,label_181_v70
lw $t5,0($t5)
la $t4,label_182_v73
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_185_v72
sw $t3,0($t0)
# Original instruction: add v71,v67,v72
la $t5,label_184_v67
lw $t5,0($t5)
la $t4,label_185_v72
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_188_v71
sw $t3,0($t0)
# Loading from v64 from reg into v71
# Original instruction: sw v64,0(v71)
la $t5,label_187_v64
lw $t5,0($t5)
la $t4,label_188_v71
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v74,$zero,3
addi $t5,$zero,3
la $t0,label_207_v74
sw $t5,0($t0)
# Original instruction: addiu v75,$fp,-32
addiu $t5,$fp,-32
la $t0,label_196_v75
sw $t5,0($t0)
# Original instruction: addi v76,$zero,0
addi $t5,$zero,0
la $t0,label_193_v76
sw $t5,0($t0)
# Original instruction: li v79,12
li $t5,12
la $t0,label_194_v79
sw $t5,0($t0)
# Original instruction: mul v78,v76,v79
la $t5,label_193_v76
lw $t5,0($t5)
la $t4,label_194_v79
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_197_v78
sw $t3,0($t0)
# Original instruction: add v77,v75,v78
la $t5,label_196_v75
lw $t5,0($t5)
la $t4,label_197_v78
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_204_v77
sw $t3,0($t0)
# Original instruction: addi v80,$zero,2
addi $t5,$zero,2
la $t0,label_201_v80
sw $t5,0($t0)
# Original instruction: li v83,4
li $t5,4
la $t0,label_202_v83
sw $t5,0($t0)
# Original instruction: mul v82,v80,v83
la $t5,label_201_v80
lw $t5,0($t5)
la $t4,label_202_v83
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_205_v82
sw $t3,0($t0)
# Original instruction: add v81,v77,v82
la $t5,label_204_v77
lw $t5,0($t5)
la $t4,label_205_v82
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_208_v81
sw $t3,0($t0)
# Loading from v74 from reg into v81
# Original instruction: sw v74,0(v81)
la $t5,label_207_v74
lw $t5,0($t5)
la $t4,label_208_v81
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v84,$zero,4
addi $t5,$zero,4
la $t0,label_227_v84
sw $t5,0($t0)
# Original instruction: addiu v85,$fp,-32
addiu $t5,$fp,-32
la $t0,label_216_v85
sw $t5,0($t0)
# Original instruction: addi v86,$zero,1
addi $t5,$zero,1
la $t0,label_213_v86
sw $t5,0($t0)
# Original instruction: li v89,12
li $t5,12
la $t0,label_214_v89
sw $t5,0($t0)
# Original instruction: mul v88,v86,v89
la $t5,label_213_v86
lw $t5,0($t5)
la $t4,label_214_v89
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_217_v88
sw $t3,0($t0)
# Original instruction: add v87,v85,v88
la $t5,label_216_v85
lw $t5,0($t5)
la $t4,label_217_v88
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_224_v87
sw $t3,0($t0)
# Original instruction: addi v90,$zero,0
addi $t5,$zero,0
la $t0,label_221_v90
sw $t5,0($t0)
# Original instruction: li v93,4
li $t5,4
la $t0,label_222_v93
sw $t5,0($t0)
# Original instruction: mul v92,v90,v93
la $t5,label_221_v90
lw $t5,0($t5)
la $t4,label_222_v93
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_225_v92
sw $t3,0($t0)
# Original instruction: add v91,v87,v92
la $t5,label_224_v87
lw $t5,0($t5)
la $t4,label_225_v92
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_228_v91
sw $t3,0($t0)
# Loading from v84 from reg into v91
# Original instruction: sw v84,0(v91)
la $t5,label_227_v84
lw $t5,0($t5)
la $t4,label_228_v91
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v94,$zero,5
addi $t5,$zero,5
la $t0,label_247_v94
sw $t5,0($t0)
# Original instruction: addiu v95,$fp,-32
addiu $t5,$fp,-32
la $t0,label_236_v95
sw $t5,0($t0)
# Original instruction: addi v96,$zero,1
addi $t5,$zero,1
la $t0,label_233_v96
sw $t5,0($t0)
# Original instruction: li v99,12
li $t5,12
la $t0,label_234_v99
sw $t5,0($t0)
# Original instruction: mul v98,v96,v99
la $t5,label_233_v96
lw $t5,0($t5)
la $t4,label_234_v99
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_237_v98
sw $t3,0($t0)
# Original instruction: add v97,v95,v98
la $t5,label_236_v95
lw $t5,0($t5)
la $t4,label_237_v98
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_244_v97
sw $t3,0($t0)
# Original instruction: addi v100,$zero,1
addi $t5,$zero,1
la $t0,label_241_v100
sw $t5,0($t0)
# Original instruction: li v103,4
li $t5,4
la $t0,label_242_v103
sw $t5,0($t0)
# Original instruction: mul v102,v100,v103
la $t5,label_241_v100
lw $t5,0($t5)
la $t4,label_242_v103
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_245_v102
sw $t3,0($t0)
# Original instruction: add v101,v97,v102
la $t5,label_244_v97
lw $t5,0($t5)
la $t4,label_245_v102
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_248_v101
sw $t3,0($t0)
# Loading from v94 from reg into v101
# Original instruction: sw v94,0(v101)
la $t5,label_247_v94
lw $t5,0($t5)
la $t4,label_248_v101
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v104,$zero,6
addi $t5,$zero,6
la $t0,label_267_v104
sw $t5,0($t0)
# Original instruction: addiu v105,$fp,-32
addiu $t5,$fp,-32
la $t0,label_256_v105
sw $t5,0($t0)
# Original instruction: addi v106,$zero,1
addi $t5,$zero,1
la $t0,label_253_v106
sw $t5,0($t0)
# Original instruction: li v109,12
li $t5,12
la $t0,label_254_v109
sw $t5,0($t0)
# Original instruction: mul v108,v106,v109
la $t5,label_253_v106
lw $t5,0($t5)
la $t4,label_254_v109
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_257_v108
sw $t3,0($t0)
# Original instruction: add v107,v105,v108
la $t5,label_256_v105
lw $t5,0($t5)
la $t4,label_257_v108
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_264_v107
sw $t3,0($t0)
# Original instruction: addi v110,$zero,2
addi $t5,$zero,2
la $t0,label_261_v110
sw $t5,0($t0)
# Original instruction: li v113,4
li $t5,4
la $t0,label_262_v113
sw $t5,0($t0)
# Original instruction: mul v112,v110,v113
la $t5,label_261_v110
lw $t5,0($t5)
la $t4,label_262_v113
lw $t4,0($t4)
mul $t3,$t5,$t4
la $t0,label_265_v112
sw $t3,0($t0)
# Original instruction: add v111,v107,v112
la $t5,label_264_v107
lw $t5,0($t5)
la $t4,label_265_v112
lw $t4,0($t4)
add $t3,$t5,$t4
la $t0,label_268_v111
sw $t3,0($t0)
# Loading from v104 from reg into v111
# Original instruction: sw v104,0(v111)
la $t5,label_267_v104
lw $t5,0($t5)
la $t4,label_268_v111
lw $t4,0($t4)
sw $t5,0($t4)
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# BEGIN FUNCALL EXPR FOR sumMatrix
# LOADING ARG: Array of Array of INT
# GETTING  VALUE
# Original instruction: addiu v114,$fp,-32
addiu $t5,$fp,-32
la $t0,label_363_v114
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-24
addiu $sp,$sp,-24
# Original instruction: addi v115,$sp,0
addi $t5,$sp,0
la $t0,label_366_v115
sw $t5,0($t0)
# 
# Loading from v114 from stack into v115
# Original instruction: lb v116,0(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_273_v116
sw $t4,0($t0)
# Original instruction: sb v116,0(v115)
la $t5,label_273_v116
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v117,1(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_277_v117
sw $t4,0($t0)
# Original instruction: sb v117,1(v115)
la $t5,label_277_v117
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v118,2(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_281_v118
sw $t4,0($t0)
# Original instruction: sb v118,2(v115)
la $t5,label_281_v118
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v119,3(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_285_v119
sw $t4,0($t0)
# Original instruction: sb v119,3(v115)
la $t5,label_285_v119
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,3($t4)
# Original instruction: lb v120,4(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,4($t5)
la $t0,label_289_v120
sw $t4,0($t0)
# Original instruction: sb v120,4(v115)
la $t5,label_289_v120
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,4($t4)
# Original instruction: lb v121,5(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,5($t5)
la $t0,label_293_v121
sw $t4,0($t0)
# Original instruction: sb v121,5(v115)
la $t5,label_293_v121
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,5($t4)
# Original instruction: lb v122,6(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,6($t5)
la $t0,label_297_v122
sw $t4,0($t0)
# Original instruction: sb v122,6(v115)
la $t5,label_297_v122
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,6($t4)
# Original instruction: lb v123,7(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,7($t5)
la $t0,label_301_v123
sw $t4,0($t0)
# Original instruction: sb v123,7(v115)
la $t5,label_301_v123
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,7($t4)
# Original instruction: lb v124,8(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,8($t5)
la $t0,label_305_v124
sw $t4,0($t0)
# Original instruction: sb v124,8(v115)
la $t5,label_305_v124
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,8($t4)
# Original instruction: lb v125,9(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,9($t5)
la $t0,label_309_v125
sw $t4,0($t0)
# Original instruction: sb v125,9(v115)
la $t5,label_309_v125
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,9($t4)
# Original instruction: lb v126,10(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,10($t5)
la $t0,label_313_v126
sw $t4,0($t0)
# Original instruction: sb v126,10(v115)
la $t5,label_313_v126
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,10($t4)
# Original instruction: lb v127,11(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,11($t5)
la $t0,label_317_v127
sw $t4,0($t0)
# Original instruction: sb v127,11(v115)
la $t5,label_317_v127
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,11($t4)
# Original instruction: lb v128,12(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,12($t5)
la $t0,label_321_v128
sw $t4,0($t0)
# Original instruction: sb v128,12(v115)
la $t5,label_321_v128
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,12($t4)
# Original instruction: lb v129,13(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,13($t5)
la $t0,label_325_v129
sw $t4,0($t0)
# Original instruction: sb v129,13(v115)
la $t5,label_325_v129
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,13($t4)
# Original instruction: lb v130,14(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,14($t5)
la $t0,label_329_v130
sw $t4,0($t0)
# Original instruction: sb v130,14(v115)
la $t5,label_329_v130
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,14($t4)
# Original instruction: lb v131,15(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,15($t5)
la $t0,label_333_v131
sw $t4,0($t0)
# Original instruction: sb v131,15(v115)
la $t5,label_333_v131
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,15($t4)
# Original instruction: lb v132,16(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,16($t5)
la $t0,label_337_v132
sw $t4,0($t0)
# Original instruction: sb v132,16(v115)
la $t5,label_337_v132
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,16($t4)
# Original instruction: lb v133,17(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,17($t5)
la $t0,label_341_v133
sw $t4,0($t0)
# Original instruction: sb v133,17(v115)
la $t5,label_341_v133
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,17($t4)
# Original instruction: lb v134,18(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,18($t5)
la $t0,label_345_v134
sw $t4,0($t0)
# Original instruction: sb v134,18(v115)
la $t5,label_345_v134
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,18($t4)
# Original instruction: lb v135,19(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,19($t5)
la $t0,label_349_v135
sw $t4,0($t0)
# Original instruction: sb v135,19(v115)
la $t5,label_349_v135
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,19($t4)
# Original instruction: lb v136,20(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,20($t5)
la $t0,label_353_v136
sw $t4,0($t0)
# Original instruction: sb v136,20(v115)
la $t5,label_353_v136
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,20($t4)
# Original instruction: lb v137,21(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,21($t5)
la $t0,label_357_v137
sw $t4,0($t0)
# Original instruction: sb v137,21(v115)
la $t5,label_357_v137
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,21($t4)
# Original instruction: lb v138,22(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,22($t5)
la $t0,label_361_v138
sw $t4,0($t0)
# Original instruction: sb v138,22(v115)
la $t5,label_361_v138
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,22($t4)
# Original instruction: lb v139,23(v114)
la $t5,label_363_v114
lw $t5,0($t5)
lb $t4,23($t5)
la $t0,label_365_v139
sw $t4,0($t0)
# Original instruction: sb v139,23(v115)
la $t5,label_365_v139
lw $t5,0($t5)
la $t4,label_366_v115
lw $t4,0($t4)
sb $t5,23($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal sumMatrix
jal sumMatrix
# BACK FROM FUNCTION
# Original instruction: addi v140,$sp,0
addi $t5,$sp,0
la $t0,label_381_v140
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v141,$sp,0
addi $t5,$sp,0
la $t0,label_384_v141
sw $t5,0($t0)
# 
# Loading from v140 from stack into v141
# Original instruction: lb v142,0(v140)
la $t5,label_381_v140
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_371_v142
sw $t4,0($t0)
# Original instruction: sb v142,0(v141)
la $t5,label_371_v142
lw $t5,0($t5)
la $t4,label_384_v141
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v143,1(v140)
la $t5,label_381_v140
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_375_v143
sw $t4,0($t0)
# Original instruction: sb v143,1(v141)
la $t5,label_375_v143
lw $t5,0($t5)
la $t4,label_384_v141
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v144,2(v140)
la $t5,label_381_v140
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_379_v144
sw $t4,0($t0)
# Original instruction: sb v144,2(v141)
la $t5,label_379_v144
lw $t5,0($t5)
la $t4,label_384_v141
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v145,3(v140)
la $t5,label_381_v140
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_383_v145
sw $t4,0($t0)
# Original instruction: sb v145,3(v141)
la $t5,label_383_v145
lw $t5,0($t5)
la $t4,label_384_v141
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v146,$sp,0
addi $t5,$sp,0
la $t0,label_385_v146
sw $t5,0($t0)
# Return statement start
# Original instruction: addi v147,$zero,0
addi $t5,$zero,0
la $t0,label_388_v147
sw $t5,0($t0)
# Original instruction: addiu v148,$fp,0
addiu $t5,$fp,0
la $t0,label_389_v148
sw $t5,0($t0)
# Loading from v147 from reg into v148
# Original instruction: sw v147,0(v148)
la $t5,label_388_v147
lw $t5,0($t5)
la $t4,label_389_v148
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: jal mainEND
jal mainEND
# Return statement end
# BEGIN EPILOGUE
mainEND:
# Original instruction: addi $sp,v53,0
la $t5,label_390_v53
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_234_v99
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_177_v68
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_225_v92
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_305_v124
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_357_v137
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_254_v109
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_247_v94
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_214_v89
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_289_v120
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_162_v63
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_353_v136
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_268_v111
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_176_v65
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_193_v76
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_185_v72
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_233_v96
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_313_v126
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_157_v58
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_366_v115
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_207_v74
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_361_v138
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_222_v93
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_309_v125
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_261_v110
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_228_v91
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_227_v84
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_241_v100
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_173_v66
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_381_v140
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_264_v107
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_329_v130
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_363_v114
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_333_v131
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_174_v69
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_182_v73
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_236_v95
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_383_v145
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_202_v83
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_181_v70
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_379_v144
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_217_v88
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_194_v79
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_237_v98
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_321_v128
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_216_v85
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_345_v134
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_337_v132
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_244_v97
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_213_v86
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_325_v129
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_262_v113
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_161_v60
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_375_v143
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_165_v62
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_196_v75
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_384_v141
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_297_v122
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_188_v71
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_257_v108
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_256_v105
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_242_v103
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_204_v77
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_153_v56
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_245_v102
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_167_v54
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_293_v121
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_317_v127
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_285_v119
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_267_v104
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_253_v106
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_168_v61
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_156_v55
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_349_v135
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_390_v53
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_273_v116
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_248_v101
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_301_v123
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_277_v117
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_164_v57
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_388_v147
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_208_v81
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_385_v146
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_221_v90
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_224_v87
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_281_v118
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_184_v67
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_205_v82
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_201_v80
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_371_v142
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_265_v112
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_341_v133
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_154_v59
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_365_v139
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_197_v78
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_389_v148
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_187_v64
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

