Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Fri Nov 21 18:58:42 2014
| Host         : Antonin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file display_test_control_sets_placed.rpt
| Design       : display_test
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    10 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              48 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | send_pixel_inst/n_0_count_bit[3]_i_1       | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | column_reader_inst/new_strip_0             | rst_IBUF         |                1 |              5 |
|  clk_IBUF_BUFG | send_pixel_inst/n_0_count_pixel[4]_i_1     | rst_IBUF         |                2 |              5 |
|  clk_IBUF_BUFG | send_to_stripe_inst/send                   | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | column_reader_inst/n_0_strip[19][0][0]_i_1 | rst_IBUF         |                7 |             40 |
|  clk_IBUF_BUFG |                                            | rst_IBUF         |               14 |             48 |
+----------------+--------------------------------------------+------------------+------------------+----------------+


