$date
	Mon Jul 28 16:20:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module synchronous_ram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % re $end
$var reg 1 & we $end
$scope module uut $end
$var wire 4 ' addr [3:0] $end
$var wire 1 ( clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 * re $end
$var wire 1 + we $end
$var reg 8 , dout [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
0+
0*
b0 )
0(
b0 '
0&
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
1(
#10000
0#
0(
b10101010 $
b10101010 )
b11 "
b11 '
1&
1+
#15000
1#
1(
#20000
0#
0(
b10111011 $
b10111011 )
b100 "
b100 '
#25000
1#
1(
#30000
0#
0(
b11001100 $
b11001100 )
b101 "
b101 '
#35000
1#
1(
#40000
0#
0(
b11 "
b11 '
1%
1*
0&
0+
#45000
b10101010 ,
b10101010 !
1#
1(
#50000
0#
0(
b100 "
b100 '
#55000
b10111011 ,
b10111011 !
1#
1(
#60000
0#
0(
b101 "
b101 '
#65000
b11001100 ,
b11001100 !
1#
1(
#70000
0#
0(
