 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 21:43:07 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.24       2.72 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.21 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.45 r
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.24       3.69 r
  U0_ALU/div_57/U51/Y (CLKMX2X2M)                         0.27       3.96 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.74 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.05 f
  U0_ALU/div_57/U66/Y (AND2X1M)                           0.28       5.33 f
  U0_ALU/div_57/U55/Y (CLKMX2X2M)                         0.24       5.56 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.02 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.35 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.67 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.98 f
  U0_ALU/div_57/U68/Y (AND3X1M)                           0.39       7.37 f
  U0_ALU/div_57/U58/Y (CLKMX2X2M)                         0.25       7.62 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.08 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.40 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.06 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.37 f
  U0_ALU/div_57/U69/Y (AND2X1M)                           0.32       9.69 f
  U0_ALU/div_57/U60/Y (CLKMX2X2M)                         0.25       9.94 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.40 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.05 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.38 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.71 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.02 f
  U0_ALU/div_57/U71/Y (AND2X1M)                           0.34      12.36 f
  U0_ALU/div_57/U61/Y (CLKMX2X2M)                         0.24      12.60 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.05 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.38 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.71 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.04 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.37 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.69 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      15.01 f
  U0_ALU/div_57/quotient[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00      15.01 f
  U0_ALU/U43/Y (AOI222X1M)                                0.41      15.42 r
  U0_ALU/U40/Y (AOI31X2M)                                 0.14      15.56 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.56 f
  data arrival time                                                 15.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -15.56
  --------------------------------------------------------------------------
  slack (MET)                                                        4.09


  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.24       2.72 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.21 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.45 r
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.24       3.69 r
  U0_ALU/div_57/U51/Y (CLKMX2X2M)                         0.27       3.96 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.74 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.05 f
  U0_ALU/div_57/U66/Y (AND2X1M)                           0.28       5.33 f
  U0_ALU/div_57/U55/Y (CLKMX2X2M)                         0.24       5.56 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.02 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.35 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.67 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.98 f
  U0_ALU/div_57/U68/Y (AND3X1M)                           0.39       7.37 f
  U0_ALU/div_57/U58/Y (CLKMX2X2M)                         0.25       7.62 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.08 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.40 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.06 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.37 f
  U0_ALU/div_57/U69/Y (AND2X1M)                           0.32       9.69 f
  U0_ALU/div_57/U60/Y (CLKMX2X2M)                         0.25       9.94 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.40 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.05 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.38 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.71 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.02 f
  U0_ALU/div_57/U71/Y (AND2X1M)                           0.34      12.36 f
  U0_ALU/div_57/quotient[1] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00      12.36 f
  U0_ALU/U47/Y (AOI222X1M)                                0.31      12.67 r
  U0_ALU/U44/Y (AOI31X2M)                                 0.14      12.81 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.81 f
  data arrival time                                                 12.81

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -12.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.24       2.72 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.21 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.45 r
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.24       3.69 r
  U0_ALU/div_57/U51/Y (CLKMX2X2M)                         0.27       3.96 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.74 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.05 f
  U0_ALU/div_57/U66/Y (AND2X1M)                           0.28       5.33 f
  U0_ALU/div_57/U55/Y (CLKMX2X2M)                         0.24       5.56 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.02 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.35 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.67 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.98 f
  U0_ALU/div_57/U68/Y (AND3X1M)                           0.39       7.37 f
  U0_ALU/div_57/U58/Y (CLKMX2X2M)                         0.25       7.62 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.08 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.40 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.06 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.37 f
  U0_ALU/div_57/U69/Y (AND2X1M)                           0.32       9.69 f
  U0_ALU/div_57/quotient[2] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       9.69 f
  U0_ALU/U51/Y (AOI222X1M)                                0.44      10.13 r
  U0_ALU/U48/Y (AOI31X2M)                                 0.14      10.27 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.27 f
  data arrival time                                                 10.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        9.38


  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.24       2.72 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.21 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.45 r
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.24       3.69 r
  U0_ALU/div_57/U51/Y (CLKMX2X2M)                         0.27       3.96 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.74 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.05 f
  U0_ALU/div_57/U66/Y (AND2X1M)                           0.28       5.33 f
  U0_ALU/div_57/U55/Y (CLKMX2X2M)                         0.24       5.56 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.02 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.35 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.67 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.98 f
  U0_ALU/div_57/U68/Y (AND3X1M)                           0.39       7.37 f
  U0_ALU/div_57/quotient[3] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       7.37 f
  U0_ALU/U55/Y (AOI222X1M)                                0.44       7.81 r
  U0_ALU/U52/Y (AOI31X2M)                                 0.14       7.95 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.95 f
  data arrival time                                                  7.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -7.95
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U114/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U3/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_2/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_2/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_2/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_2/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_2/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_2/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U11/Y (CLKXOR2X2M)                       0.31       4.78 r
  U0_ALU/mult_54/FS_1/A[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U0_ALU/mult_54/FS_1/U3/Y (NAND2X2M)                     0.07       4.84 f
  U0_ALU/mult_54/FS_1/U31/Y (OA21X1M)                     0.37       5.22 f
  U0_ALU/mult_54/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.48 f
  U0_ALU/mult_54/FS_1/U26/Y (OA21X1M)                     0.40       5.88 f
  U0_ALU/mult_54/FS_1/U21/Y (OAI21BX1M)                   0.25       6.12 r
  U0_ALU/mult_54/FS_1/U19/Y (OAI21X1M)                    0.13       6.25 f
  U0_ALU/mult_54/FS_1/U2/Y (AOI21BX2M)                    0.17       6.43 f
  U0_ALU/mult_54/FS_1/U4/Y (XNOR2X2M)                     0.12       6.54 r
  U0_ALU/mult_54/FS_1/SUM[13] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       6.54 r
  U0_ALU/mult_54/PRODUCT[15] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       6.54 r
  U0_ALU/U7/Y (OAI2BB1X2M)                                0.15       6.69 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.69 r
  data arrival time                                                  6.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.69
  --------------------------------------------------------------------------
  slack (MET)                                                       12.82


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U114/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U3/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_2/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_2/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_2/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_2/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_2/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_2/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U11/Y (CLKXOR2X2M)                       0.31       4.78 r
  U0_ALU/mult_54/FS_1/A[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U0_ALU/mult_54/FS_1/U3/Y (NAND2X2M)                     0.07       4.84 f
  U0_ALU/mult_54/FS_1/U31/Y (OA21X1M)                     0.37       5.22 f
  U0_ALU/mult_54/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.48 f
  U0_ALU/mult_54/FS_1/U26/Y (OA21X1M)                     0.40       5.88 f
  U0_ALU/mult_54/FS_1/U21/Y (OAI21BX1M)                   0.25       6.12 r
  U0_ALU/mult_54/FS_1/U20/Y (XOR3XLM)                     0.16       6.28 r
  U0_ALU/mult_54/FS_1/SUM[12] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       6.28 r
  U0_ALU/mult_54/PRODUCT[14] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       6.28 r
  U0_ALU/U10/Y (OAI2BB1X2M)                               0.13       6.41 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.41 r
  data arrival time                                                  6.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                       13.10


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U114/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U3/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_2/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_2/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_2/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_2/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_2/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_2/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U11/Y (CLKXOR2X2M)                       0.31       4.78 r
  U0_ALU/mult_54/FS_1/A[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U0_ALU/mult_54/FS_1/U3/Y (NAND2X2M)                     0.07       4.84 f
  U0_ALU/mult_54/FS_1/U31/Y (OA21X1M)                     0.37       5.22 f
  U0_ALU/mult_54/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.48 f
  U0_ALU/mult_54/FS_1/U26/Y (OA21X1M)                     0.40       5.88 f
  U0_ALU/mult_54/FS_1/U22/Y (XNOR2X1M)                    0.10       5.98 r
  U0_ALU/mult_54/FS_1/SUM[11] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       5.98 r
  U0_ALU/mult_54/PRODUCT[13] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       5.98 r
  U0_ALU/U9/Y (OAI2BB1X2M)                                0.15       6.13 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.13 r
  data arrival time                                                  6.13

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.13
  --------------------------------------------------------------------------
  slack (MET)                                                       13.39


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U114/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U3/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_2/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_2/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_2/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_2/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_2/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_2/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U11/Y (CLKXOR2X2M)                       0.31       4.78 r
  U0_ALU/mult_54/FS_1/A[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U0_ALU/mult_54/FS_1/U3/Y (NAND2X2M)                     0.07       4.84 f
  U0_ALU/mult_54/FS_1/U31/Y (OA21X1M)                     0.37       5.22 f
  U0_ALU/mult_54/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.48 f
  U0_ALU/mult_54/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.74 r
  U0_ALU/mult_54/FS_1/SUM[10] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       5.74 r
  U0_ALU/mult_54/PRODUCT[12] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       5.74 r
  U0_ALU/U8/Y (OAI2BB1X2M)                                0.12       5.86 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.86 r
  data arrival time                                                  5.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                       13.65


  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.24       2.72 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.21 r
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.45 r
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.24       3.69 r
  U0_ALU/div_57/U51/Y (CLKMX2X2M)                         0.27       3.96 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.41 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.74 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.05 f
  U0_ALU/div_57/U66/Y (AND2X1M)                           0.28       5.33 f
  U0_ALU/div_57/quotient[4] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       5.33 f
  U0_ALU/U59/Y (AOI222X1M)                                0.43       5.76 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.14       5.89 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.89 f
  data arrival time                                                  5.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.76


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U114/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U3/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_2/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_2/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_2/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_2/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_2/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_2/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U11/Y (CLKXOR2X2M)                       0.31       4.78 r
  U0_ALU/mult_54/FS_1/A[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.78 r
  U0_ALU/mult_54/FS_1/U3/Y (NAND2X2M)                     0.07       4.84 f
  U0_ALU/mult_54/FS_1/U31/Y (OA21X1M)                     0.37       5.22 f
  U0_ALU/mult_54/FS_1/U15/Y (XNOR2X1M)                    0.10       5.32 r
  U0_ALU/mult_54/FS_1/SUM[9] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       5.32 r
  U0_ALU/mult_54/PRODUCT[11] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       5.32 r
  U0_ALU/U13/Y (OAI2BB1X2M)                               0.15       5.47 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.47 r
  data arrival time                                                  5.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                       14.05


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U113/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U2/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_3/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_3/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_3/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_3/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_3/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_3/S (ADDFX2M)                         0.58       4.47 f
  U0_ALU/mult_54/U12/Y (CLKXOR2X2M)                       0.30       4.77 r
  U0_ALU/mult_54/FS_1/A[8] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.77 r
  U0_ALU/mult_54/FS_1/U33/Y (NOR2X1M)                     0.06       4.83 f
  U0_ALU/mult_54/FS_1/U18/Y (NAND2BX1M)                   0.20       5.03 f
  U0_ALU/mult_54/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.22 r
  U0_ALU/mult_54/FS_1/SUM[8] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       5.22 r
  U0_ALU/mult_54/PRODUCT[10] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       5.22 r
  U0_ALU/U12/Y (OAI2BB1X2M)                               0.12       5.34 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.34 r
  data arrival time                                                  5.34

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                       14.17


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U115/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U4/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_1/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_1/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_1/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_1/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_1/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_1/S (ADDFX2M)                         0.59       4.47 f
  U0_ALU/mult_54/U28/Y (INVX2M)                           0.08       4.55 r
  U0_ALU/mult_54/U27/Y (XNOR2X2M)                         0.17       4.72 r
  U0_ALU/mult_54/FS_1/A[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.72 r
  U0_ALU/mult_54/FS_1/U7/Y (INVX2M)                       0.06       4.79 f
  U0_ALU/mult_54/FS_1/U8/Y (INVX2M)                       0.05       4.83 r
  U0_ALU/mult_54/FS_1/SUM[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.83 r
  U0_ALU/mult_54/PRODUCT[8] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       4.83 r
  U0_ALU/U74/Y (AOI2BB2XLM)                               0.11       4.94 f
  U0_ALU/U72/Y (AOI21X2M)                                 0.17       5.11 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.11 r
  data arrival time                                                  5.11

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                       14.40


  Startpoint: U0_RegFile/RegMem_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][0]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[0] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U97/Y (BUFX2M)                                   0.26       0.67 r
  U0_ALU/mult_54/A[0] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.67 r
  U0_ALU/mult_54/U37/Y (INVX2M)                           0.14       0.81 f
  U0_ALU/mult_54/U115/Y (NOR2X1M)                         0.18       0.98 r
  U0_ALU/mult_54/U4/Y (AND2X2M)                           0.16       1.14 r
  U0_ALU/mult_54/S2_2_1/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_54/S2_3_1/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_54/S2_4_1/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S2_5_1/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_54/S2_6_1/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_54/S4_1/S (ADDFX2M)                         0.59       4.47 f
  U0_ALU/mult_54/U18/Y (AND2X2M)                          0.20       4.68 f
  U0_ALU/mult_54/FS_1/B[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.68 f
  U0_ALU/mult_54/FS_1/U6/Y (INVX2M)                       0.06       4.74 r
  U0_ALU/mult_54/FS_1/U5/Y (XNOR2X2M)                     0.15       4.89 r
  U0_ALU/mult_54/FS_1/SUM[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.89 r
  U0_ALU/mult_54/PRODUCT[9] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       4.89 r
  U0_ALU/U11/Y (OAI2BB1X2M)                               0.15       5.04 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.04 r
  data arrival time                                                  5.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                       14.48


  Startpoint: U0_RegFile/RegMem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[1] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[1] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.66 r
  U0_ALU/mult_54/A[1] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.66 r
  U0_ALU/mult_54/U36/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_54/U109/Y (NOR2X1M)                         0.19       0.99 r
  U0_ALU/mult_54/U8/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_54/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_54/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_54/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S1_5_0/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_54/S1_6_0/CO (ADDFX2M)                      0.55       3.90 r
  U0_ALU/mult_54/S4_0/S (ADDFX2M)                         0.56       4.45 f
  U0_ALU/mult_54/FS_1/A[5] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.45 f
  U0_ALU/mult_54/FS_1/U14/Y (BUFX2M)                      0.15       4.60 f
  U0_ALU/mult_54/FS_1/SUM[5] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.60 f
  U0_ALU/mult_54/PRODUCT[7] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       4.60 f
  U0_ALU/U71/Y (AOI22X1M)                                 0.19       4.79 r
  U0_ALU/U68/Y (AOI31X2M)                                 0.11       4.90 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       4.90 f
  data arrival time                                                  4.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.90
  --------------------------------------------------------------------------
  slack (MET)                                                       14.75


  Startpoint: U0_RegFile/RegMem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  U0_RegFile/REG0[1] (RegFile_Data8_Depth8_Addr3)         0.00       0.41 r
  U0_ALU/A[1] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.41 r
  U0_ALU/U96/Y (BUFX2M)                                   0.26       0.66 r
  U0_ALU/mult_54/A[1] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       0.66 r
  U0_ALU/mult_54/U36/Y (INVX2M)                           0.14       0.80 f
  U0_ALU/mult_54/U109/Y (NOR2X1M)                         0.19       0.99 r
  U0_ALU/mult_54/U8/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_54/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_54/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_54/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_54/S1_5_0/CO (ADDFX2M)                      0.55       3.35 r
  U0_ALU/mult_54/S1_6_0/S (ADDFX2M)                       0.56       3.90 f
  U0_ALU/mult_54/FS_1/A[4] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       3.90 f
  U0_ALU/mult_54/FS_1/U13/Y (BUFX2M)                      0.15       4.05 f
  U0_ALU/mult_54/FS_1/SUM[4] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW01_add_1)
                                                          0.00       4.05 f
  U0_ALU/mult_54/PRODUCT[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW02_mult_0)
                                                          0.00       4.05 f
  U0_ALU/U67/Y (AOI222X1M)                                0.25       4.30 r
  U0_ALU/U64/Y (AOI31X2M)                                 0.14       4.44 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.44 f
  data arrival time                                                  4.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.44
  --------------------------------------------------------------------------
  slack (MET)                                                       15.22


  Startpoint: U0_RegFile/RegMem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/RegMem_reg[1][6]/Q (DFFRQX2M)                0.50       0.50 f
  U0_RegFile/REG1[6] (RegFile_Data8_Depth8_Addr3)         0.00       0.50 f
  U0_ALU/B[6] (ALU_Op_Width8_Fun_Width4_Out_Width16)      0.00       0.50 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.71 f
  U0_ALU/div_57/b[6] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       0.71 f
  U0_ALU/div_57/U70/Y (NOR2X1M)                           0.16       0.87 r
  U0_ALU/div_57/U67/Y (AND3X1M)                           0.20       1.07 r
  U0_ALU/div_57/U65/Y (AND2X1M)                           0.16       1.23 r
  U0_ALU/div_57/U62/Y (AND4X1M)                           0.25       1.49 r
  U0_ALU/div_57/U40/Y (CLKMX2X2M)                         0.24       1.73 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.17 f
  U0_ALU/div_57/U63/Y (AND3X1M)                           0.32       2.48 f
  U0_ALU/div_57/U46/Y (CLKMX2X2M)                         0.22       2.71 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.16 f
  U0_ALU/div_57/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.47 f
  U0_ALU/div_57/U64/Y (AND2X1M)                           0.26       3.73 f
  U0_ALU/div_57/quotient[5] (ALU_Op_Width8_Fun_Width4_Out_Width16_DW_div_uns_0)
                                                          0.00       3.73 f
  U0_ALU/U63/Y (AOI222X1M)                                0.42       4.15 r
  U0_ALU/U60/Y (AOI31X2M)                                 0.14       4.29 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.29 f
  data arrival time                                                  4.29

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       15.37


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U49/Y (NOR3X2M)                             0.27       0.82 r
  U0_SYS_CTRL/U53/Y (NAND2X2M)                            0.13       0.95 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.16       1.11 r
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.11       1.22 f
  U0_SYS_CTRL/U120/Y (NAND2X2M)                           0.10       1.32 r
  U0_SYS_CTRL/U119/Y (BUFX2M)                             0.14       1.46 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.46 r
  U0_ALU/ENABLE (ALU_Op_Width8_Fun_Width4_Out_Width16)
                                                          0.00       1.46 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.46 r
  data arrival time                                                  1.46

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                       18.06


  Startpoint: U0_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_CLK_GATE/Latch_Out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX2M)           0.55       0.55 f
  U0_SYS_CTRL/U49/Y (NOR3X2M)                             0.27       0.82 r
  U0_SYS_CTRL/U53/Y (NAND2X2M)                            0.13       0.95 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.16       1.11 r
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.11       1.22 f
  U0_SYS_CTRL/U120/Y (NAND2X2M)                           0.10       1.32 r
  U0_SYS_CTRL/CLK_EN (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.32 r
  U0_CLK_GATE/CLK_EN (CLK_GATE)                           0.00       1.32 r
  U0_CLK_GATE/Latch_Out_reg/D (TLATNX2M)                  0.00       1.32 r
  data arrival time                                                  1.32

  clock REF_CLK (fall edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_CLK_GATE/Latch_Out_reg/GN (TLATNX2M)                 0.00       9.80 f
  time borrowed from endpoint                             0.00       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48

  Time Borrowing Information
  --------------------------------------------------------------
  REF_CLK nominal pulse width                            10.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         9.92   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U71/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U69/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U68/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U67/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U65/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U64/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U63/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U61/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U60/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U59/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U57/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U56/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U55/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U53/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U52/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U51/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U49/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U48/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U47/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U45/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U44/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.54       0.54 f
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.28       0.82 r
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.29       1.11 f
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.13       1.24 r
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.09       1.33 f
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.33 f
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.33 f
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.09       1.42 r
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.51 f
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.24       1.74 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.84 f
  U0_SYS_CTRL/U59/Y (OAI21X2M)                            0.15       1.99 r
  U0_SYS_CTRL/U8/Y (OAI221X1M)                            0.38       2.36 f
  U0_SYS_CTRL/Address[0] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.36 f
  U0_RegFile/Address[0] (RegFile_Data8_Depth8_Addr3)      0.00       2.36 f
  U0_RegFile/U19/Y (BUFX4M)                               0.47       2.83 f
  U0_RegFile/U43/Y (MX4X1M)                               0.44       3.28 f
  U0_RegFile/U41/Y (MX2X2M)                               0.22       3.50 f
  U0_RegFile/U40/Y (AO22X1M)                              0.37       3.87 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       3.87 f
  data arrival time                                                  3.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U96/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][6]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U91/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][1]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U95/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][5]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U94/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][4]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U97/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][7]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U93/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][3]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U92/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][2]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U30/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U29/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U90/Y (OAI2BB2X1M)                           0.19       3.27 r
  U0_RegFile/RegMem_reg[1][0]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[1][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.23


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U34/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U33/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U113/Y (OAI2BB2X1M)                          0.19       3.27 r
  U0_RegFile/RegMem_reg[5][2]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[5][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.24


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U34/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U33/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U112/Y (OAI2BB2X1M)                          0.19       3.27 r
  U0_RegFile/RegMem_reg[5][1]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[5][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.24


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RegMem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]/Q (DFFRQX2M)       0.46       0.46 r
  U0_ASYNC_FIFO/U_FIFO_WR/U12/Y (CLKXOR2X2M)              0.33       0.79 f
  U0_ASYNC_FIFO/U_FIFO_WR/U9/Y (CLKXOR2X2M)               0.27       1.06 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (NAND4BX1M)                0.22       1.28 f
  U0_ASYNC_FIFO/U_FIFO_WR/U3/Y (INVX2M)                   0.15       1.43 r
  U0_ASYNC_FIFO/U_FIFO_WR/FULL (FIFO_WR)                  0.00       1.43 r
  U0_ASYNC_FIFO/FULL (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/FIFO_FULL (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       1.43 r
  U0_SYS_CTRL/U14/Y (INVX2M)                              0.07       1.50 f
  U0_SYS_CTRL/U60/Y (NAND2X2M)                            0.09       1.60 r
  U0_SYS_CTRL/U24/Y (AOI211X2M)                           0.09       1.69 f
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.09       1.78 r
  U0_SYS_CTRL/U27/Y (AOI21X2M)                            0.07       1.84 f
  U0_SYS_CTRL/U9/Y (OAI22X4M)                             0.65       2.49 r
  U0_SYS_CTRL/Address[1] (SYS_CTRL_ALU_Width16_Data_Width8_Func_Width4_Addr_Width3)
                                                          0.00       2.49 r
  U0_RegFile/Address[1] (RegFile_Data8_Depth8_Addr3)      0.00       2.49 r
  U0_RegFile/U9/Y (INVX2M)                                0.20       2.70 f
  U0_RegFile/U34/Y (NAND3X2M)                             0.12       2.82 r
  U0_RegFile/U33/Y (BUFX2M)                               0.26       3.08 r
  U0_RegFile/U111/Y (OAI2BB2X1M)                          0.19       3.27 r
  U0_RegFile/RegMem_reg[5][0]/D (DFFRQX2M)                0.00       3.27 r
  data arrival time                                                  3.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RegMem_reg[5][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       16.24


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.04      54.29 f
  U0_UART/RX_IN_S (UART_Data_Width8_Prescale_Width6)      0.00      54.29 f
  U0_UART/U0_UART_RX/RX_In (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_RX_FSM/RX_In (UART_RX_FSM)         0.00      54.29 f
  U0_UART/U0_UART_RX/U_RX_FSM/U14/Y (OAI22X1M)            0.14      54.43 r
  U0_UART/U0_UART_RX/U_RX_FSM/U12/Y (AOI33X2M)            0.19      54.61 f
  U0_UART/U0_UART_RX/U_RX_FSM/U11/Y (OAI21X2M)            0.08      54.70 r
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00      54.70 r
  data arrival time                                                 54.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.70
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Sampler/Sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.04      54.29 f
  U0_UART/RX_IN_S (UART_Data_Width8_Prescale_Width6)      0.00      54.29 f
  U0_UART/U0_UART_RX/RX_In (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/RX_In (Data_Sampling_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/U31/Y (CLKMX2X2M)          0.19      54.48 f
  U0_UART/U0_UART_RX/U_Sampler/Sample3_reg/D (DFFSQX2M)
                                                          0.00      54.48 f
  data arrival time                                                 54.48

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Sampler/Sample3_reg/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.23     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -54.48
  --------------------------------------------------------------------------
  slack (MET)                                                      216.36


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Sampler/Sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.04      54.29 f
  U0_UART/RX_IN_S (UART_Data_Width8_Prescale_Width6)      0.00      54.29 f
  U0_UART/U0_UART_RX/RX_In (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/RX_In (Data_Sampling_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/U38/Y (CLKINVX1M)          0.08      54.37 r
  U0_UART/U0_UART_RX/U_Sampler/U34/Y (MXI2X1M)            0.08      54.46 f
  U0_UART/U0_UART_RX/U_Sampler/Sample2_reg/D (DFFSQX2M)
                                                          0.00      54.46 f
  data arrival time                                                 54.46

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Sampler/Sample2_reg/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.37


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Sampler/Sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.04      54.29 f
  U0_UART/RX_IN_S (UART_Data_Width8_Prescale_Width6)      0.00      54.29 f
  U0_UART/U0_UART_RX/RX_In (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/RX_In (Data_Sampling_Prescale_Width6)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U_Sampler/U38/Y (CLKINVX1M)          0.08      54.37 r
  U0_UART/U0_UART_RX/U_Sampler/U36/Y (MXI2X1M)            0.08      54.46 f
  U0_UART/U0_UART_RX/U_Sampler/Sample1_reg/D (DFFSQX2M)
                                                          0.00      54.46 f
  data arrival time                                                 54.46

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Sampler/Sample1_reg/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.24     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.37


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/U39/Y (NOR2BX1M)           0.22       0.80 f
  U0_UART/U0_UART_RX/U_Counter/U40/Y (OAI2B2X1M)          0.21       1.00 r
  U0_UART/U0_UART_RX/U_Counter/U44/Y (NAND3X1M)           0.15       1.15 f
  U0_UART/U0_UART_RX/U_Counter/U48/Y (NOR4X1M)            0.24       1.39 r
  U0_UART/U0_UART_RX/U_Counter/U5/Y (NOR2X2M)             0.11       1.49 f
  U0_UART/U0_UART_RX/U_Counter/U3/Y (INVX2M)              0.18       1.68 r
  U0_UART/U0_UART_RX/U_Counter/U12/Y (AOI32X1M)           0.18       1.86 f
  U0_UART/U0_UART_RX/U_Counter/U11/Y (OAI22X1M)           0.20       2.06 r
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/Edge_Cnt[0] (UART_RX_FSM)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U72/Y (NOR2BX1M)            0.22       0.80 f
  U0_UART/U0_UART_RX/U_RX_FSM/U73/Y (OAI2B2X1M)           0.21       1.00 r
  U0_UART/U0_UART_RX/U_RX_FSM/U77/Y (NAND3X1M)            0.13       1.14 f
  U0_UART/U0_UART_RX/U_RX_FSM/U15/Y (OR4X1M)              0.44       1.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U16/Y (NOR3X2M)             0.23       1.81 r
  U0_UART/U0_UART_RX/U_RX_FSM/par_chk_en (UART_RX_FSM)
                                                          0.00       1.81 r
  U0_UART/U0_UART_RX/U_Parity_Check/Par_En (Parity_Check_Data_Width8)
                                                          0.00       1.81 r
  U0_UART/U0_UART_RX/U_Parity_Check/U4/Y (INVX2M)         0.07       1.88 f
  U0_UART/U0_UART_RX/U_Parity_Check/U2/Y (OAI2BB2X1M)     0.24       2.12 f
  U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg/D (DFFRHQX8M)
                                                          0.00       2.12 f
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Stop/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/Edge_Cnt[0] (UART_RX_FSM)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U72/Y (NOR2BX1M)            0.22       0.80 f
  U0_UART/U0_UART_RX/U_RX_FSM/U73/Y (OAI2B2X1M)           0.21       1.00 r
  U0_UART/U0_UART_RX/U_RX_FSM/U77/Y (NAND3X1M)            0.13       1.14 f
  U0_UART/U0_UART_RX/U_RX_FSM/U15/Y (OR4X1M)              0.44       1.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U22/Y (NOR3X2M)             0.22       1.80 r
  U0_UART/U0_UART_RX/U_RX_FSM/stp_chk_en (UART_RX_FSM)
                                                          0.00       1.80 r
  U0_UART/U0_UART_RX/U_Stop/stp_chk_en (Stop_Check)       0.00       1.80 r
  U0_UART/U0_UART_RX/U_Stop/U3/Y (INVX2M)                 0.07       1.87 f
  U0_UART/U0_UART_RX/U_Stop/U2/Y (OAI2BB2X1M)             0.24       2.10 f
  U0_UART/U0_UART_RX/U_Stop/stp_err_reg/D (DFFRHQX8M)     0.00       2.10 f
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Stop/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Start/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/Edge_Cnt[0] (UART_RX_FSM)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U72/Y (NOR2BX1M)            0.22       0.80 f
  U0_UART/U0_UART_RX/U_RX_FSM/U73/Y (OAI2B2X1M)           0.21       1.00 r
  U0_UART/U0_UART_RX/U_RX_FSM/U77/Y (NAND3X1M)            0.13       1.14 f
  U0_UART/U0_UART_RX/U_RX_FSM/U15/Y (OR4X1M)              0.44       1.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U27/Y (NOR3X2M)             0.19       1.77 r
  U0_UART/U0_UART_RX/U_RX_FSM/strt_chk_en (UART_RX_FSM)
                                                          0.00       1.77 r
  U0_UART/U0_UART_RX/U_Start/strt_chk_en (Start_Check)
                                                          0.00       1.77 r
  U0_UART/U0_UART_RX/U_Start/U2/Y (AO2B2X2M)              0.35       2.12 f
  U0_UART/U0_UART_RX/U_Start/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       2.12 f
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Start/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.14     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.81


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/U39/Y (NOR2BX1M)           0.22       0.80 f
  U0_UART/U0_UART_RX/U_Counter/U40/Y (OAI2B2X1M)          0.21       1.00 r
  U0_UART/U0_UART_RX/U_Counter/U44/Y (NAND3X1M)           0.15       1.15 f
  U0_UART/U0_UART_RX/U_Counter/U48/Y (NOR4X1M)            0.24       1.39 r
  U0_UART/U0_UART_RX/U_Counter/U14/Y (AND3X2M)            0.24       1.63 r
  U0_UART/U0_UART_RX/U_Counter/U20/Y (NAND2X2M)           0.07       1.70 f
  U0_UART/U0_UART_RX/U_Counter/U19/Y (CLKXOR2X2M)         0.17       1.87 f
  U0_UART/U0_UART_RX/U_Counter/U18/Y (NOR2X2M)            0.09       1.96 r
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U9/Y (INVX2M)         0.18       1.73 r
  U0_UART/U0_UART_RX/U_Deserializer/U12/Y (OAI2BB2X1M)
                                                          0.17       1.90 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]/D (DFFRQX2M)
                                                          0.00       1.90 r
  data arrival time                                                  1.90

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/Edge_Cnt[0] (UART_RX_FSM)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U66/Y (NOR2BX1M)            0.22       0.80 f
  U0_UART/U0_UART_RX/U_RX_FSM/U67/Y (OAI2B2X1M)           0.20       1.00 r
  U0_UART/U0_UART_RX/U_RX_FSM/U68/Y (NAND4BX1M)           0.17       1.18 f
  U0_UART/U0_UART_RX/U_RX_FSM/U18/Y (OR4X1M)              0.39       1.57 f
  U0_UART/U0_UART_RX/U_RX_FSM/U6/Y (OAI31X1M)             0.22       1.78 r
  U0_UART/U0_UART_RX/U_RX_FSM/U5/Y (OR2X2M)               0.18       1.96 r
  U0_UART/U0_UART_RX/U_RX_FSM/U19/Y (NAND3X2M)            0.08       2.04 f
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       2.04 f
  data arrival time                                                  2.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.14     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                      268.89


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/Edge_Cnt[0] (UART_RX_FSM)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_RX_FSM/U66/Y (NOR2BX1M)            0.22       0.80 f
  U0_UART/U0_UART_RX/U_RX_FSM/U67/Y (OAI2B2X1M)           0.20       1.00 r
  U0_UART/U0_UART_RX/U_RX_FSM/U68/Y (NAND4BX1M)           0.17       1.18 f
  U0_UART/U0_UART_RX/U_RX_FSM/U18/Y (OR4X1M)              0.39       1.57 f
  U0_UART/U0_UART_RX/U_RX_FSM/U6/Y (OAI31X1M)             0.22       1.78 r
  U0_UART/U0_UART_RX/U_RX_FSM/U5/Y (OR2X2M)               0.18       1.96 r
  U0_UART/U0_UART_RX/U_RX_FSM/U23/Y (NAND3X2M)            0.07       2.03 f
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]/D (DFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.14     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Sampler/Edge_Cnt[0] (Data_Sampling_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Sampler/U64/Y (CLKXOR2X2M)         0.29       0.87 r
  U0_UART/U0_UART_RX/U_Sampler/U61/Y (NOR3X1M)            0.05       0.93 f
  U0_UART/U0_UART_RX/U_Sampler/U60/Y (NAND4X1M)           0.12       1.04 r
  U0_UART/U0_UART_RX/U_Sampler/U59/Y (CLKNAND2X2M)        0.13       1.17 f
  U0_UART/U0_UART_RX/U_Sampler/U42/Y (NAND3BX1M)          0.25       1.42 f
  U0_UART/U0_UART_RX/U_Sampler/U40/Y (NOR4X1M)            0.27       1.69 r
  U0_UART/U0_UART_RX/U_Sampler/U39/Y (CLKMX2X2M)          0.25       1.93 f
  U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg/D (DFFSQX2M)
                                                          0.00       1.93 f
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.23     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/U39/Y (NOR2BX1M)           0.22       0.80 f
  U0_UART/U0_UART_RX/U_Counter/U40/Y (OAI2B2X1M)          0.21       1.00 r
  U0_UART/U0_UART_RX/U_Counter/U44/Y (NAND3X1M)           0.15       1.15 f
  U0_UART/U0_UART_RX/U_Counter/U48/Y (NOR4X1M)            0.24       1.39 r
  U0_UART/U0_UART_RX/U_Counter/U5/Y (NOR2X2M)             0.11       1.49 f
  U0_UART/U0_UART_RX/U_Counter/U10/Y (OAI32X1M)           0.29       1.78 r
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      268.95


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/U39/Y (NOR2BX1M)           0.22       0.80 f
  U0_UART/U0_UART_RX/U_Counter/U40/Y (OAI2B2X1M)          0.21       1.00 r
  U0_UART/U0_UART_RX/U_Counter/U44/Y (NAND3X1M)           0.15       1.15 f
  U0_UART/U0_UART_RX/U_Counter/U48/Y (NOR4X1M)            0.24       1.39 r
  U0_UART/U0_UART_RX/U_Counter/U14/Y (AND3X2M)            0.24       1.63 r
  U0_UART/U0_UART_RX/U_Counter/U22/Y (XNOR2X2M)           0.06       1.69 f
  U0_UART/U0_UART_RX/U_Counter/U21/Y (NOR2X2M)            0.09       1.78 r
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U7/Y (OAI22X1M)       0.20       1.76 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U3/Y (OAI22X1M)       0.20       1.76 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U6/Y (OAI22X1M)       0.20       1.76 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U5/Y (OAI22X1M)       0.20       1.76 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  U0_UART/U0_UART_RX/U_Counter/Edge_Cnt[0] (Edge_Bit_Counter_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/Edge_Cnt[0] (Deserializer_Data_Width8_Prescale_Width6)
                                                          0.00       0.58 f
  U0_UART/U0_UART_RX/U_Deserializer/U29/Y (NOR2BX1M)      0.22       0.80 f
  U0_UART/U0_UART_RX/U_Deserializer/U30/Y (OAI2B2X1M)     0.21       1.00 r
  U0_UART/U0_UART_RX/U_Deserializer/U34/Y (NAND3X1M)      0.15       1.15 f
  U0_UART/U0_UART_RX/U_Deserializer/U38/Y (NOR4X1M)       0.20       1.35 r
  U0_UART/U0_UART_RX/U_Deserializer/U10/Y (NAND2X2M)      0.20       1.55 f
  U0_UART/U0_UART_RX/U_Deserializer/U4/Y (OAI22X1M)       0.20       1.76 r
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.00


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U4/Y (NOR2X2M)          0.15    8411.65 f
  U0_UART/U0_UART_TX/U_Serializer/U22/Y (AO22X1M)         0.33    8411.97 f
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]/D (DFFRQX2M)
                                                          0.00    8411.97 f
  data arrival time                                               8411.97

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.14    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                              -8411.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U9/Y (AOI22X1M)         0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U8/Y (OAI2BB1X2M)       0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U21/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U20/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U19/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U18/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U17/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U16/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U15/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U14/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U13/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U12/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28    8410.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16    8410.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17    8410.74 f
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.09    8410.83 r
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.83 r
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.83 r
  U3/Y (INVX2M)                                           0.05    8410.87 f
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.87 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/Data_Valid (Serializer_Data_Width8)
                                                          0.00    8410.87 f
  U0_UART/U0_UART_TX/U_Serializer/U7/Y (NOR2BX2M)         0.12    8411.00 f
  U0_UART/U0_UART_TX/U_Serializer/U6/Y (BUFX2M)           0.20    8411.19 f
  U0_UART/U0_UART_TX/U_Serializer/U3/Y (NOR2X2M)          0.31    8411.50 r
  U0_UART/U0_UART_TX/U_Serializer/U11/Y (AOI22X1M)        0.13    8411.63 f
  U0_UART/U0_UART_TX/U_Serializer/U10/Y (OAI2BB1X2M)      0.08    8411.72 r
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]/D (DFFRQX2M)
                                                          0.00    8411.72 r
  data arrival time                                               8411.72

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.35


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U4/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U3/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U5/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U6/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U8/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U7/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U9/Y (AO2B2X2M)             0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/Data_Valid (Parity_Calc_Data_Width8)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_Parity/U2/Y (NOR2BX2M)             0.40    8411.21 r
  U0_UART/U0_UART_TX/U_Parity/U10/Y (AO2B2X2M)            0.23    8411.44 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]/D (DFFRQX2M)
                                                          0.00    8411.44 r
  data arrival time                                               8411.44

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8411.44
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00    8409.28 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85    8410.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33    8410.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13    8410.60 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10    8410.70 r
  U0_ASYNC_FIFO/U_FIFO_RD/U3/Y (INVX2M)                   0.06    8410.75 f
  U0_ASYNC_FIFO/U_FIFO_RD/EMPTY (FIFO_RD)                 0.00    8410.75 f
  U0_ASYNC_FIFO/EMPTY (ASYNC_FIFO_Data_Width8_FIFO_Depth8_Addr_Width3)
                                                          0.00    8410.75 f
  U3/Y (INVX2M)                                           0.06    8410.81 r
  U0_UART/TX_IN_V (UART_Data_Width8_Prescale_Width6)      0.00    8410.81 r
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_Data_Width8)     0.00    8410.81 r
  U0_UART/U0_UART_TX/U_TX_FSM/Data_Valid (UART_TX_FSM)
                                                          0.00    8410.81 r
  U0_UART/U0_UART_TX/U_TX_FSM/U7/Y (AOI21BX2M)            0.23    8411.04 f
  U0_UART/U0_UART_TX/U_TX_FSM/U6/Y (OAI22X1M)             0.18    8411.22 r
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]/D (DFFRQX2M)
                                                          0.00    8411.22 r
  data arrival time                                               8411.22

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.31    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                              -8411.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Parity/Par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_TX/U_Parity/U11/Y (XOR3XLM)             0.49       0.97 f
  U0_UART/U0_UART_TX/U_Parity/U15/Y (XOR3XLM)             0.51       1.48 f
  U0_UART/U0_UART_TX/U_Parity/U13/Y (OAI2BB2X1M)          0.14       1.63 r
  U0_UART/U0_UART_TX/U_Parity/Par_bit_reg/D (DFFSQX2M)
                                                          0.00       1.63 r
  data arrival time                                                  1.63

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Parity/Par_bit_reg/CK (DFFSQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.17    8680.19
  data required time                                              8680.19
  --------------------------------------------------------------------------
  data required time                                              8680.19
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.56


  Startpoint: U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_TX/U_TX_FSM/U9/Y (INVX2M)               0.11       0.61 r
  U0_UART/U0_UART_TX/U_TX_FSM/U8/Y (NAND3X2M)             0.12       0.73 f
  U0_UART/U0_UART_TX/U_TX_FSM/U3/Y (NOR2X2M)              0.13       0.86 r
  U0_UART/U0_UART_TX/U_TX_FSM/Ser_En (UART_TX_FSM)        0.00       0.86 r
  U0_UART/U0_UART_TX/U_Serializer/Ser_En (Serializer_Data_Width8)
                                                          0.00       0.86 r
  U0_UART/U0_UART_TX/U_Serializer/U5/Y (INVX2M)           0.08       0.94 f
  U0_UART/U0_UART_TX/U_Serializer/U27/Y (NOR2X2M)         0.10       1.04 r
  U0_UART/U0_UART_TX/U_Serializer/U24/Y (OAI2BB2X1M)      0.15       1.19 r
  U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.35 r
  library setup time                                     -0.30    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.87


  Startpoint: U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U_MUX/TX_Out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  U0_UART/U0_UART_TX/U_TX_FSM/U14/Y (INVX2M)              0.10       0.60 r
  U0_UART/U0_UART_TX/U_TX_FSM/U4/Y (CLKXOR2X2M)           0.24       0.84 r
  U0_UART/U0_UART_TX/U_TX_FSM/U16/Y (NAND2X2M)            0.07       0.91 f
  U0_UART/U0_UART_TX/U_TX_FSM/Mux_Sel[0] (UART_TX_FSM)
                                                          0.00       0.91 f
  U0_UART/U0_UART_TX/U_MUX/Mux_Sel[0] (UART_MUX)          0.00       0.91 f
  U0_UART/U0_UART_TX/U_MUX/U6/Y (OAI21X2M)                0.14       1.05 r
  U0_UART/U0_UART_TX/U_MUX/U5/Y (OAI2BB1X2M)              0.07       1.12 f
  U0_UART/U0_UART_TX/U_MUX/TX_Out_reg/D (DFFSQX2M)        0.00       1.12 f
  data arrival time                                                  1.12

  clock TX_CLK (rise edge)                             8680.55    8680.55
  clock network delay (ideal)                             0.00    8680.55
  clock uncertainty                                      -0.20    8680.35
  U0_UART/U0_UART_TX/U_MUX/TX_Out_reg/CK (DFFSQX2M)       0.00    8680.35 r
  library setup time                                     -0.23    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.01


  Startpoint: U0_UART/U0_UART_TX/U_MUX/TX_Out_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U_MUX/TX_Out_reg/CK (DFFSQX2M)       0.00       0.00 r
  U0_UART/U0_UART_TX/U_MUX/TX_Out_reg/Q (DFFSQX2M)        0.42       0.42 r
  U0_UART/U0_UART_TX/U_MUX/U3/Y (INVXLM)                  0.14       0.56 f
  U0_UART/U0_UART_TX/U_MUX/U4/Y (INVX8M)                  0.75       1.31 r
  U0_UART/U0_UART_TX/U_MUX/TX_Out (UART_MUX)              0.00       1.31 r
  U0_UART/U0_UART_TX/TX_Out (UART_TX_Data_Width8)         0.00       1.31 r
  U0_UART/TX_OUT_S (UART_Data_Width8_Prescale_Width6)     0.00       1.31 r
  UART_TX_O (out)                                         0.00       1.31 r
  data arrival time                                                  1.31

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      215.50


  Startpoint: U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg/Q (DFFRHQX8M)
                                                          1.08       1.08 r
  U0_UART/U0_UART_RX/U_Parity_Check/Par_Err (Parity_Check_Data_Width8)
                                                          0.00       1.08 r
  U0_UART/U0_UART_RX/Parity_Error (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00       1.08 r
  U0_UART/PARITY_ERR (UART_Data_Width8_Prescale_Width6)
                                                          0.00       1.08 r
  parity_error (out)                                      0.00       1.08 r
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                      215.73


  Startpoint: U0_UART/U0_UART_RX/U_Stop/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U_Stop/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U_Stop/stp_err_reg/Q (DFFRHQX8M)     1.08       1.08 r
  U0_UART/U0_UART_RX/U_Stop/stp_err (Stop_Check)          0.00       1.08 r
  U0_UART/U0_UART_RX/Framing_Error (UART_RX_Data_Width8_Prescale_Width6)
                                                          0.00       1.08 r
  U0_UART/FRAMING_ERR (UART_Data_Width8_Prescale_Width6)
                                                          0.00       1.08 r
  framing_error (out)                                     0.00       1.08 r
  data arrival time                                                  1.08

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                      215.73


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U23/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[5]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[5]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U22/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[4]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[4]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U21/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[3]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[3]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U24/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[6]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[6]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U18/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[0]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U20/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[2]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U1_RX_ClkDiv/U19/Y (AO22X1M)                            0.41       2.22 f
  U1_RX_ClkDiv/count_reg[1]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/count_reg[1]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U23/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[5]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[5]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U22/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[4]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[4]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U21/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[3]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[3]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U24/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[6]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[6]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U18/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[0]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[0]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U20/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[2]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_TX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_TX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U0_TX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U0_TX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U0_TX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U0_TX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U0_TX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U0_TX_ClkDiv/U25/Y (AND3X1M)                            0.30       1.81 f
  U0_TX_ClkDiv/U19/Y (AO22X1M)                            0.41       2.22 f
  U0_TX_ClkDiv/count_reg[1]/D (DFFRQX2M)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_TX_ClkDiv/count_reg[1]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.14     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85       0.85 r
  U0_ASYNC_FIFO/U_FIFO_RD/U10/Y (CLKXOR2X2M)              0.33       1.18 f
  U0_ASYNC_FIFO/U_FIFO_RD/U4/Y (XNOR2X2M)                 0.13       1.31 f
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.10       1.42 r
  U0_ASYNC_FIFO/U_FIFO_RD/U15/Y (NAND2X2M)                0.09       1.50 f
  U0_ASYNC_FIFO/U_FIFO_RD/U12/Y (NOR2X2M)                 0.13       1.64 r
  U0_ASYNC_FIFO/U_FIFO_RD/U14/Y (NAND2X2M)                0.09       1.73 f
  U0_ASYNC_FIFO/U_FIFO_RD/U17/Y (NAND2BX2M)               0.19       1.92 f
  U0_ASYNC_FIFO/U_FIFO_RD/U16/Y (XNOR2X2M)                0.13       2.05 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]/D (DFFRQX2M)       0.00       2.05 r
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]/Q (DFFRQX2M)       0.85       0.85 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.28       1.13 r
  U0_ASYNC_FIFO/U_FIFO_RD/U9/Y (XNOR2X2M)                 0.16       1.29 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                 0.17       1.46 f
  U0_ASYNC_FIFO/U_FIFO_RD/U15/Y (NAND2X2M)                0.12       1.57 r
  U0_ASYNC_FIFO/U_FIFO_RD/U12/Y (NOR2X2M)                 0.06       1.63 f
  U0_ASYNC_FIFO/U_FIFO_RD/U14/Y (NAND2X2M)                0.07       1.71 r
  U0_ASYNC_FIFO/U_FIFO_RD/U13/Y (XNOR2X2M)                0.17       1.88 r
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]/D (DFFRQX2M)       0.00       1.88 r
  data arrival time                                                  1.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]/CK (DFFRQX2M)      0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                      268.88


  Startpoint: U1_RX_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_RX_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_RX_ClkDiv/count_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_RX_ClkDiv/count_reg[2]/Q (DFFRQX2M)                  0.51       0.51 f
  U1_RX_ClkDiv/U35/Y (CLKXOR2X2M)                         0.23       0.74 f
  U1_RX_ClkDiv/U34/Y (NOR4X1M)                            0.26       1.00 r
  U1_RX_ClkDiv/U33/Y (NAND4X1M)                           0.20       1.20 f
  U1_RX_ClkDiv/U32/Y (MXI2X1M)                            0.18       1.38 r
  U1_RX_ClkDiv/U31/Y (CLKNAND2X2M)                        0.13       1.51 f
  U1_RX_ClkDiv/U27/Y (AOI21X1M)                           0.15       1.67 r
  U1_RX_ClkDiv/U26/Y (CLKXOR2X2M)                         0.22       1.89 r
  U1_RX_ClkDiv/div_clk_reg/D (DFFRQX2M)                   0.00       1.89 r
  data arrival time                                                  1.89

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RX_ClkDiv/div_clk_reg/CK (DFFRQX2M)                  0.00     271.07 r
  library setup time                                     -0.28     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


1
