Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'NanoProcessor'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off
-c 100 -o NanoProcessor_map.ncd NanoProcessor.ngd NanoProcessor.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Thu Dec 15 14:27:45 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Logic Utilization:
  Number of Slice Flip Flops:            31 out of   1,920    1%
  Number of 4 input LUTs:               179 out of   1,920    9%
Logic Distribution:
  Number of occupied Slices:            109 out of     960   11%
    Number of Slices containing only related logic:     109 out of     109 100%
    Number of Slices containing unrelated logic:          0 out of     109   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         179 out of   1,920    9%
  Number of bonded IOBs:                 22 out of      83   26%
  Number of BUFGMUXs:                     1 out of      24    4%

  Number of RPM macros:           13
Average Fanout of Non-Clock Nets:                3.31

Peak Memory Usage:  296 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_2 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_4 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_3 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_5 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_8 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_7 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_12/XLXN_6 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  27 block(s) removed
  37 block(s) optimized away
  27 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXI_1/XLXI_7/XLXI_1/dummy" is sourceless and has been removed.
The signal "XLXI_90/XLXI_4/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_90/XLXI_5/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_90/XLXI_6/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_90/XLXI_7/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_6/XLXI_4/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_6/XLXI_5/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_6/XLXI_6/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_6/XLXI_7/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_5/XLXI_4/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_5/XLXI_5/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_5/XLXI_6/XLXI_11/dummy" is sourceless and has been removed.
The signal "XLXI_5/XLXI_7/XLXI_11/dummy" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_12/XLXN_1" is unused and has been removed.
 Unused block "XLXI_12/XLXI_19" (AND) removed.
  The signal "XLXI_12/XLXN_9" is unused and has been removed.
   Unused block "XLXI_12/XLXI_18/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_5/XLXI_4/XLXN_2" is unused and has been removed.
 Unused block "XLXI_5/XLXI_4/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_5/XLXI_5/XLXN_2" is unused and has been removed.
 Unused block "XLXI_5/XLXI_5/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_5/XLXI_6/XLXN_2" is unused and has been removed.
 Unused block "XLXI_5/XLXI_6/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_5/XLXI_7/XLXN_2" is unused and has been removed.
 Unused block "XLXI_5/XLXI_7/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_6/XLXI_4/XLXN_2" is unused and has been removed.
 Unused block "XLXI_6/XLXI_4/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_6/XLXI_5/XLXN_2" is unused and has been removed.
 Unused block "XLXI_6/XLXI_5/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_6/XLXI_6/XLXN_2" is unused and has been removed.
 Unused block "XLXI_6/XLXI_6/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_6/XLXI_7/XLXN_2" is unused and has been removed.
 Unused block "XLXI_6/XLXI_7/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_90/XLXI_4/XLXN_2" is unused and has been removed.
 Unused block "XLXI_90/XLXI_4/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_90/XLXI_5/XLXN_2" is unused and has been removed.
 Unused block "XLXI_90/XLXI_5/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_90/XLXI_6/XLXN_2" is unused and has been removed.
 Unused block "XLXI_90/XLXI_6/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
The signal "XLXI_90/XLXI_7/XLXN_2" is unused and has been removed.
 Unused block "XLXI_90/XLXI_7/XLXI_1/XLXI_1/XLXI_7" (AND) removed.
Unused block "XLXI_1/XLXI_7/XLXI_1/XST_GND" (ZERO) removed.
Unused block "XLXI_5/XLXI_4/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_5/XLXI_5/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_5/XLXI_6/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_5/XLXI_7/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_6/XLXI_4/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_6/XLXI_5/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_6/XLXI_6/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_6/XLXI_7/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_90/XLXI_4/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_90/XLXI_5/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_90/XLXI_6/XLXI_11/XST_GND" (ZERO) removed.
Unused block "XLXI_90/XLXI_7/XLXI_11/XST_GND" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
BUF 		XLXI_100
BUF 		XLXI_101
BUF 		XLXI_102
FDC 		XLXI_12/XLXI_10/XLXI_1
   optimized to 0
FDC 		XLXI_12/XLXI_10/XLXI_2
   optimized to 0
FDC 		XLXI_12/XLXI_10/XLXI_3
   optimized to 0
FDC 		XLXI_12/XLXI_10/XLXI_4
   optimized to 0
AND2 		XLXI_30/XLXI_1/XLXI_4/XLXI_3
INV 		XLXI_30/XLXI_15
AND2 		XLXI_30/XLXI_2/XLXI_1/XLXI_3
AND2 		XLXI_30/XLXI_3/XLXI_1/XLXI_3
GND 		XLXI_30/XLXI_8
INV 		XLXI_5/XLXI_15
INV 		XLXI_5/XLXI_16
INV 		XLXI_5/XLXI_17
INV 		XLXI_5/XLXI_18
AND2 		XLXI_5/XLXI_4/XLXI_2
AND2 		XLXI_5/XLXI_5/XLXI_2
AND2 		XLXI_5/XLXI_6/XLXI_2
AND2 		XLXI_5/XLXI_7/XLXI_2
INV 		XLXI_6/XLXI_15
INV 		XLXI_6/XLXI_16
INV 		XLXI_6/XLXI_17
INV 		XLXI_6/XLXI_18
AND2 		XLXI_6/XLXI_4/XLXI_2
AND2 		XLXI_6/XLXI_5/XLXI_2
AND2 		XLXI_6/XLXI_6/XLXI_2
AND2 		XLXI_6/XLXI_7/XLXI_2
INV 		XLXI_90/XLXI_15
INV 		XLXI_90/XLXI_16
INV 		XLXI_90/XLXI_17
INV 		XLXI_90/XLXI_18
AND2 		XLXI_90/XLXI_4/XLXI_2
AND2 		XLXI_90/XLXI_5/XLXI_2
AND2 		XLXI_90/XLXI_6/XLXI_2
AND2 		XLXI_90/XLXI_7/XLXI_2
VCC 		XLXI_99

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| A                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| B                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| C                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| CLK                                | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| CLR                                | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| CLR1                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| C_Out                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Carry                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| D                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| E                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| F                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| G                                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Q                                  | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| R                                  | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| S1                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| S2                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| S3                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| W                                  | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| XLXN_136<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| XLXN_136<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| XLXN_136<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| XLXN_136<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_1_XLXI_7_XLXI_1_1                  
XLXI_5_XLXI_4_XLXI_11_0                 
XLXI_5_XLXI_5_XLXI_11_0                 
XLXI_5_XLXI_6_XLXI_11_0                 
XLXI_5_XLXI_7_XLXI_11_0                 
XLXI_6_XLXI_4_XLXI_11_0                 
XLXI_6_XLXI_5_XLXI_11_0                 
XLXI_6_XLXI_6_XLXI_11_0                 
XLXI_6_XLXI_7_XLXI_11_0                 
XLXI_90_XLXI_4_XLXI_11_0                
XLXI_90_XLXI_5_XLXI_11_0                
XLXI_90_XLXI_6_XLXI_11_0                
XLXI_90_XLXI_7_XLXI_11_0                

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
