

================================================================
== Vivado HLS Report for 'multi_apuint'
================================================================
* Date:           Mon Feb 19 22:46:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        test_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 4.17ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %multi_in0_V), !map !37"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %multi_in1_V), !map !43"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %multi_out_V), !map !47"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multi_apuint_str) nounwind"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%multi_in1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %multi_in1_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%multi_in0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %multi_in0_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %multi_in0_V_read to i16" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %multi_in1_V_read to i16" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 10 [1/1] (4.17ns)   --->   "%r_V = mul i16 %rhs_V, %lhs_V" [src_c/multi_apuint.cpp:6]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %multi_out_V, i16 %r_V)" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [src_c/multi_apuint.cpp:7]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.17ns
The critical path consists of the following:
	wire read on port 'multi_in1_V' [8]  (0 ns)
	'mul' operation ('r.V', src_c/multi_apuint.cpp:6) [12]  (4.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
