# uart-ip-core
RTL implementation of UART protocol in Verilog, including TX/RX modules, configurable baud rate generator, and testbench for functional verification.
