0.7
2020.2
Oct 13 2023
20:21:30
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.sim/sim_1/synth/func/xsim/cfg_tb_top_func_synth.vhd,1713174808,vhdl,,,,\counter__parameterized1\;\counter__parameterized3\;\counter__parameterized3_1\;clock_enable;counter;stepper;stepper_0;top,,,,,,,,
/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sim_1/new/tb_main.v,1713174740,vhdl,,,,cfg_tb_top;tb_top,,,,,,,,
