#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 23 02:31:43 2023
# Process ID: 608
# Current directory: C:/Users/USER/Xilinx/FPGA_lab/key_debounce
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1284 C:\Users\USER\Xilinx\FPGA_lab\key_debounce\key_debounce.xpr
# Log file: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/vivado.log
# Journal file: C:/Users/USER/Xilinx/FPGA_lab/key_debounce\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/USER/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 913.785 ; gain = 257.160
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Jan 23 02:32:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/synth_1/synth_1/runme.log
[Mon Jan 23 02:32:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.875 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
CRITICAL WARNING: [Netlist 29-69] Cannot set property 'CLOCK_DEDICATED_ROUTE', because the property does not exist for objects of type 'port'. [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc:20]
Resolution: Modify .xdc or RTL to not set this property or move it to one of the following object types that can accept this property: pin,net
Finished Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1296.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1441.652 ; gain = 507.309
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2212.629 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 23 03:44:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/synth_1/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 23 12:02:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/synth_1/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.629 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
Finished Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.srcs/constrs_1/new/top_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2212.629 ; gain = 0.000
[Mon Jan 23 12:03:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.629 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2212.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2212.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 23 12:07:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2212.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3339.746 ; gain = 1127.117
set_property PROGRAM.FILE {C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/key_led.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/key_led.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/synth_1/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 23 12:30:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/synth_1/runme.log
[Mon Jan 23 12:30:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/USER/Xilinx/FPGA_lab/key_debounce/key_debounce.runs/impl_1/key_led.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 13:26:06 2023...
