/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [3:0] _02_;
  reg [2:0] _03_;
  reg [8:0] _04_;
  wire [6:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [30:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~celloutsig_1_6z[15];
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_0_26z = ~celloutsig_0_11z[1];
  assign celloutsig_1_7z = in_data[112] ^ celloutsig_1_5z[2];
  assign celloutsig_0_9z = celloutsig_0_5z ^ celloutsig_0_3z[1];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_37z[8:5];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_6z[12:10];
  reg [8:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_7z[3:1], celloutsig_0_4z, celloutsig_0_1z };
  assign _01_[8:0] = _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= { _01_[5:2], celloutsig_0_2z, celloutsig_0_12z };
  reg [6:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 7'h00;
    else _15_ <= in_data[55:49];
  assign { _05_[6:5], _00_, _05_[3:0] } = _15_;
  assign celloutsig_1_3z = { celloutsig_1_1z[1:0], celloutsig_1_2z } / { 1'h1, in_data[115:114] };
  assign celloutsig_0_19z = { celloutsig_0_15z[3:1], celloutsig_0_0z, _01_[8:0] } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_10z, celloutsig_0_2z, _01_[8:0], celloutsig_0_18z };
  assign celloutsig_0_6z = { in_data[30:29], celloutsig_0_3z[2:1], celloutsig_0_3z[1], celloutsig_0_5z } == { celloutsig_0_4z[2:0], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_14z[4], celloutsig_0_23z, celloutsig_0_11z } == { celloutsig_0_19z[8:6], celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_20z = { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z } && { celloutsig_0_11z[2], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_1z = ! in_data[17:14];
  assign celloutsig_1_4z = in_data[176:172] < { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_3z[2] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_10z = celloutsig_0_9z & ~(celloutsig_0_9z);
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_3z[2:1], celloutsig_0_3z[1] } % { 1'h1, celloutsig_0_0z[1], celloutsig_0_3z[2:1], in_data[0] };
  assign celloutsig_0_7z = { in_data[57:54], celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, in_data[8:4] };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_37z = celloutsig_0_9z ? { celloutsig_0_36z[4:0], celloutsig_0_14z } : { celloutsig_0_3z[1], celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_29z, _05_[6:5], _00_, _05_[3:0], celloutsig_0_3z[2:1], celloutsig_0_3z[1] };
  assign celloutsig_1_14z = celloutsig_1_6z[15] ? celloutsig_1_8z[27:25] : celloutsig_1_11z[3:1];
  assign celloutsig_0_36z = - _04_[7:1];
  assign celloutsig_1_0z = - in_data[126:124];
  assign celloutsig_1_6z = - { in_data[164:150], celloutsig_1_2z };
  assign celloutsig_0_15z = - { celloutsig_0_11z[1:0], celloutsig_0_3z[2:1], celloutsig_0_3z[1] };
  assign celloutsig_1_5z = ~ { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_40z = & { celloutsig_0_25z[7:5], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_1_2z = & { celloutsig_1_0z, in_data[176:173] };
  assign celloutsig_0_18z = | { celloutsig_0_16z[5:3], celloutsig_0_10z };
  assign celloutsig_0_29z = | { celloutsig_0_15z[3:0], celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_1_13z = | { celloutsig_1_10z[29:8], celloutsig_1_2z };
  assign celloutsig_0_62z = ^ _02_[2:0];
  assign celloutsig_1_10z = { celloutsig_1_8z[29:4], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z } >> { celloutsig_1_8z[31:4], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z, _03_, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_13z } >> { celloutsig_1_15z[6:1], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_11z[3:1], celloutsig_1_9z, celloutsig_1_14z } >> { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_14z = in_data[83:75] >> _01_[8:0];
  assign celloutsig_0_25z = { celloutsig_0_19z[13:6], celloutsig_0_24z } >> { in_data[16:14], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[161:159] >> in_data[144:142];
  assign celloutsig_0_0z = in_data[48:46] <<< in_data[41:39];
  assign celloutsig_0_61z = celloutsig_0_28z[10:2] <<< { celloutsig_0_32z[7:1], celloutsig_0_40z, celloutsig_0_26z };
  assign celloutsig_1_8z = { in_data[115:104], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z } <<< { celloutsig_1_6z[12:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <<< { celloutsig_0_7z[5], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:2], celloutsig_0_8z } <<< { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { _01_[8:0], celloutsig_0_10z } <<< { _01_[8:4], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_19z[6:4], celloutsig_0_9z } <<< { celloutsig_0_3z[2:1], celloutsig_0_3z[1], celloutsig_0_1z };
  assign celloutsig_0_28z = { in_data[60:53], celloutsig_0_0z } <<< { celloutsig_0_12z[1:0], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_26z };
  assign celloutsig_0_32z = { celloutsig_0_15z[4:1], celloutsig_0_4z } <<< { celloutsig_0_16z[9:2], celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_7z } - { celloutsig_1_8z[7:4], celloutsig_1_14z };
  assign celloutsig_0_8z = ~((in_data[63] & celloutsig_0_1z) | (in_data[55] & in_data[2]));
  assign { celloutsig_0_3z[1], celloutsig_0_3z[2] } = ~ { celloutsig_0_1z, celloutsig_0_0z[1] };
  assign _01_[9] = celloutsig_0_37z[11];
  assign _05_[4] = _00_;
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign { out_data[136:128], out_data[102:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
