$date
	Fri Jul 27 16:12:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wait_test $end
$var reg 1 ! a $end
$var reg 1 " clk $end
$var reg 1 # test $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#10000
0"
#50000
1!
#80000
1"
#150000
0!
#200000
