// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _network_HH_
#define _network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv2d_fix16_228.h"
#include "conv2d_fix16_1.h"
#include "conv2d_fix16_2.h"
#include "conv2d_fix16_3.h"
#include "conv2d_fix16.h"
#include "padding2d_fix16.h"
#include "padding2d_fix16_3.h"
#include "padding2d_fix16_1.h"
#include "padding2d_fix16_2.h"
#include "max_pooling2d_fix16_1.h"
#include "max_pooling2d_fix16.h"
#include "up_sampling2d_fix16.h"
#include "up_sampling2d_fix16_1.h"
#include "padding2d_fix16_4.h"
#include "network_Padding2D_0_array.h"
#include "network_Conv2D_0_array.h"
#include "network_MaxPooling2D_0_array.h"
#include "network_Padding2D_1_array.h"
#include "network_Conv2D_1_array.h"
#include "network_MaxPooling2D_1_array.h"
#include "network_Padding2D_2_array.h"
#include "network_Padding2D_3_array.h"
#include "network_Padding2D_4_array.h"
#include "network_Conv2D_4_array.h"
#include "network_input_0_array_0.h"
#include "network_out_0_keep_V.h"
#include "network_out_0_id_V.h"
#include "network_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct network : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_data_TDATA;
    sc_in< sc_logic > input_data_TVALID;
    sc_out< sc_logic > input_data_TREADY;
    sc_in< sc_lv<2> > input_data_TKEEP;
    sc_in< sc_lv<2> > input_data_TSTRB;
    sc_in< sc_lv<1> > input_data_TUSER;
    sc_in< sc_lv<1> > input_data_TLAST;
    sc_in< sc_lv<1> > input_data_TID;
    sc_in< sc_lv<1> > input_data_TDEST;
    sc_out< sc_lv<16> > output_data_TDATA;
    sc_out< sc_logic > output_data_TVALID;
    sc_in< sc_logic > output_data_TREADY;
    sc_out< sc_lv<2> > output_data_TKEEP;
    sc_out< sc_lv<2> > output_data_TSTRB;
    sc_out< sc_lv<1> > output_data_TUSER;
    sc_out< sc_lv<1> > output_data_TLAST;
    sc_out< sc_lv<1> > output_data_TID;
    sc_out< sc_lv<1> > output_data_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    network(sc_module_name name);
    SC_HAS_PROCESS(network);

    ~network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    network_Padding2D_0_array* Padding2D_0_array_U;
    network_Conv2D_0_array* Conv2D_0_array_U;
    network_MaxPooling2D_0_array* MaxPooling2D_0_array_U;
    network_Padding2D_1_array* Padding2D_1_array_U;
    network_Conv2D_1_array* Conv2D_1_array_U;
    network_MaxPooling2D_1_array* MaxPooling2D_1_array_U;
    network_Padding2D_2_array* Padding2D_2_array_U;
    network_MaxPooling2D_1_array* Conv2D_2_array_U;
    network_Conv2D_1_array* UpSampling2D_0_array_U;
    network_Padding2D_3_array* Padding2D_3_array_U;
    network_MaxPooling2D_0_array* Conv2D_3_array_U;
    network_Conv2D_0_array* UpSampling2D_1_array_U;
    network_Padding2D_4_array* Padding2D_4_array_U;
    network_Conv2D_4_array* Conv2D_4_array_U;
    network_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* network_AXILiteS_s_axi_U;
    network_input_0_array_0* input_0_array_0_U;
    network_out_0_keep_V* out_0_keep_V_U;
    network_out_0_keep_V* out_0_strb_V_U;
    network_out_0_id_V* out_0_id_V_U;
    network_out_0_id_V* out_0_dest_V_U;
    conv2d_fix16_228* grp_conv2d_fix16_228_fu_486;
    conv2d_fix16_1* grp_conv2d_fix16_1_fu_504;
    conv2d_fix16_2* grp_conv2d_fix16_2_fu_522;
    conv2d_fix16_3* grp_conv2d_fix16_3_fu_540;
    conv2d_fix16* grp_conv2d_fix16_fu_558;
    padding2d_fix16* grp_padding2d_fix16_fu_574;
    padding2d_fix16_3* grp_padding2d_fix16_3_fu_587;
    padding2d_fix16_1* grp_padding2d_fix16_1_fu_600;
    padding2d_fix16_2* grp_padding2d_fix16_2_fu_613;
    max_pooling2d_fix16_1* grp_max_pooling2d_fix16_1_fu_626;
    max_pooling2d_fix16* grp_max_pooling2d_fix16_fu_639;
    up_sampling2d_fix16* grp_up_sampling2d_fix16_fu_652;
    up_sampling2d_fix16_1* grp_up_sampling2d_fix16_1_fu_665;
    padding2d_fix16_4* grp_padding2d_fix16_4_fu_678;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_data_out;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_data_V_0_sel;
    sc_signal< sc_logic > input_data_V_data_V_0_load_A;
    sc_signal< sc_logic > input_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_data_V_0_state;
    sc_signal< sc_logic > input_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_data_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_keep_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_keep_V_0_sel;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_A;
    sc_signal< sc_logic > input_data_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_keep_V_0_state;
    sc_signal< sc_logic > input_data_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_data_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_strb_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_A;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_strb_V_0_sel;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_A;
    sc_signal< sc_logic > input_data_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_strb_V_0_state;
    sc_signal< sc_logic > input_data_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_data_out;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_id_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_id_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_id_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_id_V_0_sel;
    sc_signal< sc_logic > input_data_V_id_V_0_load_A;
    sc_signal< sc_logic > input_data_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_id_V_0_state;
    sc_signal< sc_logic > input_data_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_data_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > input_data_V_dest_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_dest_V_0_sel;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_A;
    sc_signal< sc_logic > input_data_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_dest_V_0_state;
    sc_signal< sc_logic > input_data_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_data_out;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_data_V_1_sel;
    sc_signal< sc_logic > output_data_V_data_V_1_load_A;
    sc_signal< sc_logic > output_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_data_V_1_state;
    sc_signal< sc_logic > output_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_A;
    sc_signal< sc_logic > output_data_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_state;
    sc_signal< sc_logic > output_data_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_out;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_A;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_A;
    sc_signal< sc_logic > output_data_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_state;
    sc_signal< sc_logic > output_data_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_data_out;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_user_V_1_sel;
    sc_signal< sc_logic > output_data_V_user_V_1_load_A;
    sc_signal< sc_logic > output_data_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_user_V_1_state;
    sc_signal< sc_logic > output_data_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_data_out;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_last_V_1_sel;
    sc_signal< sc_logic > output_data_V_last_V_1_load_A;
    sc_signal< sc_logic > output_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_last_V_1_state;
    sc_signal< sc_logic > output_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_data_out;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_id_V_1_sel;
    sc_signal< sc_logic > output_data_V_id_V_1_load_A;
    sc_signal< sc_logic > output_data_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_id_V_1_state;
    sc_signal< sc_logic > output_data_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_A;
    sc_signal< sc_logic > output_data_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_dest_V_1_state;
    sc_signal< sc_logic > output_data_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<16> > Padding2D_0_width;
    sc_signal< sc_lv<10> > Padding2D_0_array_address0;
    sc_signal< sc_logic > Padding2D_0_array_ce0;
    sc_signal< sc_logic > Padding2D_0_array_we0;
    sc_signal< sc_lv<16> > Padding2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_0_depth;
    sc_signal< sc_lv<16> > Padding2D_0_height;
    sc_signal< sc_lv<16> > Conv2D_0_depth;
    sc_signal< sc_lv<16> > Conv2D_0_height;
    sc_signal< sc_lv<16> > Conv2D_0_width;
    sc_signal< sc_lv<14> > Conv2D_0_array_address0;
    sc_signal< sc_logic > Conv2D_0_array_ce0;
    sc_signal< sc_logic > Conv2D_0_array_we0;
    sc_signal< sc_lv<16> > Conv2D_0_array_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_0_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_0_width;
    sc_signal< sc_lv<12> > MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_1_height;
    sc_signal< sc_lv<16> > Padding2D_1_width;
    sc_signal< sc_lv<12> > Padding2D_1_array_address0;
    sc_signal< sc_logic > Padding2D_1_array_ce0;
    sc_signal< sc_logic > Padding2D_1_array_we0;
    sc_signal< sc_lv<16> > Padding2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_1_depth;
    sc_signal< sc_lv<16> > Conv2D_1_depth;
    sc_signal< sc_lv<16> > Conv2D_1_height;
    sc_signal< sc_lv<16> > Conv2D_1_width;
    sc_signal< sc_lv<11> > Conv2D_1_array_address0;
    sc_signal< sc_logic > Conv2D_1_array_ce0;
    sc_signal< sc_logic > Conv2D_1_array_we0;
    sc_signal< sc_lv<16> > Conv2D_1_array_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_1_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_1_width;
    sc_signal< sc_lv<9> > MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_2_height;
    sc_signal< sc_lv<16> > Padding2D_2_width;
    sc_signal< sc_lv<10> > Padding2D_2_array_address0;
    sc_signal< sc_logic > Padding2D_2_array_ce0;
    sc_signal< sc_logic > Padding2D_2_array_we0;
    sc_signal< sc_lv<16> > Padding2D_2_array_q0;
    sc_signal< sc_lv<16> > Padding2D_2_depth;
    sc_signal< sc_lv<16> > Conv2D_2_depth;
    sc_signal< sc_lv<16> > Conv2D_2_height;
    sc_signal< sc_lv<16> > Conv2D_2_width;
    sc_signal< sc_lv<9> > Conv2D_2_array_address0;
    sc_signal< sc_logic > Conv2D_2_array_ce0;
    sc_signal< sc_logic > Conv2D_2_array_we0;
    sc_signal< sc_lv<16> > Conv2D_2_array_q0;
    sc_signal< sc_lv<16> > UpSampling2D_0_depth;
    sc_signal< sc_lv<16> > UpSampling2D_0_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_0_width;
    sc_signal< sc_lv<11> > UpSampling2D_0_array_address0;
    sc_signal< sc_logic > UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_3_height;
    sc_signal< sc_lv<16> > Padding2D_3_width;
    sc_signal< sc_lv<11> > Padding2D_3_array_address0;
    sc_signal< sc_logic > Padding2D_3_array_ce0;
    sc_signal< sc_logic > Padding2D_3_array_we0;
    sc_signal< sc_lv<16> > Padding2D_3_array_q0;
    sc_signal< sc_lv<16> > Padding2D_3_depth;
    sc_signal< sc_lv<16> > Conv2D_3_depth;
    sc_signal< sc_lv<16> > Conv2D_3_height;
    sc_signal< sc_lv<16> > Conv2D_3_width;
    sc_signal< sc_lv<12> > Conv2D_3_array_address0;
    sc_signal< sc_logic > Conv2D_3_array_ce0;
    sc_signal< sc_logic > Conv2D_3_array_we0;
    sc_signal< sc_lv<16> > Conv2D_3_array_q0;
    sc_signal< sc_lv<16> > UpSampling2D_1_depth;
    sc_signal< sc_lv<16> > UpSampling2D_1_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_1_width;
    sc_signal< sc_lv<14> > UpSampling2D_1_array_address0;
    sc_signal< sc_logic > UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_4_height;
    sc_signal< sc_lv<16> > Padding2D_4_width;
    sc_signal< sc_lv<14> > Padding2D_4_array_address0;
    sc_signal< sc_logic > Padding2D_4_array_ce0;
    sc_signal< sc_logic > Padding2D_4_array_we0;
    sc_signal< sc_lv<16> > Padding2D_4_array_q0;
    sc_signal< sc_lv<16> > Padding2D_4_depth;
    sc_signal< sc_lv<16> > Conv2D_4_depth;
    sc_signal< sc_lv<16> > Conv2D_4_height;
    sc_signal< sc_lv<16> > Conv2D_4_width;
    sc_signal< sc_lv<10> > Conv2D_4_array_address0;
    sc_signal< sc_logic > Conv2D_4_array_ce0;
    sc_signal< sc_logic > Conv2D_4_array_we0;
    sc_signal< sc_lv<16> > Conv2D_4_array_q0;
    sc_signal< sc_logic > input_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_1091_p2;
    sc_signal< sc_logic > output_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<16> > reg_875;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond2_fu_1049_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > reg_881;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<16> > reg_887;
    sc_signal< sc_lv<16> > reg_893;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > reg_899;
    sc_signal< sc_lv<16> > reg_905;
    sc_signal< sc_lv<16> > reg_911;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<16> > reg_917;
    sc_signal< sc_lv<16> > reg_923;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<16> > reg_929;
    sc_signal< sc_lv<16> > reg_935;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<16> > reg_941;
    sc_signal< sc_lv<16> > reg_947;
    sc_signal< sc_lv<16> > reg_953;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > reg_959;
    sc_signal< sc_lv<16> > reg_965;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<16> > reg_971;
    sc_signal< sc_lv<16> > reg_977;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<16> > reg_983;
    sc_signal< sc_lv<16> > reg_989;
    sc_signal< sc_lv<16> > reg_995;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<16> > reg_1001;
    sc_signal< sc_lv<16> > reg_1007;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<16> > reg_1013;
    sc_signal< sc_lv<16> > reg_1019;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<16> > reg_1025;
    sc_signal< sc_lv<16> > reg_1031;
    sc_signal< sc_lv<16> > reg_1037;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<16> > reg_1043;
    sc_signal< sc_lv<5> > height_2_fu_1055_p2;
    sc_signal< sc_lv<5> > height_2_reg_1449;
    sc_signal< sc_lv<11> > tmp_3_fu_1085_p2;
    sc_signal< sc_lv<11> > tmp_3_reg_1454;
    sc_signal< sc_lv<5> > width_4_fu_1097_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<32> > depth_fu_1206_p2;
    sc_signal< sc_lv<32> > depth_reg_1535;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<38> > tmp_6_fu_1236_p2;
    sc_signal< sc_lv<38> > tmp_6_reg_1540;
    sc_signal< sc_lv<1> > tmp_55_fu_1200_p2;
    sc_signal< sc_lv<32> > height_3_fu_1252_p2;
    sc_signal< sc_lv<32> > height_3_reg_1548;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<11> > tmp_11_fu_1291_p2;
    sc_signal< sc_lv<11> > tmp_11_reg_1553;
    sc_signal< sc_lv<1> > tmp_59_fu_1246_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_1321_p2;
    sc_signal< sc_lv<11> > tmp_14_reg_1558;
    sc_signal< sc_lv<17> > tmp_62_cast_fu_1331_p1;
    sc_signal< sc_lv<17> > tmp_62_cast_reg_1563;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<32> > width_5_fu_1341_p2;
    sc_signal< sc_lv<32> > width_5_reg_1571;
    sc_signal< sc_lv<1> > tmp_61_fu_1335_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_1361_p2;
    sc_signal< sc_lv<11> > tmp_16_reg_1581;
    sc_signal< sc_lv<1> > tmp_user_V_fu_1378_p2;
    sc_signal< sc_lv<1> > tmp_user_V_reg_1586;
    sc_signal< sc_lv<1> > tmp_64_fu_1398_p2;
    sc_signal< sc_lv<1> > tmp_64_reg_1591;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<16> > tmp_data_V_1_reg_1615;
    sc_signal< sc_lv<2> > out_0_keep_V_q0;
    sc_signal< sc_lv<2> > out_0_strb_V_q0;
    sc_signal< sc_lv<1> > out_0_id_V_q0;
    sc_signal< sc_lv<1> > out_0_dest_V_q0;
    sc_signal< sc_lv<10> > input_0_array_0_address0;
    sc_signal< sc_logic > input_0_array_0_ce0;
    sc_signal< sc_logic > input_0_array_0_we0;
    sc_signal< sc_lv<16> > input_0_array_0_q0;
    sc_signal< sc_lv<10> > out_0_keep_V_address0;
    sc_signal< sc_logic > out_0_keep_V_ce0;
    sc_signal< sc_logic > out_0_keep_V_we0;
    sc_signal< sc_lv<10> > out_0_strb_V_address0;
    sc_signal< sc_logic > out_0_strb_V_ce0;
    sc_signal< sc_logic > out_0_strb_V_we0;
    sc_signal< sc_lv<10> > out_0_id_V_address0;
    sc_signal< sc_logic > out_0_id_V_ce0;
    sc_signal< sc_logic > out_0_id_V_we0;
    sc_signal< sc_lv<10> > out_0_dest_V_address0;
    sc_signal< sc_logic > out_0_dest_V_ce0;
    sc_signal< sc_logic > out_0_dest_V_we0;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_ap_start;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_ap_done;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_ap_idle;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_ap_ready;
    sc_signal< sc_lv<12> > grp_conv2d_fix16_228_fu_486_output_r_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_output_r_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_output_r_we0;
    sc_signal< sc_lv<16> > grp_conv2d_fix16_228_fu_486_output_r_d0;
    sc_signal< sc_lv<11> > grp_conv2d_fix16_228_fu_486_Padding2D_3_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_Padding2D_3_array_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_ap_start;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_ap_done;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_ap_idle;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_ap_ready;
    sc_signal< sc_lv<14> > grp_conv2d_fix16_1_fu_504_output_r_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_output_r_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_output_r_we0;
    sc_signal< sc_lv<16> > grp_conv2d_fix16_1_fu_504_output_r_d0;
    sc_signal< sc_lv<10> > grp_conv2d_fix16_1_fu_504_Padding2D_0_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_Padding2D_0_array_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_ap_start;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_ap_done;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_ap_idle;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_ap_ready;
    sc_signal< sc_lv<11> > grp_conv2d_fix16_2_fu_522_Conv2D_1_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_Conv2D_1_array_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_Conv2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_conv2d_fix16_2_fu_522_Conv2D_1_array_d0;
    sc_signal< sc_lv<12> > grp_conv2d_fix16_2_fu_522_Padding2D_1_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_Padding2D_1_array_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_ap_start;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_ap_done;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_ap_idle;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_ap_ready;
    sc_signal< sc_lv<9> > grp_conv2d_fix16_3_fu_540_output_r_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_output_r_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_output_r_we0;
    sc_signal< sc_lv<16> > grp_conv2d_fix16_3_fu_540_output_r_d0;
    sc_signal< sc_lv<10> > grp_conv2d_fix16_3_fu_540_Padding2D_2_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_Padding2D_2_array_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_ap_start;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_ap_done;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_ap_idle;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_ap_ready;
    sc_signal< sc_lv<10> > grp_conv2d_fix16_fu_558_output_r_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_output_r_ce0;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_output_r_we0;
    sc_signal< sc_lv<16> > grp_conv2d_fix16_fu_558_output_r_d0;
    sc_signal< sc_lv<14> > grp_conv2d_fix16_fu_558_Padding2D_4_array_address0;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_Padding2D_4_array_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_ap_ready;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_574_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_input_r_ce0;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_574_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_574_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_ap_ready;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_587_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_input_r_ce0;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_587_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_3_fu_587_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_ap_ready;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_600_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_input_r_ce0;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_600_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_1_fu_600_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_ap_ready;
    sc_signal< sc_lv<9> > grp_padding2d_fix16_2_fu_613_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_input_r_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_2_fu_613_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_2_fu_613_output_r_d0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_ap_ready;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_Conv2D_0_array_ce0;
    sc_signal< sc_lv<12> > grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_1_fu_626_MaxPooling2D_0_array_d0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pooling2d_fix16_fu_639_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_input_r_ce0;
    sc_signal< sc_lv<9> > grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_fu_639_MaxPooling2D_1_array_d0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_ap_ready;
    sc_signal< sc_lv<12> > grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_Conv2D_3_array_ce0;
    sc_signal< sc_lv<14> > grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_fu_652_UpSampling2D_1_array_d0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_ap_ready;
    sc_signal< sc_lv<9> > grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_Conv2D_2_array_ce0;
    sc_signal< sc_lv<11> > grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_1_fu_665_UpSampling2D_0_array_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_ap_ready;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_678_input_0_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_input_0_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_678_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_4_fu_678_output_r_d0;
    sc_signal< sc_lv<5> > height_reg_412;
    sc_signal< sc_lv<5> > width_reg_423;
    sc_signal< sc_lv<32> > depth7_reg_434;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > height8_reg_446;
    sc_signal< sc_lv<32> > width9_reg_458;
    sc_signal< sc_lv<1> > tmp_last_V_reg_470;
    sc_signal< sc_lv<1> > tmp_68_fu_1440_p2;
    sc_signal< sc_lv<1> > tmp_66_fu_1425_p2;
    sc_signal< sc_logic > grp_conv2d_fix16_228_fu_486_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > grp_conv2d_fix16_1_fu_504_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_conv2d_fix16_2_fu_522_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv2d_fix16_3_fu_540_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_conv2d_fix16_fu_558_ap_start_reg;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_574_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_587_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_600_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_613_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_626_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_639_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_652_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_665_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_678_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_7_cast_fu_1137_p1;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_1356_p1;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_1404_p1;
    sc_signal< sc_lv<10> > tmp_1_fu_1061_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_1073_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_1069_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_1081_p1;
    sc_signal< sc_lv<11> > tmp_61_cast_fu_1128_p1;
    sc_signal< sc_lv<11> > tmp_7_fu_1132_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_1196_p1;
    sc_signal< sc_lv<37> > tmp_4_fu_1212_p3;
    sc_signal< sc_lv<34> > tmp_5_fu_1224_p3;
    sc_signal< sc_lv<38> > p_shl2_cast_fu_1220_p1;
    sc_signal< sc_lv<38> > p_shl3_cast_fu_1232_p1;
    sc_signal< sc_lv<32> > tmp_58_fu_1242_p1;
    sc_signal< sc_lv<38> > tmp_60_cast_fu_1258_p1;
    sc_signal< sc_lv<38> > tmp_8_fu_1262_p2;
    sc_signal< sc_lv<6> > tmp_9_fu_1267_p1;
    sc_signal< sc_lv<9> > tmp_10_fu_1279_p1;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_1271_p3;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_1283_p3;
    sc_signal< sc_lv<6> > tmp_12_fu_1297_p1;
    sc_signal< sc_lv<9> > tmp_13_fu_1309_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_1301_p3;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_1313_p3;
    sc_signal< sc_lv<32> > tmp_60_fu_1327_p1;
    sc_signal< sc_lv<11> > tmp_17_fu_1347_p1;
    sc_signal< sc_lv<11> > tmp_15_fu_1351_p2;
    sc_signal< sc_lv<32> > tmp_fu_1366_p2;
    sc_signal< sc_lv<32> > tmp_62_fu_1372_p2;
    sc_signal< sc_lv<17> > tmp_67_cast_fu_1384_p1;
    sc_signal< sc_lv<17> > tmp_63_fu_1388_p2;
    sc_signal< sc_lv<32> > tmp_68_cast_fu_1394_p1;
    sc_signal< sc_lv<17> > tmp_70_cast_fu_1411_p1;
    sc_signal< sc_lv<17> > tmp_65_fu_1415_p2;
    sc_signal< sc_lv<32> > tmp_71_cast_fu_1421_p1;
    sc_signal< sc_lv<17> > tmp_67_fu_1431_p2;
    sc_signal< sc_lv<32> > tmp_73_cast_fu_1436_p1;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_state37;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_condition_1706;
    sc_signal< bool > ap_condition_1712;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_state2;
    static const sc_lv<37> ap_ST_fsm_state3;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_state5;
    static const sc_lv<37> ap_ST_fsm_state6;
    static const sc_lv<37> ap_ST_fsm_state7;
    static const sc_lv<37> ap_ST_fsm_state8;
    static const sc_lv<37> ap_ST_fsm_state9;
    static const sc_lv<37> ap_ST_fsm_state10;
    static const sc_lv<37> ap_ST_fsm_state11;
    static const sc_lv<37> ap_ST_fsm_state12;
    static const sc_lv<37> ap_ST_fsm_state13;
    static const sc_lv<37> ap_ST_fsm_state14;
    static const sc_lv<37> ap_ST_fsm_state15;
    static const sc_lv<37> ap_ST_fsm_state16;
    static const sc_lv<37> ap_ST_fsm_state17;
    static const sc_lv<37> ap_ST_fsm_state18;
    static const sc_lv<37> ap_ST_fsm_state19;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_state27;
    static const sc_lv<37> ap_ST_fsm_state28;
    static const sc_lv<37> ap_ST_fsm_state29;
    static const sc_lv<37> ap_ST_fsm_state30;
    static const sc_lv<37> ap_ST_fsm_state31;
    static const sc_lv<37> ap_ST_fsm_state32;
    static const sc_lv<37> ap_ST_fsm_state33;
    static const sc_lv<37> ap_ST_fsm_state34;
    static const sc_lv<37> ap_ST_fsm_state35;
    static const sc_lv<37> ap_ST_fsm_state36;
    static const sc_lv<37> ap_ST_fsm_state37;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<32> ap_const_lv32_24;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Conv2D_0_array_address0();
    void thread_Conv2D_0_array_ce0();
    void thread_Conv2D_0_array_we0();
    void thread_Conv2D_1_array_address0();
    void thread_Conv2D_1_array_ce0();
    void thread_Conv2D_1_array_we0();
    void thread_Conv2D_2_array_address0();
    void thread_Conv2D_2_array_ce0();
    void thread_Conv2D_2_array_we0();
    void thread_Conv2D_3_array_address0();
    void thread_Conv2D_3_array_ce0();
    void thread_Conv2D_3_array_we0();
    void thread_Conv2D_4_array_address0();
    void thread_Conv2D_4_array_ce0();
    void thread_Conv2D_4_array_we0();
    void thread_MaxPooling2D_0_array_address0();
    void thread_MaxPooling2D_0_array_ce0();
    void thread_MaxPooling2D_0_array_we0();
    void thread_MaxPooling2D_1_array_address0();
    void thread_MaxPooling2D_1_array_ce0();
    void thread_MaxPooling2D_1_array_we0();
    void thread_Padding2D_0_array_address0();
    void thread_Padding2D_0_array_ce0();
    void thread_Padding2D_0_array_we0();
    void thread_Padding2D_1_array_address0();
    void thread_Padding2D_1_array_ce0();
    void thread_Padding2D_1_array_we0();
    void thread_Padding2D_2_array_address0();
    void thread_Padding2D_2_array_ce0();
    void thread_Padding2D_2_array_we0();
    void thread_Padding2D_3_array_address0();
    void thread_Padding2D_3_array_ce0();
    void thread_Padding2D_3_array_we0();
    void thread_Padding2D_4_array_address0();
    void thread_Padding2D_4_array_ce0();
    void thread_Padding2D_4_array_we0();
    void thread_UpSampling2D_0_array_address0();
    void thread_UpSampling2D_0_array_ce0();
    void thread_UpSampling2D_0_array_we0();
    void thread_UpSampling2D_1_array_address0();
    void thread_UpSampling2D_1_array_ce0();
    void thread_UpSampling2D_1_array_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3();
    void thread_ap_block_state37();
    void thread_ap_condition_1706();
    void thread_ap_condition_1712();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_depth_fu_1206_p2();
    void thread_exitcond2_fu_1049_p2();
    void thread_exitcond_fu_1091_p2();
    void thread_grp_conv2d_fix16_1_fu_504_ap_start();
    void thread_grp_conv2d_fix16_228_fu_486_ap_start();
    void thread_grp_conv2d_fix16_2_fu_522_ap_start();
    void thread_grp_conv2d_fix16_3_fu_540_ap_start();
    void thread_grp_conv2d_fix16_fu_558_ap_start();
    void thread_grp_max_pooling2d_fix16_1_fu_626_ap_start();
    void thread_grp_max_pooling2d_fix16_fu_639_ap_start();
    void thread_grp_padding2d_fix16_1_fu_600_ap_start();
    void thread_grp_padding2d_fix16_2_fu_613_ap_start();
    void thread_grp_padding2d_fix16_3_fu_587_ap_start();
    void thread_grp_padding2d_fix16_4_fu_678_ap_start();
    void thread_grp_padding2d_fix16_fu_574_ap_start();
    void thread_grp_up_sampling2d_fix16_1_fu_665_ap_start();
    void thread_grp_up_sampling2d_fix16_fu_652_ap_start();
    void thread_height_2_fu_1055_p2();
    void thread_height_3_fu_1252_p2();
    void thread_input_0_array_0_address0();
    void thread_input_0_array_0_ce0();
    void thread_input_0_array_0_we0();
    void thread_input_data_TDATA_blk_n();
    void thread_input_data_TREADY();
    void thread_input_data_V_data_V_0_ack_in();
    void thread_input_data_V_data_V_0_ack_out();
    void thread_input_data_V_data_V_0_data_out();
    void thread_input_data_V_data_V_0_load_A();
    void thread_input_data_V_data_V_0_load_B();
    void thread_input_data_V_data_V_0_sel();
    void thread_input_data_V_data_V_0_state_cmp_full();
    void thread_input_data_V_data_V_0_vld_in();
    void thread_input_data_V_data_V_0_vld_out();
    void thread_input_data_V_dest_V_0_ack_in();
    void thread_input_data_V_dest_V_0_ack_out();
    void thread_input_data_V_dest_V_0_data_out();
    void thread_input_data_V_dest_V_0_load_A();
    void thread_input_data_V_dest_V_0_load_B();
    void thread_input_data_V_dest_V_0_sel();
    void thread_input_data_V_dest_V_0_state_cmp_full();
    void thread_input_data_V_dest_V_0_vld_in();
    void thread_input_data_V_dest_V_0_vld_out();
    void thread_input_data_V_id_V_0_ack_in();
    void thread_input_data_V_id_V_0_ack_out();
    void thread_input_data_V_id_V_0_data_out();
    void thread_input_data_V_id_V_0_load_A();
    void thread_input_data_V_id_V_0_load_B();
    void thread_input_data_V_id_V_0_sel();
    void thread_input_data_V_id_V_0_state_cmp_full();
    void thread_input_data_V_id_V_0_vld_in();
    void thread_input_data_V_id_V_0_vld_out();
    void thread_input_data_V_keep_V_0_ack_in();
    void thread_input_data_V_keep_V_0_ack_out();
    void thread_input_data_V_keep_V_0_data_out();
    void thread_input_data_V_keep_V_0_load_A();
    void thread_input_data_V_keep_V_0_load_B();
    void thread_input_data_V_keep_V_0_sel();
    void thread_input_data_V_keep_V_0_state_cmp_full();
    void thread_input_data_V_keep_V_0_vld_in();
    void thread_input_data_V_keep_V_0_vld_out();
    void thread_input_data_V_strb_V_0_ack_in();
    void thread_input_data_V_strb_V_0_ack_out();
    void thread_input_data_V_strb_V_0_data_out();
    void thread_input_data_V_strb_V_0_load_A();
    void thread_input_data_V_strb_V_0_load_B();
    void thread_input_data_V_strb_V_0_sel();
    void thread_input_data_V_strb_V_0_state_cmp_full();
    void thread_input_data_V_strb_V_0_vld_in();
    void thread_input_data_V_strb_V_0_vld_out();
    void thread_out_0_dest_V_address0();
    void thread_out_0_dest_V_ce0();
    void thread_out_0_dest_V_we0();
    void thread_out_0_id_V_address0();
    void thread_out_0_id_V_ce0();
    void thread_out_0_id_V_we0();
    void thread_out_0_keep_V_address0();
    void thread_out_0_keep_V_ce0();
    void thread_out_0_keep_V_we0();
    void thread_out_0_strb_V_address0();
    void thread_out_0_strb_V_ce0();
    void thread_out_0_strb_V_we0();
    void thread_output_data_TDATA();
    void thread_output_data_TDATA_blk_n();
    void thread_output_data_TDEST();
    void thread_output_data_TID();
    void thread_output_data_TKEEP();
    void thread_output_data_TLAST();
    void thread_output_data_TSTRB();
    void thread_output_data_TUSER();
    void thread_output_data_TVALID();
    void thread_output_data_V_data_V_1_ack_in();
    void thread_output_data_V_data_V_1_ack_out();
    void thread_output_data_V_data_V_1_data_out();
    void thread_output_data_V_data_V_1_load_A();
    void thread_output_data_V_data_V_1_load_B();
    void thread_output_data_V_data_V_1_sel();
    void thread_output_data_V_data_V_1_state_cmp_full();
    void thread_output_data_V_data_V_1_vld_in();
    void thread_output_data_V_data_V_1_vld_out();
    void thread_output_data_V_dest_V_1_ack_in();
    void thread_output_data_V_dest_V_1_ack_out();
    void thread_output_data_V_dest_V_1_data_out();
    void thread_output_data_V_dest_V_1_load_A();
    void thread_output_data_V_dest_V_1_load_B();
    void thread_output_data_V_dest_V_1_sel();
    void thread_output_data_V_dest_V_1_state_cmp_full();
    void thread_output_data_V_dest_V_1_vld_in();
    void thread_output_data_V_dest_V_1_vld_out();
    void thread_output_data_V_id_V_1_ack_in();
    void thread_output_data_V_id_V_1_ack_out();
    void thread_output_data_V_id_V_1_data_out();
    void thread_output_data_V_id_V_1_load_A();
    void thread_output_data_V_id_V_1_load_B();
    void thread_output_data_V_id_V_1_sel();
    void thread_output_data_V_id_V_1_state_cmp_full();
    void thread_output_data_V_id_V_1_vld_in();
    void thread_output_data_V_id_V_1_vld_out();
    void thread_output_data_V_keep_V_1_ack_in();
    void thread_output_data_V_keep_V_1_ack_out();
    void thread_output_data_V_keep_V_1_data_out();
    void thread_output_data_V_keep_V_1_load_A();
    void thread_output_data_V_keep_V_1_load_B();
    void thread_output_data_V_keep_V_1_sel();
    void thread_output_data_V_keep_V_1_state_cmp_full();
    void thread_output_data_V_keep_V_1_vld_in();
    void thread_output_data_V_keep_V_1_vld_out();
    void thread_output_data_V_last_V_1_ack_in();
    void thread_output_data_V_last_V_1_ack_out();
    void thread_output_data_V_last_V_1_data_out();
    void thread_output_data_V_last_V_1_load_A();
    void thread_output_data_V_last_V_1_load_B();
    void thread_output_data_V_last_V_1_sel();
    void thread_output_data_V_last_V_1_state_cmp_full();
    void thread_output_data_V_last_V_1_vld_in();
    void thread_output_data_V_last_V_1_vld_out();
    void thread_output_data_V_strb_V_1_ack_in();
    void thread_output_data_V_strb_V_1_ack_out();
    void thread_output_data_V_strb_V_1_data_out();
    void thread_output_data_V_strb_V_1_load_A();
    void thread_output_data_V_strb_V_1_load_B();
    void thread_output_data_V_strb_V_1_sel();
    void thread_output_data_V_strb_V_1_state_cmp_full();
    void thread_output_data_V_strb_V_1_vld_in();
    void thread_output_data_V_strb_V_1_vld_out();
    void thread_output_data_V_user_V_1_ack_in();
    void thread_output_data_V_user_V_1_ack_out();
    void thread_output_data_V_user_V_1_data_out();
    void thread_output_data_V_user_V_1_load_A();
    void thread_output_data_V_user_V_1_load_B();
    void thread_output_data_V_user_V_1_sel();
    void thread_output_data_V_user_V_1_state_cmp_full();
    void thread_output_data_V_user_V_1_vld_in();
    void thread_output_data_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_1081_p1();
    void thread_p_shl2_cast_fu_1220_p1();
    void thread_p_shl3_cast_fu_1232_p1();
    void thread_p_shl4_cast_fu_1301_p3();
    void thread_p_shl5_cast_fu_1313_p3();
    void thread_p_shl6_cast_fu_1271_p3();
    void thread_p_shl7_cast_fu_1283_p3();
    void thread_p_shl_cast_fu_1069_p1();
    void thread_tmp_10_fu_1279_p1();
    void thread_tmp_11_fu_1291_p2();
    void thread_tmp_12_fu_1297_p1();
    void thread_tmp_13_fu_1309_p1();
    void thread_tmp_14_fu_1321_p2();
    void thread_tmp_15_cast_fu_1356_p1();
    void thread_tmp_15_fu_1351_p2();
    void thread_tmp_16_cast_fu_1404_p1();
    void thread_tmp_16_fu_1361_p2();
    void thread_tmp_17_fu_1347_p1();
    void thread_tmp_1_fu_1061_p3();
    void thread_tmp_2_fu_1073_p3();
    void thread_tmp_3_fu_1085_p2();
    void thread_tmp_4_fu_1212_p3();
    void thread_tmp_55_fu_1200_p2();
    void thread_tmp_58_fu_1242_p1();
    void thread_tmp_59_fu_1246_p2();
    void thread_tmp_5_fu_1224_p3();
    void thread_tmp_60_cast_fu_1258_p1();
    void thread_tmp_60_fu_1327_p1();
    void thread_tmp_61_cast_fu_1128_p1();
    void thread_tmp_61_fu_1335_p2();
    void thread_tmp_62_cast_fu_1331_p1();
    void thread_tmp_62_fu_1372_p2();
    void thread_tmp_63_fu_1388_p2();
    void thread_tmp_64_fu_1398_p2();
    void thread_tmp_65_fu_1415_p2();
    void thread_tmp_66_fu_1425_p2();
    void thread_tmp_67_cast_fu_1384_p1();
    void thread_tmp_67_fu_1431_p2();
    void thread_tmp_68_cast_fu_1394_p1();
    void thread_tmp_68_fu_1440_p2();
    void thread_tmp_6_fu_1236_p2();
    void thread_tmp_70_cast_fu_1411_p1();
    void thread_tmp_71_cast_fu_1421_p1();
    void thread_tmp_73_cast_fu_1436_p1();
    void thread_tmp_7_cast_fu_1137_p1();
    void thread_tmp_7_fu_1132_p2();
    void thread_tmp_8_fu_1262_p2();
    void thread_tmp_9_fu_1267_p1();
    void thread_tmp_fu_1366_p2();
    void thread_tmp_s_fu_1196_p1();
    void thread_tmp_user_V_fu_1378_p2();
    void thread_width_4_fu_1097_p2();
    void thread_width_5_fu_1341_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
