INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/class_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module class_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_and_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clause_and_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clause_class_decoding
INFO: [VRFC 10-2458] undeclared symbol clause_change, assumed default net type wire [D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_class_decoding.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/clause_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clause_class_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/include_only_inference.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module include_only_inference
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/literal_generation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module literal_generation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/summation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module summation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/tsetlin_multiple_images_inference/tsetlin_multiple_images_inference.srcs/sources_1/imports/Vivado Projects/inference_bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inference_bram_interface
