$date
	Mon Jun 16 22:36:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_timer $end
$var wire 32 ! timer_seconds [31:0] $end
$var wire 32 " timer [31:0] $end
$var parameter 2 # GREEN $end
$var parameter 2 $ RED $end
$var parameter 32 % SIM_GREEN_TIME $end
$var parameter 32 & SIM_ONE_SECOND $end
$var parameter 32 ' SIM_RED_TIME $end
$var parameter 32 ( SIM_YELLOW_TIME $end
$var parameter 2 ) YELLOW $end
$var reg 1 * clk $end
$var reg 2 + current_state [1:0] $end
$var reg 1 , en $end
$var reg 1 - rst_n $end
$scope module uut $end
$var wire 1 * clk $end
$var wire 2 . current_state [1:0] $end
$var wire 1 , load $end
$var wire 1 - rst_n $end
$var parameter 2 / GREEN $end
$var parameter 32 0 GREEN_TIME $end
$var parameter 32 1 ONE_SECOND $end
$var parameter 2 2 RED $end
$var parameter 32 3 RED_TIME $end
$var parameter 2 4 YELLOW $end
$var parameter 32 5 YELLOW_TIME $end
$var reg 32 6 load_value [31:0] $end
$var reg 32 7 timer [31:0] $end
$var reg 1 8 zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 5
b1 4
b10010 3
b10 2
b1 1
b1111 0
b0 /
b1 )
b11 (
b10010 '
b1 &
b1111 %
b10 $
b0 #
$end
#0
$dumpvars
08
b1111 7
b1111 6
b0 .
0-
0,
b0 +
0*
b1111 "
b1111 !
$end
#50
1*
#100
0*
1-
#150
b1110 !
b1110 "
b1110 7
1*
#200
0*
1,
#250
b1111 !
b1111 "
b1111 7
1*
#300
0*
0,
#350
b1110 !
b1110 "
b1110 7
1*
#400
0*
#450
b1101 !
b1101 "
b1101 7
1*
#500
0*
#550
b1100 !
b1100 "
b1100 7
1*
#600
0*
#650
b1011 !
b1011 "
b1011 7
1*
#700
0*
#750
b1010 !
b1010 "
b1010 7
1*
#800
0*
#850
b1001 !
b1001 "
b1001 7
1*
#900
0*
#950
b1000 !
b1000 "
b1000 7
1*
#1000
0*
#1050
b111 !
b111 "
b111 7
1*
#1100
0*
#1150
b110 !
b110 "
b110 7
1*
#1200
0*
#1250
b101 !
b101 "
b101 7
1*
#1300
0*
#1350
b100 !
b100 "
b100 7
1*
#1400
0*
#1450
b11 !
b11 "
b11 7
1*
#1500
0*
#1550
b10 !
b10 "
b10 7
1*
#1600
0*
#1650
b1 !
b1 "
b1 7
1*
#1700
0*
#1750
b0 !
b0 "
b0 7
1*
#1800
0*
#1850
18
b11 !
b11 "
b11 7
b11 6
1*
1,
b1 +
b1 .
#1900
0*
#1950
b10 !
b10 "
b10 7
08
1*
0,
#2000
0*
#2050
b1 !
b1 "
b1 7
1*
#2100
0*
#2150
b0 !
b0 "
b0 7
1*
#2200
0*
#2250
18
b10010 !
b10010 "
b10010 7
b10010 6
1*
1,
b10 +
b10 .
#2300
0*
#2350
b10001 !
b10001 "
b10001 7
08
1*
0,
#2400
0*
#2450
b10000 !
b10000 "
b10000 7
1*
#2500
0*
#2550
b1111 !
b1111 "
b1111 7
1*
#2600
0*
#2650
b1110 !
b1110 "
b1110 7
1*
#2700
0*
#2750
b1101 !
b1101 "
b1101 7
1*
#2800
0*
#2850
b1100 !
b1100 "
b1100 7
1*
#2900
0*
#2950
b1011 !
b1011 "
b1011 7
1*
#3000
0*
#3050
b1010 !
b1010 "
b1010 7
1*
#3100
0*
#3150
b1001 !
b1001 "
b1001 7
1*
#3200
0*
#3250
b1000 !
b1000 "
b1000 7
1*
#3300
0*
#3350
b111 !
b111 "
b111 7
1*
#3400
0*
#3450
b110 !
b110 "
b110 7
1*
#3500
0*
#3550
b101 !
b101 "
b101 7
1*
#3600
0*
#3650
b100 !
b100 "
b100 7
1*
#3700
0*
#3750
b11 !
b11 "
b11 7
1*
#3800
0*
#3850
b10 !
b10 "
b10 7
1*
#3900
0*
#3950
b1 !
b1 "
b1 7
1*
#4000
0*
#4050
b0 !
b0 "
b0 7
1*
#4100
0*
#4150
b1111 !
b1111 "
b1111 7
18
b1111 6
1*
1,
b0 +
b0 .
#4200
0*
#4250
08
b1110 !
b1110 "
b1110 7
1*
0,
#4300
0*
#4350
b1101 !
b1101 "
b1101 7
1*
#4400
0*
#4450
b1100 !
b1100 "
b1100 7
1*
#4500
0*
#4550
b1011 !
b1011 "
b1011 7
1*
#4600
0*
#4650
b1010 !
b1010 "
b1010 7
1*
#4700
0*
#4750
b1001 !
b1001 "
b1001 7
1*
