-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    sub47 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln101_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 : OUT STD_LOGIC;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of SMM_CIF_0_3_SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv16_C800 : STD_LOGIC_VECTOR (15 downto 0) := "1100100000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln104_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op40_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal or_ln108_reg_841 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln104_fu_635_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln104_reg_817 : STD_LOGIC_VECTOR (5 downto 0);
    signal cmp45_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp45_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_659_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_fu_663_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln105_reg_832 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_837 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_stream_a_read_reg_845 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln110_fu_694_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_850 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_fu_725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_172 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln105_fu_698_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_2_fu_176 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal select_ln104_1_fu_627_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_fu_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln104_1_fu_595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln105_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_607_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln104_fu_639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_619_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln108_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_719_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln112_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_777 : BOOLEAN;
    signal ap_condition_780 : BOOLEAN;
    signal ap_condition_783 : BOOLEAN;
    signal ap_condition_786 : BOOLEAN;
    signal ap_condition_789 : BOOLEAN;
    signal ap_condition_792 : BOOLEAN;
    signal ap_condition_795 : BOOLEAN;
    signal ap_condition_798 : BOOLEAN;
    signal ap_condition_801 : BOOLEAN;
    signal ap_condition_804 : BOOLEAN;
    signal ap_condition_808 : BOOLEAN;
    signal ap_condition_811 : BOOLEAN;
    signal ap_condition_814 : BOOLEAN;
    signal ap_condition_817 : BOOLEAN;
    signal ap_condition_820 : BOOLEAN;
    signal ap_condition_823 : BOOLEAN;
    signal ap_condition_826 : BOOLEAN;
    signal ap_condition_829 : BOOLEAN;
    signal ap_condition_832 : BOOLEAN;
    signal ap_condition_835 : BOOLEAN;
    signal ap_condition_838 : BOOLEAN;
    signal ap_condition_841 : BOOLEAN;
    signal ap_condition_844 : BOOLEAN;
    signal ap_condition_847 : BOOLEAN;
    signal ap_condition_631 : BOOLEAN;
    signal ap_condition_648 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component SMM_CIF_0_3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component SMM_CIF_0_3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_176 <= ap_const_lv7_0;
                elsif (((icmp_ln104_fu_589_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_2_fu_176 <= select_ln104_1_fu_627_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_180 <= ap_const_lv16_0;
                elsif (((icmp_ln104_fu_589_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_180 <= add_ln104_1_fu_595_p2;
                end if;
            end if; 
        end if;
    end process;

    j_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_172 <= ap_const_lv10_0;
                elsif (((icmp_ln104_fu_589_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    j_fu_172 <= add_ln105_fu_698_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp45_reg_822 <= cmp45_fu_643_p2;
                in_stream_a_read_reg_845 <= in_stream_a_TDATA;
                or_ln108_reg_841 <= or_ln108_fu_688_p2;
                trunc_ln104_reg_817 <= trunc_ln104_fu_635_p1;
                trunc_ln105_reg_832 <= trunc_ln105_fu_663_p1;
                trunc_ln110_reg_850 <= trunc_ln110_fu_694_p1;
                trunc_ln_reg_837 <= select_ln104_fu_619_p3(9 downto 5);
                    zext_ln105_reg_827(9 downto 0) <= zext_ln105_fu_659_p1(9 downto 0);
            end if;
        end if;
    end process;
    zext_ln105_reg_827(31 downto 10) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_777)
    begin
        if ((ap_const_boolean_1 = ap_condition_777)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_780)
    begin
        if ((ap_const_boolean_1 = ap_condition_780)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_783)
    begin
        if ((ap_const_boolean_1 = ap_condition_783)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_789)
    begin
        if ((ap_const_boolean_1 = ap_condition_789)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_792)
    begin
        if ((ap_const_boolean_1 = ap_condition_792)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_795)
    begin
        if ((ap_const_boolean_1 = ap_condition_795)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_798)
    begin
        if ((ap_const_boolean_1 = ap_condition_798)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_801)
    begin
        if ((ap_const_boolean_1 = ap_condition_801)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_804)
    begin
        if ((ap_const_boolean_1 = ap_condition_804)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= trunc_ln110_reg_850;
            else 
                SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln104_1_fu_595_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_180) + unsigned(ap_const_lv16_1));
    add_ln104_fu_607_p2 <= std_logic_vector(unsigned(i_2_fu_176) + unsigned(ap_const_lv7_1));
    add_ln105_fu_698_p2 <= std_logic_vector(unsigned(select_ln104_fu_619_p3) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(in_stream_a_TVALID, ap_predicate_op40_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op40_read_state2 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0));
    end process;


    ap_block_state3_io_assign_proc : process(out_stream_TREADY, or_ln108_reg_841)
    begin
                ap_block_state3_io <= ((or_ln108_reg_841 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(out_stream_TREADY, or_ln108_reg_841)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((or_ln108_reg_841 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_condition_631_assign_proc : process(or_ln108_reg_841, trunc_ln_reg_837)
    begin
                ap_condition_631 <= (((((((((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_18)));
    end process;


    ap_condition_648_assign_proc : process(or_ln108_reg_841, trunc_ln_reg_837)
    begin
                ap_condition_648 <= (((((((((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_18)));
    end process;


    ap_condition_777_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_777 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_780_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_780 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_783_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_783 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_786_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_786 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_789_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_789 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_792_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_792 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_795_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_795 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_798_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_798 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_801_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_801 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_804_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_804 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_808_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_808 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_811_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_811 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_814_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_814 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_817_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_817 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_820_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_820 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_823_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_823 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_826_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_826 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_829_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_829 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_832_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_832 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_835_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_835 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_838_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_838 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_841_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_841 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_844_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_844 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_847_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln_reg_837)
    begin
                ap_condition_847 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln_reg_837 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln104_fu_589_p2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln104_fu_589_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_predicate_op40_read_state2_assign_proc : process(icmp_ln104_fu_589_p2, or_ln108_fu_688_p2)
    begin
                ap_predicate_op40_read_state2 <= ((or_ln108_fu_688_p2 = ap_const_lv1_0) and (icmp_ln104_fu_589_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    cmp45_fu_643_p2 <= "1" when (zext_ln104_fu_639_p1 = sub) else "0";
    icmp_ln104_fu_589_p2 <= "1" when (indvar_flatten_fu_180 = ap_const_lv16_C800) else "0";
    icmp_ln105_fu_613_p2 <= "1" when (j_fu_172 = ap_const_lv10_320) else "0";
    icmp_ln108_fu_677_p2 <= "1" when (unsigned(zext_ln105_fu_659_p1) < unsigned(mul_ln101_1)) else "0";
    icmp_ln112_fu_754_p2 <= "1" when (zext_ln105_reg_827 = sub47) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, in_stream_a_TVALID, ap_predicate_op40_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op40_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op40_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op40_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    or_ln108_fu_688_p2 <= (xor_ln108_fu_682_p2 or rev_fu_653_p2);
    
    out_stream_TDATA_proc : process(in_stream_a_read_reg_845, valOut_last_fu_758_p2)
    begin
        out_stream_TDATA <= in_stream_a_read_reg_845;
        out_stream_TDATA(32) <= valOut_last_fu_758_p2(0);
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, out_stream_TREADY, or_ln108_reg_841, ap_block_pp0_stage0)
    begin
        if (((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TVALID_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001)
    begin
        if (((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_808)
    begin
        if ((ap_const_boolean_1 = ap_condition_808)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_811)
    begin
        if ((ap_const_boolean_1 = ap_condition_811)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_814)
    begin
        if ((ap_const_boolean_1 = ap_condition_814)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_817)
    begin
        if ((ap_const_boolean_1 = ap_condition_817)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_820)
    begin
        if ((ap_const_boolean_1 = ap_condition_820)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_823)
    begin
        if ((ap_const_boolean_1 = ap_condition_823)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_826)
    begin
        if ((ap_const_boolean_1 = ap_condition_826)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_829)
    begin
        if ((ap_const_boolean_1 = ap_condition_829)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_832)
    begin
        if ((ap_const_boolean_1 = ap_condition_832)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_835)
    begin
        if ((ap_const_boolean_1 = ap_condition_835)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_838)
    begin
        if ((ap_const_boolean_1 = ap_condition_838)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_841)
    begin
        if ((ap_const_boolean_1 = ap_condition_841)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_844)
    begin
        if ((ap_const_boolean_1 = ap_condition_844)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0_assign_proc : process(or_ln108_reg_841, trunc_ln110_reg_850, ap_condition_847)
    begin
        if ((ap_const_boolean_1 = ap_condition_847)) then
            if ((or_ln108_reg_841 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_841 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((or_ln108_reg_841 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln_reg_837 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 <= zext_ln110_fu_725_p1(11 - 1 downto 0);

    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((((((((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_18)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((((((((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 
    = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_18)))))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, trunc_ln110_reg_850, ap_condition_631, ap_condition_648)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_648)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 <= ap_const_lv16_0;
            elsif ((ap_const_boolean_1 = ap_condition_631)) then 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 <= trunc_ln110_reg_850;
            else 
                p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln108_reg_841, ap_block_pp0_stage0_11001, trunc_ln_reg_837)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((((((((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_1) and (trunc_ln_reg_837 = ap_const_lv5_18)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((((((((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1E)) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 
    = ap_const_lv5_1F))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1D))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1C))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1B))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_1A))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_19))) or ((or_ln108_reg_841 = ap_const_lv1_0) and (trunc_ln_reg_837 = ap_const_lv5_18)))))) then 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_653_p2 <= (ult_fu_648_p2 xor ap_const_lv1_1);
    select_ln104_1_fu_627_p3 <= 
        add_ln104_fu_607_p2 when (icmp_ln105_fu_613_p2(0) = '1') else 
        i_2_fu_176;
    select_ln104_fu_619_p3 <= 
        ap_const_lv10_0 when (icmp_ln105_fu_613_p2(0) = '1') else 
        j_fu_172;
    tmp_3_fu_719_p3 <= (trunc_ln104_reg_817 & trunc_ln105_reg_832);
    trunc_ln104_fu_635_p1 <= select_ln104_1_fu_627_p3(6 - 1 downto 0);
    trunc_ln105_fu_663_p1 <= select_ln104_fu_619_p3(5 - 1 downto 0);
    trunc_ln110_fu_694_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    ult_fu_648_p2 <= "1" when (unsigned(zext_ln104_fu_639_p1) < unsigned(empty)) else "0";
    valOut_last_fu_758_p2 <= (icmp_ln112_fu_754_p2 and cmp45_reg_822);
    xor_ln108_fu_682_p2 <= (icmp_ln108_fu_677_p2 xor ap_const_lv1_1);
    zext_ln104_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_1_fu_627_p3),32));
    zext_ln105_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_fu_619_p3),32));
    zext_ln110_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_719_p3),64));
end behav;
