# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab_Project.srcs/sources_1/new/andFourgate.sv" \
"../../../../Lab_Project.srcs/sources_1/new/andGate.sv" \
"../../../../Lab_Project.srcs/sim_1/new/test_and4gate.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
