RANDmatmul

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011516                       # Number of seconds simulated
sim_ticks                                 11515544500                       # Number of ticks simulated
host_seconds                                     6.70                       # Real time elapsed on the host
sim_insts                                    10011077                       # Number of instructions simulated
sim_ops                                      17383611                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              8160                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      3081022                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         9184                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      3090206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.002972                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               452                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     15657622                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          934                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     15658556                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                    5570                       # number of overall hits
system.l2.overall_misses::total                  4548                       # number of overall misses
system.l2.overall_accesses::total               10118                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.449496                       # miss rate for overall accesses
