Analysis & Synthesis report for FSM
Mon May 10 02:43:57 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |FSM|present_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg1
 17. Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg2
 18. Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg3
 19. Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg4
 20. Parameter Settings for User Entity Instance: module_display1:vga_module|vga_controller:V1
 21. altpll Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "module_display1:vga_module|vga_controller:V1"
 23. Port Connectivity Checks: "pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C2"
 24. Port Connectivity Checks: "pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C1"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 10 02:43:56 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FSM                                         ;
; Top-level Entity Name              ; FSM                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,182                                       ;
;     Total combinational functions  ; 7,175                                       ;
;     Dedicated logic registers      ; 818                                         ;
; Total registers                    ; 818                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; FSM                ; FSM                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pll.v                            ; yes             ; User Wizard-Generated File             ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pll.v                    ;         ;
; stage1.v                         ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/stage1.v                 ;         ;
; sorting_block.v                  ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v          ;         ;
; rom_lut.v                        ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/rom_lut.v                ;         ;
; register.v                       ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/register.v               ;         ;
; regFile.v                        ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/regFile.v                ;         ;
; program_counter.v                ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/program_counter.v        ;         ;
; pipelined_bellman_ford.v         ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v ;         ;
; mux_5_bit_2_input.v              ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/mux_5_bit_2_input.v      ;         ;
; module_display1.v                ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v        ;         ;
; forwardblock.v                   ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/forwardblock.v           ;         ;
; early_stop.v                     ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/early_stop.v             ;         ;
; computation_block.v              ; yes             ; User Verilog HDL File                  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/computation_block.v      ;         ;
; graph_1d.mif                     ; yes             ; Auto-Found Memory Initialization File  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/graph_1d.mif             ;         ;
; rom_input.mif                    ; yes             ; Auto-Found Memory Initialization File  ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/rom_input.mif            ;         ;
; fsm.v                            ; yes             ; Auto-Found Verilog HDL File            ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/fsm.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                             ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/db/pll_altpll.v          ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 7,182                                             ;
;                                             ;                                                   ;
; Total combinational functions               ; 7175                                              ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 5780                                              ;
;     -- 3 input functions                    ; 1012                                              ;
;     -- <=2 input functions                  ; 383                                               ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 6981                                              ;
;     -- arithmetic mode                      ; 194                                               ;
;                                             ;                                                   ;
; Total registers                             ; 818                                               ;
;     -- Dedicated logic registers            ; 818                                               ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 25                                                ;
;                                             ;                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                 ;
;                                             ;                                                   ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; module_display1:vga_module|vga_controller:V1|k[1] ;
; Maximum fan-out                             ; 1119                                              ;
; Total fan-out                               ; 29968                                             ;
; Average fan-out                             ; 3.73                                              ;
+---------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name            ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+------------------------+--------------+
; |FSM                                    ; 7175 (36)           ; 818 (7)                   ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |FSM                                                                                 ; FSM                    ; work         ;
;    |module_display1:vga_module|         ; 3547 (2896)         ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|module_display1:vga_module                                                      ; module_display1        ; work         ;
;       |display_unit:D1|                 ; 64 (64)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|module_display1:vga_module|display_unit:D1                                      ; display_unit           ; work         ;
;       |encoder:E1|                      ; 504 (504)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|module_display1:vga_module|encoder:E1                                           ; encoder                ; work         ;
;       |vga_controller:V1|               ; 83 (83)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|module_display1:vga_module|vga_controller:V1                                    ; vga_controller         ; work         ;
;    |pipelined_bellman_ford:compute_stg| ; 3592 (1)            ; 741 (5)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg                                              ; pipelined_bellman_ford ; work         ;
;       |computation_block:stg4_compute|  ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|computation_block:stg4_compute               ; computation_block      ; work         ;
;          |compute:comp0|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|computation_block:stg4_compute|compute:comp0 ; compute                ; work         ;
;          |compute:comp1|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|computation_block:stg4_compute|compute:comp1 ; compute                ; work         ;
;          |compute:comp2|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|computation_block:stg4_compute|compute:comp2 ; compute                ; work         ;
;          |compute:comp3|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|computation_block:stg4_compute|compute:comp3 ; compute                ; work         ;
;       |early_stop:early_stop_logic|     ; 21 (21)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic                  ; early_stop             ; work         ;
;       |forwardblock:frwd_comp_stg|      ; 298 (298)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg                   ; forwardblock           ; work         ;
;       |forwardblock:frwd_mem_read_stg|  ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_mem_read_stg               ; forwardblock           ; work         ;
;       |mux_5_bit_2_input:stg1_mux|      ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|mux_5_bit_2_input:stg1_mux                   ; mux_5_bit_2_input      ; work         ;
;       |regFile:register_output|         ; 1333 (1333)         ; 384 (384)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output                      ; regFile                ; work         ;
;       |register:pipeline_stg1|          ; 385 (385)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1                       ; register               ; work         ;
;       |register:pipeline_stg2|          ; 112 (112)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg2                       ; register               ; work         ;
;       |register:pipeline_stg3|          ; 852 (852)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3                       ; register               ; work         ;
;       |register:pipeline_stg4|          ; 68 (68)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4                       ; register               ; work         ;
;       |sorting_block:stage2|            ; 347 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2                         ; sorting_block          ; work         ;
;          |bitonic_sort:C1|              ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C1         ; bitonic_sort           ; work         ;
;          |bitonic_sort:C2|              ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C2         ; bitonic_sort           ; work         ;
;          |bitonic_sort:C3|              ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C3         ; bitonic_sort           ; work         ;
;          |bitonic_sort:C4|              ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C4         ; bitonic_sort           ; work         ;
;          |bitonic_sort:C5|              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C5         ; bitonic_sort           ; work         ;
;          |bitonic_sort:C6|              ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C6         ; bitonic_sort           ; work         ;
;       |stage1:stage1_read|              ; 25 (0)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|stage1:stage1_read                           ; stage1                 ; work         ;
;          |program_counter:pc|           ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc        ; program_counter        ; work         ;
;          |rom_lut:mem1|                 ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pipelined_bellman_ford:compute_stg|stage1:stage1_read|rom_lut:mem1              ; rom_lut                ; work         ;
;    |pll:pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pll:pll_inst                                                                    ; pll                    ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pll:pll_inst|altpll:altpll_component                                            ; altpll                 ; work         ;
;          |pll_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FSM|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                  ; pll_altpll             ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |FSM|pll:pll_inst ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FSM|present_state                                                                                                                                                               ;
+-------------------------+------------------------+-------------------------+-------------------------+------------------------+-----------------------+--------------------+---------------------+
; Name                    ; present_state.VGA_DISP ; present_state.RECURSION ; present_state.DEST_READ ; present_state.DEST_INP ; present_state.COMPUTE ; present_state.INIT ; present_state.START ;
+-------------------------+------------------------+-------------------------+-------------------------+------------------------+-----------------------+--------------------+---------------------+
; present_state.START     ; 0                      ; 0                       ; 0                       ; 0                      ; 0                     ; 0                  ; 0                   ;
; present_state.INIT      ; 0                      ; 0                       ; 0                       ; 0                      ; 0                     ; 1                  ; 1                   ;
; present_state.COMPUTE   ; 0                      ; 0                       ; 0                       ; 0                      ; 1                     ; 0                  ; 1                   ;
; present_state.DEST_INP  ; 0                      ; 0                       ; 0                       ; 1                      ; 0                     ; 0                  ; 1                   ;
; present_state.DEST_READ ; 0                      ; 0                       ; 1                       ; 0                      ; 0                     ; 0                  ; 1                   ;
; present_state.RECURSION ; 0                      ; 1                       ; 0                       ; 0                      ; 0                     ; 0                  ; 1                   ;
; present_state.VGA_DISP  ; 1                      ; 0                       ; 0                       ; 0                      ; 0                     ; 0                  ; 1                   ;
+-------------------------+------------------------+-------------------------+-------------------------+------------------------+-----------------------+--------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal                                                                  ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[0,1] ; Stuck at GND due to stuck port data_in                                              ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[27]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[27] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[27]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[27] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[27]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[27] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data2[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data3[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[20]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[20] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[11]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[11] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[10]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[10] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[9]              ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[9]  ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[15]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[15]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[15] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[20]             ; Stuck at GND due to stuck port data_in                                              ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[20]             ; Stuck at GND due to stuck port data_in                                              ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[27]             ; Stuck at GND due to stuck port data_in                                              ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[16]             ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[11] ;
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[7]              ; Merged with pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[16] ;
; present_state~2                                                                     ; Lost fanout                                                                         ;
; present_state~3                                                                     ; Lost fanout                                                                         ;
; present_state~4                                                                     ; Lost fanout                                                                         ;
; Total Number of Removed Registers = 24                                              ;                                                                                     ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                    ;
+-------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+-------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[20] ; Stuck at GND              ; pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[20], ;
;                                                                         ; due to stuck port data_in ; pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[27]  ;
+-------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 818   ;
; Number of registers using Synchronous Clear  ; 581   ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 726   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; module_display1:vga_module|vga_controller:V1|k[2]                              ; 1029    ;
; module_display1:vga_module|vga_controller:V1|k[4]                              ; 771     ;
; module_display1:vga_module|vga_controller:V1|k[10]                             ; 414     ;
; module_display1:vga_module|vga_controller:V1|k[0]                              ; 1058    ;
; module_display1:vga_module|vga_controller:V1|k[1]                              ; 1119    ;
; module_display1:vga_module|vga_controller:V1|k[11]                             ; 235     ;
; module_display1:vga_module|vga_controller:V1|k[5]                              ; 527     ;
; module_display1:vga_module|vga_controller:V1|k[9]                              ; 767     ;
; module_display1:vga_module|vga_controller:V1|k[6]                              ; 255     ;
; module_display1:vga_module|vga_controller:V1|k[3]                              ; 1052    ;
; module_display1:vga_module|vga_controller:V1|k[7]                              ; 269     ;
; module_display1:vga_module|vga_controller:V1|k[8]                              ; 795     ;
; module_display1:vga_module|vga_controller:V1|k[14]                             ; 68      ;
; module_display1:vga_module|vga_controller:V1|k[13]                             ; 187     ;
; module_display1:vga_module|vga_controller:V1|k[15]                             ; 59      ;
; module_display1:vga_module|vga_controller:V1|k[12]                             ; 58      ;
; module_display1:vga_module|display_unit:D1|up[13]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[14]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[15]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[12]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[2]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[1]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[3]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[5]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[6]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[7]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[4]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[10]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[9]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[11]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[8]                               ; 2       ;
; module_display1:vga_module|display_unit:D1|up[17]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[29]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[21]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[25]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[30]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[18]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[22]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[26]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[19]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[31]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[23]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[27]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[28]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[16]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[20]                              ; 2       ;
; module_display1:vga_module|display_unit:D1|up[24]                              ; 2       ;
; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[0]        ; 3       ;
; pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|initial_latency ; 2       ;
; Total number of inverted registers = 49                                        ;         ;
+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 119 bits  ; 238 LEs       ; 119 LEs              ; 119 LEs                ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[8]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc|count[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic|count[1]           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data1[2]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data2[2]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data3[2]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg4|out_data4[0]            ;
; 4:1                ; 41 bits   ; 82 LEs        ; 82 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data4[4]            ;
; 5:1                ; 40 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg2|out_data1[7]            ;
; 10:1               ; 22 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[17]           ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|predecessor_out[2]                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[0][7]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[1][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[2][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[3][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[4][9]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[5][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[6][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[7][3]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[8][10]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[9][2]           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[10][3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[11][6]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[12][6]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[13][5]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[14][7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[15][5]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[16][4]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[17][0]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[18][3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[19][3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[20][2]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[21][1]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[22][4]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[23][9]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[24][3]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[25][7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[26][9]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[27][7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[28][7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[29][7]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[30][2]          ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|regFile:register_output|regMem[31][2]          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[8]            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[7]            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[10]           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[10]           ;
; 18:1               ; 7 bits    ; 84 LEs        ; 77 LEs               ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data3[4]            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 77 LEs               ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data4[2]            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 77 LEs               ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data2[6]            ;
; 34:1               ; 7 bits    ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg1|out_data1[2]            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 168 LEs              ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data4[1]            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 168 LEs              ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data3[6]            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 168 LEs              ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data2[0]            ;
; 38:1               ; 7 bits    ; 175 LEs       ; 168 LEs              ; 7 LEs                  ; Yes        ; |FSM|pipelined_bellman_ford:compute_stg|register:pipeline_stg3|out_data1[2]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FSM|module_display1:vga_module|vga_controller:V1|k[3]                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_4[0]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_4[10]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_3[1]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_3[12]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_2[0]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_2[13]           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_1[6]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |FSM|pipelined_bellman_ford:compute_stg|forwardblock:frwd_comp_stg|out_1[7]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WORD_SIZE      ; 21    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WORD_SIZE      ; 22    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg3 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WORD_SIZE      ; 29    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_bellman_ford:compute_stg|register:pipeline_stg4 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WORD_SIZE      ; 18    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: module_display1:vga_module|vga_controller:V1 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; h_pixels       ; 1100100000 ; Unsigned Binary                                             ;
; v_lines        ; 1000001001 ; Unsigned Binary                                             ;
; hbp            ; 0010010000 ; Unsigned Binary                                             ;
; hfp            ; 1100010000 ; Unsigned Binary                                             ;
; vbp            ; 0000011111 ; Unsigned Binary                                             ;
; vfp            ; 0111111111 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "module_display1:vga_module|vga_controller:V1" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C2" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; A[21] ; Input ; Info     ; Stuck at VCC                                                             ;
; B[21] ; Input ; Info     ; Stuck at VCC                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C1" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; A[21] ; Input ; Info     ; Stuck at VCC                                                             ;
; B[21] ; Input ; Info     ; Stuck at VCC                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 818                         ;
;     ENA               ; 147                         ;
;     ENA SCLR          ; 563                         ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 32                          ;
;     plain             ; 58                          ;
; cycloneiii_lcell_comb ; 7177                        ;
;     arith             ; 194                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 108                         ;
;     normal            ; 6983                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 904                         ;
;         4 data inputs ; 5780                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 17.10                       ;
; Average LUT depth     ; 9.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 10 02:42:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stage1.v
    Info (12023): Found entity 1: stage1 File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/stage1.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sorting_block.v
    Info (12023): Found entity 1: sorting_block File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v Line: 2
    Info (12023): Found entity 2: bitonic_sort File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rom_lut.v
    Info (12023): Found entity 1: rom_lut File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/rom_lut.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regFile File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/regFile.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/program_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pipelined_bellman_ford.v
    Info (12023): Found entity 1: pipelined_bellman_ford File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux_5_bit_2_input.v
    Info (12023): Found entity 1: mux_5_bit_2_input File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/mux_5_bit_2_input.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file module_display1.v
    Info (12023): Found entity 1: module_display1 File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 6
    Info (12023): Found entity 2: display_unit File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 42
    Info (12023): Found entity 3: encoder File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 80
    Info (12023): Found entity 4: vga_controller File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 320
Info (12021): Found 1 design units, including 1 entities, in source file forwardblock.v
    Info (12023): Found entity 1: forwardblock File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/forwardblock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file early_stop.v
    Info (12023): Found entity 1: early_stop File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/early_stop.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file computation_block.v
    Info (12023): Found entity 1: computation_block File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/computation_block.v Line: 2
    Info (12023): Found entity 2: compute File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/computation_block.v Line: 14
    Info (12023): Found entity 3: tb_compute File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/computation_block.v Line: 59
Warning (12125): Using design file fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FSM File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/fsm.v Line: 1
Info (12127): Elaborating entity "FSM" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/fsm.v Line: 33
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pipelined_bellman_ford" for hierarchy "pipelined_bellman_ford:compute_stg" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/fsm.v Line: 41
Info (12128): Elaborating entity "stage1" for hierarchy "pipelined_bellman_ford:compute_stg|stage1:stage1_read" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 50
Info (12128): Elaborating entity "program_counter" for hierarchy "pipelined_bellman_ford:compute_stg|stage1:stage1_read|program_counter:pc" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/stage1.v Line: 24
Info (12128): Elaborating entity "rom_lut" for hierarchy "pipelined_bellman_ford:compute_stg|stage1:stage1_read|rom_lut:mem1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/stage1.v Line: 25
Warning (10230): Verilog HDL assignment warning at rom_lut.v(40): truncated value with size 32 to match size of target (1) File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/rom_lut.v Line: 40
Info (12128): Elaborating entity "mux_5_bit_2_input" for hierarchy "pipelined_bellman_ford:compute_stg|mux_5_bit_2_input:stg1_mux" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 52
Info (12128): Elaborating entity "regFile" for hierarchy "pipelined_bellman_ford:compute_stg|regFile:register_output" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 62
Info (12128): Elaborating entity "register" for hierarchy "pipelined_bellman_ford:compute_stg|register:pipeline_stg1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 75
Info (12128): Elaborating entity "sorting_block" for hierarchy "pipelined_bellman_ford:compute_stg|sorting_block:stage2" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 82
Info (12128): Elaborating entity "bitonic_sort" for hierarchy "pipelined_bellman_ford:compute_stg|sorting_block:stage2|bitonic_sort:C1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at sorting_block.v(29): inferring latch(es) for variable "W_A", which holds its previous value in one or more paths through the always construct File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at sorting_block.v(29): inferring latch(es) for variable "W_B", which holds its previous value in one or more paths through the always construct File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/sorting_block.v Line: 29
Info (12128): Elaborating entity "register" for hierarchy "pipelined_bellman_ford:compute_stg|register:pipeline_stg2" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 90
Info (12128): Elaborating entity "forwardblock" for hierarchy "pipelined_bellman_ford:compute_stg|forwardblock:frwd_mem_read_stg" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 111
Info (12128): Elaborating entity "register" for hierarchy "pipelined_bellman_ford:compute_stg|register:pipeline_stg3" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 120
Info (12128): Elaborating entity "computation_block" for hierarchy "pipelined_bellman_ford:compute_stg|computation_block:stg4_compute" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 134
Info (12128): Elaborating entity "compute" for hierarchy "pipelined_bellman_ford:compute_stg|computation_block:stg4_compute|compute:comp0" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/computation_block.v Line: 6
Info (12128): Elaborating entity "register" for hierarchy "pipelined_bellman_ford:compute_stg|register:pipeline_stg4" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 143
Info (12128): Elaborating entity "early_stop" for hierarchy "pipelined_bellman_ford:compute_stg|early_stop:early_stop_logic" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/pipelined_bellman_ford.v Line: 169
Info (12128): Elaborating entity "module_display1" for hierarchy "module_display1:vga_module" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/fsm.v Line: 44
Warning (10030): Net "graph.data_a[0]" at module_display1.v(16) has no driver or initial value, using a default initial value '0' File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 16
Warning (10030): Net "graph.waddr_a" at module_display1.v(16) has no driver or initial value, using a default initial value '0' File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 16
Warning (10030): Net "graph.we_a" at module_display1.v(16) has no driver or initial value, using a default initial value '0' File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 16
Info (12128): Elaborating entity "display_unit" for hierarchy "module_display1:vga_module|display_unit:D1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 25
Info (12128): Elaborating entity "vga_controller" for hierarchy "module_display1:vga_module|vga_controller:V1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 27
Warning (10230): Verilog HDL assignment warning at module_display1.v(351): truncated value with size 32 to match size of target (16) File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 351
Info (12128): Elaborating entity "encoder" for hierarchy "module_display1:vga_module|encoder:E1" File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 28
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "module_display1:vga_module|graph" is uninferred due to asynchronous read logic File: G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/module_display1.v Line: 16
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (62500) in the Memory Initialization File "G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/db/FSM.ram0_module_display1_1e30dc95.hdl.mif" -- setting initial value for remaining addresses to 0
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/output_files/FSM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7217 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 7191 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Mon May 10 02:43:57 2021
    Info: Elapsed time: 00:01:42
    Info: Total CPU time (on all processors): 00:02:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/GIT/EE705-Bellman-Ford/FSM/FSM_Optimised_Quartus_folder/FSM_QuartusFolder_Final_Optimized/output_files/FSM.map.smsg.


