|--------------------------------------------------------------|
|- ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File        -|
|- Copyright(C), 1992-2011, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\26_NTSC_1
Project Fitted on    :  Sat Feb 18 19:15:14 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


// Project 'mach64_verilog_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.09 secs
Place Time                      0.02 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                5
Total Logic Functions           59
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            51
Total Flip-Flops                34
  Total D Flip-Flops            30
  Total T Flip-Flops            4
  Total Latches                 0
Total Product Terms             253

Total Reserved Pins             0
Total Locked Pins               13
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             2
Total Unique Clock Enables      1
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               6


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       12     18    -->    40
Logic Functions                    64       59      5    -->    92
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       96     48    -->    66
Logical Product Terms             320      219    101    -->    68
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       59      5    -->    92

Control Product Terms:
  GLB Clock/Clock Enables           4        2      2    -->    50
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        3     61    -->     4
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       59     41    -->    59
  GRP from IFB                     ..        4     ..    -->    ..
    (from input signals)           ..        4     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       55     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      5    16    21      0/8      0   15      0              1       49       16
  GLB    B      0    12    12      4/8      0   15      0              1       48       16
  GLB    C      3    29    32      4/8      0   13      1              2       62       16
  GLB    D     10    21    31      4/8      0   16      0              0       60       15
-------------------------------------------------------------------------------------------
TOTALS:        18    78    96     12/32     0   59      1              4      219       63

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   1      0         0      3      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              No
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |left_n
15    |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |right_n
16    |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |up_n
17    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Input |down_n
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Output|state_0_
21    |  I_O  |   1  |C2  |    *   |LVCMOS18         | Output|state_1_
22    |  I_O  |   1  |C4  |    *   |LVCMOS18         | Output|state_2_
23    |  I_O  |   1  |C6  |    *   |LVCMOS18         | Output|state_3_
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |        |                 |       |
27    |  I_O  |   1  |C12 |        |                 |       |
28    |  I_O  |   1  |C14 |        |                 |       |
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Output|video_0_
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Output|video_1_
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         | Output|video_2_
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         | Output|video_3_
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |        |                 |       |
39    |  I_O  |   1  |D10 |        |                 |       |
40    |  I_O  |   1  |D12 |        |                 |       |
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |ntscClock
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |        |                 |       |
46    |  I_O  |   0  |A4  |        |                 |       |
47    |  I_O  |   0  |A6  |        |                 |       |
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
----------------------------------------
  17   B  I/O   1 ---D      Up down_n
  14   B  I/O   2 A--D      Up left_n
  43  -- INCLK    ----      Up ntscClock
  15   B  I/O   2 A--D      Up right_n
  16   B  I/O   1 ---D      Up up_n
----------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
---------------------------------------------------------------------
  20   C 20  5  13  3 DFF      R         2 --CD  Fast     Up state_0_
  21   C 19  5  10  2 DFF      R         2 --CD  Fast     Up state_1_
  22   C 20  5  14  3 DFF      R         2 --CD  Fast     Up state_2_
  23   C  8  5   4  1 TFF      R         2 --CD  Fast     Up state_3_
  31   D  0  -   0  1 COM                  ----  Fast     Up video_0_
  32   D  5  1   4  2 DFF      R *         ----  Fast     Up video_1_
  33   D  5  6   2  1 DFF      R *         ----  Fast     Up video_2_
  34   D  5  6   2  1 DFF      R *         ----  Fast     Up video_3_
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
------------------------------------------------------
 4   C  5  -   2  2 COM              2 A-C-  G_212
 5   B  4  -   4  1 COM              1 ---D  G_88_1
14   B  2  -   2  1 COM              1 ---D  G_89_1
 5   D  5  -   4  1 COM              1 ---D  N_123_0
 9   C  4  -   1  1 COM              1 -B--  N_160
10   C  5  -   1  1 COM              2 A-C-  N_188
 1   D 15  -  15  3 COM              1 ---D  N_250
 1   A  6  -   8  2 COM              1 ---D  N_250_1
 0   C 12  -   4  1 COM              1 --C-  N_28_8_i
 7   D  5  -   4  2 COM              1 ---D  N_86_0
 1   B 12  -   6  2 COM              1 --C-  state13
12   B  7  -   2  1 COM              2 --CD  state23_6
 0   B 11  -   5  1 COM              1 --C-  state3
 8   C 10  -   2  1 COM              1 --C-  state40
 6   B 12  -   3  2 COM              1 --C-  state8
13   C 13  -   6  2 COM              1 --C-  state80
13   B  9  -   2  1 COM              3 ABC-  x12
 5   C  1  1   1  1 DFF      R       3 ABC-  x_0_
10   B  2  1   2  1 DFF      R       3 ABC-  x_1_
 6   A  3  1   3  1 DFF      R       3 ABC-  x_2_
 2   B  4  1   4  1 DFF      R       2 -BC-  x_3_
 8   B  4  -   3  1 COM              2 -B-D  x_3_5__n
 4   B  5  -   4  1 COM              2 -B-D  x_3_6__n
11   B  2  2   2  1 DFF      R       1 -B--  x_4_
 7   B  4  3   3  1 DFF      R       1 -B--  x_5_
 3   B  5  3   4  1 DFF      R       1 -B--  x_6_
 9   B  6  3   2  2 DFF      R       1 -B--  x_7_
 2   D  4  1   4  1 DFF      R       2 A--D  xpos_0_
 5   A  5  1   3  2 DFF      R       2 A--D  xpos_1_
14   D  5  1   2  1 TFF      R       1 ---D  xpos_2_
 8   D  4  2   4  1 DFF      R       1 ---D  xpos_3_
11   D  5  2   3  1 DFF      R       1 ---D  xpos_4_
14   A  2  3   2  1 DFF      R       2 A-C-  y_0_
 0   A 11  3   4  1 DFF      R       2 A-C-  y_1_
 7   A 11  3   3  1 TFF      R       2 A-C-  y_2_
10   A  5  3   2  2 DFF      R       2 A-C-  y_3_
 2   C  6  3   2  2 DFF      R       2 A-C-  y_4_
12   A  5  -   2  2 COM              2 --CD  y_4_3__n
 3   C  6  -   2  2 COM              2 --CD  y_4_4__n
 9   A  3  -   3  1 COM              2 --CD  y_4_5__n
 4   A  4  -   4  1 COM              2 A-C-  y_4_6__n
13   A  5  -   2  2 COM              1 --C-  y_4_7__n
 8   A  3  3   3  1 DFF      R       2 A-C-  y_5_
 2   A  4  3   4  1 DFF      R       2 A-C-  y_6_
11   A  5  3   2  2 DFF      R       2 A-C-  y_7_
 3   A 12  3   4  1 DFF      R       3 A-CD  y_8_
 9   D  4  1   4  1 DFF      R       1 ---D  ypos_0_
12   D  5  1   3  1 DFF      R       1 ---D  ypos_1_
15   D  5  1   2  1 TFF      R       1 ---D  ypos_2_
10   D  4  2   4  1 DFF      R       1 ---D  ypos_3_
13   D  5  2   3  1 DFF      R       2 A--D  ypos_4_
------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
G_212.X1 = y_5_.Q & y_6_.Q & y_7_.Q & N_188 ; (1 pterm, 4 signals)
G_212.X2 = y_8_.Q ; (1 pterm, 1 signal)

G_88_1 = x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q
    # !x_2_.Q & x_3_.Q
    # !x_1_.Q & x_3_.Q
    # !x_0_.Q & x_3_.Q ; (4 pterms, 4 signals)

G_89_1 = x_4_.Q & !N_160
    # !x_4_.Q & N_160 ; (2 pterms, 2 signals)

N_123_0.X1 = up_n & ypos_0_.Q & ypos_1_.Q & ypos_2_.Q
    # up_n & down_n
    # down_n & !ypos_0_.Q & !ypos_1_.Q & !ypos_2_.Q ; (3 pterms, 5 signals)
N_123_0.X2 = up_n & !down_n ; (1 pterm, 2 signals)

N_160 = x_0_.Q & x_1_.Q & x_2_.Q & x_3_.Q ; (1 pterm, 4 signals)

N_188 = y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & y_4_.Q ; (1 pterm, 5 signals)

N_250 = !( xpos_1_.Q & !G_88_1
    # !xpos_1_.Q & G_88_1
    # ypos_3_.Q & !y_4_5__n
    # !ypos_3_.Q & y_4_5__n
    # ypos_2_.Q & !y_4_4__n
    # !ypos_2_.Q & y_4_4__n
    # ypos_1_.Q & !y_4_3__n
    # !ypos_1_.Q & y_4_3__n
    # xpos_4_.Q & !x_3_6__n
    # !xpos_4_.Q & x_3_6__n
    # xpos_3_.Q & !x_3_5__n
    # !xpos_3_.Q & x_3_5__n
    # xpos_2_.Q & !G_89_1
    # !xpos_2_.Q & G_89_1
    # !N_250_1 ) ; (15 pterms, 15 signals)

N_250_1 = !( x_0_.Q & !xpos_0_.Q & x_1_.Q & !x_2_.Q
    # x_0_.Q & xpos_0_.Q & x_1_.Q & x_2_.Q
    # xpos_0_.Q & !x_1_.Q & !x_2_.Q
    # !x_0_.Q & xpos_0_.Q & !x_2_.Q
    # !xpos_0_.Q & !x_1_.Q & x_2_.Q
    # !x_0_.Q & !xpos_0_.Q & x_2_.Q
    # ypos_4_.Q & !y_4_6__n
    # !ypos_4_.Q & y_4_6__n ) ; (8 pterms, 6 signals)

N_28_8_i = !y_0_.Q & !y_1_.Q & !y_2_.Q & !y_3_.Q & !y_5_.Q & !y_6_.Q & !y_7_.Q
       & !y_4_4__n & state23_6 & !x12 & G_212 & !N_188
    # y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & !y_5_.Q & !y_6_.Q & !y_7_.Q
       & !y_4_4__n & state23_6 & x12 & G_212 & !N_188
    # !y_0_.Q & !y_1_.Q & !y_2_.Q & !y_3_.Q & y_5_.Q & y_6_.Q & y_7_.Q
       & !y_4_4__n & state23_6 & !x12 & G_212 & N_188
    # y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & y_5_.Q & y_6_.Q & y_7_.Q & !y_4_4__n
       & state23_6 & x12 & G_212 & N_188 ; (4 pterms, 12 signals)

N_86_0.X1 = left_n & xpos_0_.Q & xpos_1_.Q & xpos_2_.Q
    # left_n & right_n
    # right_n & !xpos_0_.Q & !xpos_1_.Q & !xpos_2_.Q ; (3 pterms, 5 signals)
N_86_0.X2 = left_n & !right_n ; (1 pterm, 2 signals)

state13 = !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_5_.Q & x_6_.Q
       & x_7_.Q & x_3_5__n & !x_3_6__n & N_160
    # !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & !x_6_.Q & !x_7_.Q
       & x_3_5__n & !x_3_6__n & N_160
    # !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & !x_5_.Q & !x_7_.Q
       & x_3_5__n & !x_3_6__n & N_160
    # !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & !x_4_.Q & !x_7_.Q & x_3_5__n
       & !x_3_6__n & !N_160
    # !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & !x_4_.Q & x_3_5__n & !x_3_6__n
       & !N_160 & x12
    # !x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_3_5__n & !x_3_6__n
       & N_160 & x12 ; (6 pterms, 12 signals)

state23_6 = x_0_.Q & x_4_.Q & x_5_.Q & x_6_.Q & x_7_.Q & N_160
    # x_0_.Q & x_7_.Q & x12 ; (2 pterms, 7 signals)

state3 = !x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_5_.Q & x_6_.Q
       & x_7_.Q & !x_3_6__n & N_160
    # !x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_5_.Q & !x_6_.Q
       & !x_7_.Q & !x_3_6__n & N_160
    # !x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & !x_4_.Q & !x_5_.Q & !x_7_.Q
       & !x_3_6__n & !N_160
    # !x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & !x_4_.Q & !x_5_.Q & !x_3_6__n
       & !N_160 & x12
    # !x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_5_.Q & !x_3_6__n
       & N_160 & x12 ; (5 pterms, 11 signals)

state40 = !y_0_.Q & y_1_.Q & !y_2_.Q & y_3_.Q & !y_8_.Q & y_4_4__n & y_4_5__n
       & y_4_6__n & y_4_7__n & !x12
    # y_0_.Q & !y_1_.Q & !y_2_.Q & y_3_.Q & !y_8_.Q & y_4_4__n & y_4_5__n
       & y_4_6__n & y_4_7__n & x12 ; (2 pterms, 10 signals)

state8.X1 = x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & !x_3_5__n
       & !x_3_6__n & x12
    # x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & !x_7_.Q & !x_3_5__n
       & !x_3_6__n ; (2 pterms, 9 signals)
state8.X2 = x_0_.Q & !x_1_.Q & x_2_.Q & !x_3_.Q & x_4_.Q & x_5_.Q & x_6_.Q
       & !x_3_5__n & !x_3_6__n & N_160 & !x12 ; (1 pterm, 11 signals)

state80 = !y_0_.Q & !y_1_.Q & !y_2_.Q & !y_3_.Q & !y_5_.Q & !y_6_.Q & !y_7_.Q
       & !y_8_.Q & !y_4_4__n & !x12 & !N_188
    # !y_0_.Q & !y_1_.Q & !y_2_.Q & !y_3_.Q & y_5_.Q & y_6_.Q & y_7_.Q
       & !y_8_.Q & !y_4_4__n & !x12 & N_188
    # y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & !y_5_.Q & !y_6_.Q & !y_7_.Q
       & !y_4_4__n & x12 & !G_212 & !N_188
    # y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & !y_5_.Q & !y_6_.Q
       & !y_7_.Q & !y_4_4__n & x12 & G_212 & !N_188
    # y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & y_5_.Q & y_6_.Q & y_7_.Q & !y_4_4__n
       & x12 & !G_212 & N_188
    # y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & y_5_.Q & y_6_.Q & y_7_.Q
       & !y_4_4__n & x12 & G_212 & N_188 ; (6 pterms, 13 signals)

state_0_.D = !( state_3_.Q & state_2_.Q & state_0_.Q & state8
    # !state_3_.Q & state_2_.Q & !state_0_.Q & !state3
    # !state_2_.Q & !state_1_.Q & !state_0_.Q & !state23_6
    # !state_2_.Q & !state_1_.Q & !state_0_.Q & !state40
    # !state_3_.Q & state_2_.Q & !state_1_.Q & !y_0_.Q & !y_1_.Q & y_2_.Q
       & y_4_.Q & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & state23_6
       & !x12 & !G_212
    # !state_3_.Q & state_2_.Q & !state_1_.Q & y_0_.Q & y_1_.Q & !y_2_.Q
       & y_4_.Q & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & state23_6 & x12
       & !G_212
    # !state_2_.Q & !state_1_.Q & state_0_.Q & state3
    # state_3_.Q & state_1_.Q & state_0_.Q & N_28_8_i
    # !state_2_.Q & state_1_.Q & !state_0_.Q & !state8
    # state_3_.Q & state_2_.Q & state_1_.Q & !state80
    # state_2_.Q & state_1_.Q & state_0_.Q & state8
    # state_3_.Q & state_2_.Q & state_1_.Q & !state23_6
    # state_2_.Q & !state_1_.Q & !state_0_.Q & !state3 ) ; (13 pterms, 20 signals)
state_0_.C = ntscClock ; (1 pterm, 1 signal)

state_1_.D = !state_3_.Q & state_2_.Q & !state_1_.Q & !y_0_.Q & !y_1_.Q
       & y_2_.Q & y_4_.Q & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n
       & state23_6 & !x12 & !G_212
    # !state_3_.Q & state_2_.Q & !state_1_.Q & y_0_.Q & y_1_.Q & !y_2_.Q
       & y_4_.Q & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & state23_6 & x12
       & !G_212
    # state_2_.Q & state_1_.Q & state_0_.Q & !state8
    # state_3_.Q & state_2_.Q & state_0_.Q & state8
    # !state_2_.Q & !state_0_.Q & state23_6 & !state40
    # !state_2_.Q & !state_1_.Q & state_0_.Q & state3
    # !state_3_.Q & !state_2_.Q & state_1_.Q & !state13
    # state_3_.Q & state_1_.Q & !state23_6
    # !state_2_.Q & state_1_.Q & !state_0_.Q
    # !state_3_.Q & !state_0_.Q ; (10 pterms, 19 signals)
state_1_.C = ntscClock ; (1 pterm, 1 signal)

state_2_.D = state_3_.Q & state_2_.Q & !state_0_.Q & !state80
    # state_2_.Q & state_1_.Q & state_0_.Q & N_28_8_i & !state8
    # !state_1_.Q & !state_0_.Q & !y_0_.Q & !y_1_.Q & y_2_.Q & y_4_.Q
       & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & state23_6 & !x12
       & !state40 & state13 & !G_212
    # !state_1_.Q & !state_0_.Q & y_0_.Q & y_1_.Q & !y_2_.Q & y_4_.Q
       & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & state23_6 & x12
       & !state40 & state13 & !G_212
    # state_2_.Q & !state_1_.Q & !y_0_.Q & !y_1_.Q & y_2_.Q & y_4_.Q
       & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & !x12 & !G_212
    # state_2_.Q & !state_1_.Q & y_0_.Q & y_1_.Q & !y_2_.Q & y_4_.Q
       & !y_4_3__n & y_4_5__n & y_4_6__n & y_4_7__n & x12 & !G_212
    # !state_3_.Q & !state_2_.Q & state_1_.Q & state_0_.Q & state13
    # state_3_.Q & !state_1_.Q & !state_0_.Q & state23_6 & !state40
    # state_3_.Q & !state_2_.Q & state_1_.Q & state_0_.Q & N_28_8_i
    # !state_3_.Q & state_2_.Q & state_1_.Q & !state8
    # state_2_.Q & !state_0_.Q & !state23_6
    # !state_3_.Q & state_2_.Q & state_1_.Q & !state_0_.Q
    # state_2_.Q & !state_1_.Q & !state23_6
    # state_3_.Q & state_2_.Q & !state_1_.Q ; (14 pterms, 20 signals)
state_2_.C = ntscClock ; (1 pterm, 1 signal)

state_3_.T = state_3_.Q & !state_2_.Q & !state_1_.Q & !state_0_.Q & state23_6
       & !state40
    # !state_3_.Q & state_2_.Q & state_1_.Q & state_0_.Q & state8
    # state_3_.Q & state_2_.Q & state_1_.Q & state_0_.Q & !state8
    # state_3_.Q & state_2_.Q & state_1_.Q & !state_0_.Q & state23_6 & state80 ; (4 pterms, 8 signals)
state_3_.C = ntscClock ; (1 pterm, 1 signal)

video_0_ = 0 ; (0 pterm, 0 signal)

video_1_.D = !( state_2_.Q & state_1_.Q & state_0_.Q
    # !state_3_.Q & !state_2_.Q & !state_0_.Q
    # state_3_.Q & state_0_.Q ) ; (3 pterms, 4 signals)
video_1_.C = ntscClock ; (1 pterm, 1 signal)
video_1_.CE = !( !state_3_.Q & state_2_.Q & !state_1_.Q & state23_6 ) ; (1 pterm, 4 signals)

video_2_.D = !state_3_.Q & state_2_.Q & !state_1_.Q & !N_250 ; (1 pterm, 4 signals)
video_2_.C = ntscClock ; (1 pterm, 1 signal)
video_2_.CE = !( !state_3_.Q & state_2_.Q & !state_1_.Q & state23_6 ) ; (1 pterm, 4 signals)

video_3_.D = !state_3_.Q & state_2_.Q & !state_1_.Q & N_250 ; (1 pterm, 4 signals)
video_3_.C = ntscClock ; (1 pterm, 1 signal)
video_3_.CE = !( !state_3_.Q & state_2_.Q & !state_1_.Q & state23_6 ) ; (1 pterm, 4 signals)

x12 = x_0_.Q & x_1_.Q & x_2_.Q & x_3_.Q & x_4_.Q & !x_5_.Q & x_6_.Q & x_7_.Q
       & N_160
    # x_0_.Q & x_1_.Q & x_2_.Q & x_3_.Q & !x_4_.Q & x_6_.Q & x_7_.Q & !N_160 ; (2 pterms, 9 signals)

x_0_.D = !x_0_.Q ; (1 pterm, 1 signal)
x_0_.C = ntscClock ; (1 pterm, 1 signal)

x_1_.D = x_0_.Q & !x_1_.Q
    # !x_0_.Q & x_1_.Q ; (2 pterms, 2 signals)
x_1_.C = ntscClock ; (1 pterm, 1 signal)

x_2_.D = x_0_.Q & x_1_.Q & !x_2_.Q
    # !x_1_.Q & x_2_.Q
    # !x_0_.Q & x_2_.Q ; (3 pterms, 3 signals)
x_2_.C = ntscClock ; (1 pterm, 1 signal)

x_3_.D = x_0_.Q & x_1_.Q & x_2_.Q & !x_3_.Q
    # !x_2_.Q & x_3_.Q
    # !x_1_.Q & x_3_.Q
    # !x_0_.Q & x_3_.Q ; (4 pterms, 4 signals)
x_3_.C = ntscClock ; (1 pterm, 1 signal)

x_3_5__n = x_4_.Q & !x_5_.Q & N_160 & !x12
    # x_5_.Q & !N_160 & !x12
    # !x_4_.Q & x_5_.Q & !x12 ; (3 pterms, 4 signals)

x_3_6__n = x_4_.Q & x_5_.Q & !x_6_.Q & N_160 & !x12
    # x_6_.Q & !N_160 & !x12
    # !x_5_.Q & x_6_.Q & !x12
    # !x_4_.Q & x_6_.Q & !x12 ; (4 pterms, 5 signals)

x_4_.D = x_4_.Q & !N_160
    # !x_4_.Q & N_160 ; (2 pterms, 2 signals)
x_4_.C = ntscClock ; (1 pterm, 1 signal)

x_5_.D = x_4_.Q & !x_5_.Q & N_160 & !x12
    # x_5_.Q & !N_160 & !x12
    # !x_4_.Q & x_5_.Q & !x12 ; (3 pterms, 4 signals)
x_5_.C = ntscClock ; (1 pterm, 1 signal)

x_6_.D = x_4_.Q & x_5_.Q & !x_6_.Q & N_160 & !x12
    # x_6_.Q & !N_160 & !x12
    # !x_5_.Q & x_6_.Q & !x12
    # !x_4_.Q & x_6_.Q & !x12 ; (4 pterms, 5 signals)
x_6_.C = ntscClock ; (1 pterm, 1 signal)

x_7_.D.X1 = x_7_.Q & !x12 ; (1 pterm, 2 signals)
x_7_.D.X2 = x_4_.Q & x_5_.Q & x_6_.Q & N_160 & !x12 ; (1 pterm, 5 signals)
x_7_.C = ntscClock ; (1 pterm, 1 signal)

xpos_0_.D = left_n & !right_n & !xpos_0_.Q
    # !left_n & right_n & !xpos_0_.Q
    # !left_n & !right_n & xpos_0_.Q
    # left_n & right_n & xpos_0_.Q ; (4 pterms, 3 signals)
xpos_0_.C = y_8_.Q ; (1 pterm, 1 signal)

xpos_1_.D.X1 = !left_n & right_n & !xpos_0_.Q
    # left_n & !right_n & xpos_0_.Q ; (2 pterms, 3 signals)
xpos_1_.D.X2 = xpos_1_.Q ; (1 pterm, 1 signal)
xpos_1_.C = y_8_.Q ; (1 pterm, 1 signal)

xpos_2_.T = !left_n & right_n & !xpos_0_.Q & !xpos_1_.Q
    # left_n & !right_n & xpos_0_.Q & xpos_1_.Q ; (2 pterms, 4 signals)
xpos_2_.C = y_8_.Q ; (1 pterm, 1 signal)

xpos_3_.D = left_n & !xpos_3_.Q & !N_86_0
    # !left_n & xpos_3_.Q & !N_86_0
    # !left_n & !xpos_3_.Q & N_86_0
    # left_n & xpos_3_.Q & N_86_0 ; (4 pterms, 3 signals)
xpos_3_.C = y_8_.Q ; (1 pterm, 1 signal)

xpos_4_.D.X1 = !left_n & !xpos_3_.Q & N_86_0
    # left_n & xpos_3_.Q & !N_86_0 ; (2 pterms, 3 signals)
xpos_4_.D.X2 = xpos_4_.Q ; (1 pterm, 1 signal)
xpos_4_.C = y_8_.Q ; (1 pterm, 1 signal)

y_0_.D = y_0_.Q & !x12
    # !y_0_.Q & x12 ; (2 pterms, 2 signals)
y_0_.C = ntscClock ; (1 pterm, 1 signal)

y_1_.D.X1 = y_1_.Q
    # y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & y_5_.Q & y_6_.Q & y_7_.Q
       & x12 & G_212 & N_188
    # y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & !y_5_.Q & !y_6_.Q
       & !y_7_.Q & x12 & G_212 & !N_188 ; (3 pterms, 11 signals)
y_1_.D.X2 = y_0_.Q & x12 ; (1 pterm, 2 signals)
y_1_.C = ntscClock ; (1 pterm, 1 signal)

y_2_.T = y_0_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & !y_5_.Q & !y_6_.Q & !y_7_.Q
       & x12 & G_212 & !N_188
    # y_0_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & y_5_.Q & y_6_.Q & y_7_.Q & x12
       & G_212 & N_188
    # y_0_.Q & y_1_.Q & x12 ; (3 pterms, 11 signals)
y_2_.C = ntscClock ; (1 pterm, 1 signal)

y_3_.D.X1 = y_0_.Q & y_1_.Q & y_2_.Q & x12 ; (1 pterm, 4 signals)
y_3_.D.X2 = y_3_.Q ; (1 pterm, 1 signal)
y_3_.C = ntscClock ; (1 pterm, 1 signal)

y_4_.D.X1 = y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & x12 ; (1 pterm, 5 signals)
y_4_.D.X2 = y_4_.Q ; (1 pterm, 1 signal)
y_4_.C = ntscClock ; (1 pterm, 1 signal)

y_4_3__n.X1 = y_0_.Q & y_1_.Q & y_2_.Q & x12 ; (1 pterm, 4 signals)
y_4_3__n.X2 = y_3_.Q ; (1 pterm, 1 signal)

y_4_4__n.X1 = y_0_.Q & y_1_.Q & y_2_.Q & y_3_.Q & x12 ; (1 pterm, 5 signals)
y_4_4__n.X2 = y_4_.Q ; (1 pterm, 1 signal)

y_4_5__n = !y_5_.Q & x12 & N_188
    # y_5_.Q & !N_188
    # y_5_.Q & !x12 ; (3 pterms, 3 signals)

y_4_6__n = y_5_.Q & !y_6_.Q & x12 & N_188
    # !y_5_.Q & y_6_.Q
    # y_6_.Q & !N_188
    # y_6_.Q & !x12 ; (4 pterms, 4 signals)

y_4_7__n.X1 = y_5_.Q & y_6_.Q & x12 & N_188 ; (1 pterm, 4 signals)
y_4_7__n.X2 = y_7_.Q ; (1 pterm, 1 signal)

y_5_.D = !y_5_.Q & x12 & N_188
    # y_5_.Q & !N_188
    # y_5_.Q & !x12 ; (3 pterms, 3 signals)
y_5_.C = ntscClock ; (1 pterm, 1 signal)

y_6_.D = y_5_.Q & !y_6_.Q & x12 & N_188
    # !y_5_.Q & y_6_.Q
    # y_6_.Q & !N_188
    # y_6_.Q & !x12 ; (4 pterms, 4 signals)
y_6_.C = ntscClock ; (1 pterm, 1 signal)

y_7_.D.X1 = y_5_.Q & y_6_.Q & x12 & N_188 ; (1 pterm, 4 signals)
y_7_.D.X2 = y_7_.Q ; (1 pterm, 1 signal)
y_7_.C = ntscClock ; (1 pterm, 1 signal)

y_8_.D = !( y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & !y_5_.Q & !y_6_.Q
       & !y_7_.Q & x12 & !N_188
    # y_0_.Q & !y_1_.Q & y_2_.Q & !y_3_.Q & !y_4_.Q & y_5_.Q & y_6_.Q & y_7_.Q
       & x12 & N_188
    # !y_8_.Q & !x12
    # x12 & !G_212 ) ; (4 pterms, 12 signals)
y_8_.C = ntscClock ; (1 pterm, 1 signal)

ypos_0_.D = up_n & !down_n & !ypos_0_.Q
    # !up_n & down_n & !ypos_0_.Q
    # !up_n & !down_n & ypos_0_.Q
    # up_n & down_n & ypos_0_.Q ; (4 pterms, 3 signals)
ypos_0_.C = y_8_.Q ; (1 pterm, 1 signal)

ypos_1_.D.X1 = !up_n & down_n & !ypos_0_.Q
    # up_n & !down_n & ypos_0_.Q ; (2 pterms, 3 signals)
ypos_1_.D.X2 = ypos_1_.Q ; (1 pterm, 1 signal)
ypos_1_.C = y_8_.Q ; (1 pterm, 1 signal)

ypos_2_.T = !up_n & down_n & !ypos_0_.Q & !ypos_1_.Q
    # up_n & !down_n & ypos_0_.Q & ypos_1_.Q ; (2 pterms, 4 signals)
ypos_2_.C = y_8_.Q ; (1 pterm, 1 signal)

ypos_3_.D = up_n & !ypos_3_.Q & !N_123_0
    # !up_n & ypos_3_.Q & !N_123_0
    # !up_n & !ypos_3_.Q & N_123_0
    # up_n & ypos_3_.Q & N_123_0 ; (4 pterms, 3 signals)
ypos_3_.C = y_8_.Q ; (1 pterm, 1 signal)

ypos_4_.D.X1 = !up_n & !ypos_3_.Q & N_123_0
    # up_n & ypos_3_.Q & !N_123_0 ; (2 pterms, 3 signals)
ypos_4_.D.X2 = ypos_4_.Q ; (1 pterm, 1 signal)
ypos_4_.C = y_8_.Q ; (1 pterm, 1 signal)




