(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire [(2'h3):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire15;
  wire signed [(3'h7):(1'h0)] wire14;
  wire [(3'h6):(1'h0)] wire13;
  wire [(3'h6):(1'h0)] wire12;
  wire signed [(4'h8):(1'h0)] wire11;
  wire signed [(3'h7):(1'h0)] wire4;
  reg [(3'h7):(1'h0)] reg10 = (1'h0);
  reg [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg8 = (1'h0);
  reg [(2'h2):(1'h0)] reg7 = (1'h0);
  reg [(4'ha):(1'h0)] reg6 = (1'h0);
  reg [(3'h6):(1'h0)] reg5 = (1'h0);
  assign y = {wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire4,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = (wire1 ? (~^wire0[(1'h1):(1'h1)]) : {$signed(wire0)});
  always
    @(posedge clk) begin
      reg5 <= (8'h9c);
      reg6 <= (+wire4);
      if (wire2)
        begin
          reg7 <= ($unsigned(wire4) ?
              $unsigned((reg6 <<< $unsigned(wire0))) : wire3);
          if (((~|(8'hae)) ?
              $unsigned(wire2[(2'h2):(1'h0)]) : wire1[(1'h0):(1'h0)]))
            begin
              reg8 <= wire1[(1'h1):(1'h0)];
              reg9 <= ($unsigned((8'ha2)) < (^(|reg7[(1'h1):(1'h1)])));
              reg10 <= (!$unsigned(($unsigned(reg9) && $unsigned((8'had)))));
            end
          else
            begin
              reg8 <= reg7;
            end
        end
      else
        begin
          if (wire0[(2'h3):(2'h3)])
            begin
              reg7 <= reg8[(2'h2):(1'h0)];
              reg8 <= ((({wire1} >> (8'hae)) ?
                  (8'hb0) : {$unsigned(wire0)}) && $signed(reg5));
              reg9 <= ($unsigned($unsigned($unsigned(reg5))) < (~&$unsigned($signed(wire0))));
            end
          else
            begin
              reg7 <= {wire1};
              reg8 <= (-(wire0[(2'h2):(1'h0)] + ((reg9 >> reg6) + reg5[(3'h4):(2'h2)])));
              reg9 <= {{reg5}};
            end
        end
    end
  assign wire11 = $unsigned(reg10[(1'h0):(1'h0)]);
  assign wire12 = reg5[(1'h1):(1'h0)];
  assign wire13 = $signed({reg9});
  assign wire14 = {$signed(((reg8 + reg5) - $signed((8'ha7))))};
  assign wire15 = wire12[(2'h3):(1'h0)];
endmodule