{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648698421267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648698421267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 14:47:01 2022 " "Processing started: Thu Mar 31 14:47:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648698421267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648698421267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_v2 -c lab3_v2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_v2 -c lab3_v2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648698421267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648698421814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648698421814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p4_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_p4_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p4_inst " "Found entity 1: lab3_p4_inst" {  } { { "lab3_p4_inst.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_7seg " "Found entity 1: comparator_7seg" {  } { { "comparator_7seg.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rmuh5776/documents/elec2602/elec2602_group6-master/lab2/templates/p1/four_bit_2to1muxv2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/rmuh5776/documents/elec2602/elec2602_group6-master/lab2/templates/p1/four_bit_2to1muxv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_2to1muxV2 " "Found entity 1: four_bit_2to1muxV2" {  } { { "../elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/two_bit_4to1muxv2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/two_bit_4to1muxv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_4to1muxV2 " "Found entity 1: two_bit_4to1muxV2" {  } { { "Lab 3 Part 2 templates/two_bit_4to1muxV2.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/two_bit_4to1muxV2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 3 templates/lab3_p3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/lab3_p3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p3_TB " "Found entity 1: lab3_p3_TB" {  } { { "Lab 3 Part 3 templates/lab3_p3_TB.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/lab3_p3_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 3 templates/lab3_p3_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/lab3_p3_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p3_instantiate " "Found entity 1: lab3_p3_instantiate" {  } { { "Lab 3 Part 3 templates/lab3_p3_instantiate.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/lab3_p3_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 3 templates/fourbit_fa.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/fourbit_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBit_FA " "Found entity 1: fourBit_FA" {  } { { "Lab 3 Part 3 templates/fourBit_FA.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 3 templates/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Lab 3 Part 3 templates/FA.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431068 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../elec2602_group6-master/elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v " "Can't analyze file -- file ../../elec2602_group6-master/elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1648698431072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/lab3_p2_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p2_v2 " "Found entity 1: lab3_p2_v2" {  } { { "Lab 3 Part 2 templates/lab3_p2_v2.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/lab3_p2_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p2_v1 " "Found entity 1: lab3_p2_v1" {  } { { "Lab 3 Part 2 templates/lab3_p2_v1.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/lab3_p2_tbv2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_tbv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p2_TBv2 " "Found entity 1: lab3_p2_TBv2" {  } { { "Lab 3 Part 2 templates/lab3_p2_TBv2.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_TBv2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/lab3_p2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p2_TB " "Found entity 1: lab3_p2_TB" {  } { { "Lab 3 Part 2 templates/lab3_p2_TB.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "Lab 3 Part 2 templates/comparator.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/circuitb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/circuitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "Lab 3 Part 2 templates/circuitB.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/circuitB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 2 templates/circuita.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/circuita.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuitA " "Found entity 1: circuitA" {  } { { "Lab 3 Part 2 templates/circuitA.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/circuitA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_TB " "Found entity 1: lab3_p1_TB" {  } { { "Lab 3 Part 1 templates/lab3_p1_TB.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/lab3_p1_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/lab3_p1_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_instantiate " "Found entity 1: lab3_p1_instantiate" {  } { { "Lab 3 Part 1 templates/lab3_p1_instantiate.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/lab3_p1_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab 3 part 1 templates/binary_to_7seg2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 3 part 1 templates/binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "Lab 3 Part 1 templates/binary_to_7Seg.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p2_instantiate.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_p2_instantiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p2_instantiate " "Found entity 1: lab3_p2_instantiate" {  } { { "lab3_p2_instantiate.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p2_instantiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431101 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab3_v2.v " "Can't analyze file -- file lab3_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1648698431105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab3_p4.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lab3_p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p4 " "Found entity 1: lab3_p4" {  } { { "output_files/lab3_p4.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431108 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/lab3_p3_inst.v " "Can't analyze file -- file output_files/lab3_p3_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1648698431112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_p4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_p4_TB " "Found entity 1: lab3_p4_TB" {  } { { "lab3_p4_TB.v" "" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648698431114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648698431114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_p4 " "Elaborating entity \"lab3_p4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648698431159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_7seg comparator_7seg:c7s_inst " "Elaborating entity \"comparator_7seg\" for hierarchy \"comparator_7seg:c7s_inst\"" {  } { { "output_files/lab3_p4.v" "c7s_inst" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648698431160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBit_FA fourBit_FA:fa_inst " "Elaborating entity \"fourBit_FA\" for hierarchy \"fourBit_FA:fa_inst\"" {  } { { "output_files/lab3_p4.v" "fa_inst" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648698431161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA fourBit_FA:fa_inst\|FA:fa1 " "Elaborating entity \"FA\" for hierarchy \"fourBit_FA:fa_inst\|FA:fa1\"" {  } { { "Lab 3 Part 3 templates/fourBit_FA.v" "fa1" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648698431162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_p2_v2 lab3_p2_v2:displ_inst " "Elaborating entity \"lab3_p2_v2\" for hierarchy \"lab3_p2_v2:displ_inst\"" {  } { { "output_files/lab3_p4.v" "displ_inst" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648698431164 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1648698431221 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1648698431227 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1648698431227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648698431252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 14:47:11 2022 " "Processing ended: Thu Mar 31 14:47:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648698431252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648698431252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648698431252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648698431252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 30 s " "Quartus Prime Flow was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648698431872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648698432611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648698432611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 14:47:12 2022 " "Processing started: Thu Mar 31 14:47:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648698432611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1648698432611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab3_v2 lab3_v2 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab3_v2 lab3_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1648698432611 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab3_v2 lab3_v2 " "Quartus(args): --rtl_sim lab3_v2 lab3_v2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1648698432611 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1648698432847 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1648698433033 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1648698433035 ""}
{ "Warning" "0" "" "Warning: File lab3_v2_run_msim_rtl_verilog.do already exists - backing up current file as lab3_v2_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File lab3_v2_run_msim_rtl_verilog.do already exists - backing up current file as lab3_v2_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1648698433332 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/simulation/modelsim/lab3_v2_run_msim_rtl_verilog.do" {  } { { "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/simulation/modelsim/lab3_v2_run_msim_rtl_verilog.do" "0" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/simulation/modelsim/lab3_v2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/simulation/modelsim/lab3_v2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1648698433374 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1648698433375 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1648698433400 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1648698433401 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_v2_nativelink_simulation.rpt" {  } { { "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_v2_nativelink_simulation.rpt" "0" { Text "C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_v2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_v2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1648698433401 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1648698433401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648698433402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 14:47:13 2022 " "Processing ended: Thu Mar 31 14:47:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648698433402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648698433402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648698433402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1648698433402 ""}
