#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: WSJ
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Nov 11 23:15:21 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 11 23:15:34 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              2497           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     164.150 MHz       1000.000          6.092        496.954
 clk_Inferred                 1.000 MHz      32.006 MHz       1000.000         31.244        968.756
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     138.217 MHz       1000.000          7.235        992.765
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     376.506 MHz       1000.000          2.656        997.344
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.954       0.000              0            752
 clk_Inferred           clk_Inferred               968.756       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.765       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.344       0.000              0             19
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.178       0.000              0            752
 clk_Inferred           clk_Inferred                 0.230       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.031       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.397       0.000              0             19
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.248       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           2497
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.154       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.244       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.567       0.000              0            752
 clk_Inferred           clk_Inferred               974.333       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.135       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.854       0.000              0             19
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.217       0.000              0            752
 clk_Inferred           clk_Inferred                 0.244       0.000              0          12562
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.084       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.350       0.000              0             19
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.515       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           2497
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.631       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.649       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.787     508.582         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_232/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.582         Logic Levels: 2  
                                                                                   Logic: 0.838ns(29.854%), Route: 1.969ns(70.146%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.575    1004.965         ntclkbufg_0      
 CLMA_142_232/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.763                          
 clock uncertainty                                      -0.050    1005.713                          

 Setup time                                             -0.177    1005.536                          

 Data required time                                               1005.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.536                          
 Data arrival time                                                -508.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.772     508.567         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.567         Logic Levels: 2  
                                                                                   Logic: 0.838ns(30.014%), Route: 1.954ns(69.986%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564    1004.954         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.752                          
 clock uncertainty                                      -0.050    1005.702                          

 Setup time                                             -0.180    1005.522                          

 Data required time                                               1005.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.522                          
 Data arrival time                                                -508.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.960
  Launch Clock Delay      :  5.775
  Clock Pessimism Removal :  0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.557     503.953         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.953 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822     505.775         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.241     506.016 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.596     506.612         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.383     506.995 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.586     507.581         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.214     507.795 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.785     508.580         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_228/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.580         Logic Levels: 2  
                                                                                   Logic: 0.838ns(29.875%), Route: 1.967ns(70.125%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277    1003.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570    1004.960         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.798    1005.758                          
 clock uncertainty                                      -0.050    1005.708                          

 Setup time                                             -0.171    1005.537                          

 Data required time                                               1005.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.537                          
 Data arrival time                                                -508.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.942
  Launch Clock Delay      :  4.983
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.593       4.983         ntclkbufg_0      
 CLMA_146_244/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_146_244/Q2                   tco                   0.223       5.206 f       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.236       5.442         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_146_248/M2                                                           f       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   5.442         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.890       5.942         ntclkbufg_0      
 CLMA_146_248/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.662       5.280                          
 clock uncertainty                                       0.000       5.280                          

 Hold time                                              -0.016       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                  -5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  4.938
  Clock Pessimism Removal :  -0.907

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548       4.938         ntclkbufg_0      
 CLMA_126_220/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_220/Q0                   tco                   0.223       5.161 f       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.305         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMS_126_221/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   5.305         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.826       5.878         ntclkbufg_0      
 CLMS_126_221/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.907       4.971                          
 clock uncertainty                                       0.000       4.971                          

 Hold time                                               0.033       5.004                          

 Data required time                                                  5.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.004                          
 Data arrival time                                                  -5.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.900
  Launch Clock Delay      :  4.960
  Clock Pessimism Removal :  -0.907

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.277       3.390         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.390 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570       4.960         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK

 CLMA_142_228/Q0                   tco                   0.223       5.183 f       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.144       5.327         u_jtag_top/u_jtag_driver/shift_reg [36]
 CLMS_142_229/CD                                                           f       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D

 Data arrival time                                                   5.327         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.757       4.052         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.052 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.848       5.900         ntclkbufg_0      
 CLMS_142_229/CLK                                                          r       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.907       4.993                          
 clock uncertainty                                       0.000       4.993                          

 Hold time                                               0.033       5.026                          

 Data required time                                                  5.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.026                          
 Data arrival time                                                  -5.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984      27.753         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211      27.964 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667      28.631         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214      28.845 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      30.538         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      30.752 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      32.361         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      32.525 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.306      35.831         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  35.831         Logic Levels: 29 
                                                                                   Logic: 7.164ns(22.789%), Route: 24.272ns(77.211%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.556    1003.748         ntclkbufg_1      
 CLMS_10_213/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WCLK
 clock pessimism                                         0.598    1004.346                          
 clock uncertainty                                      -0.050    1004.296                          

 Setup time                                              0.291    1004.587                          

 Data required time                                               1004.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.587                          
 Data arrival time                                                 -35.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984      27.753         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211      27.964 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667      28.631         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214      28.845 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      30.538         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      30.752 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      32.361         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      32.525 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.990      35.515         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  35.515         Logic Levels: 29 
                                                                                   Logic: 7.164ns(23.021%), Route: 23.956ns(76.979%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.551    1003.743         ntclkbufg_1      
 CLMS_10_209/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WCLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                              0.291    1004.582                          

 Data required time                                               1004.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.582                          
 Data arrival time                                                 -35.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.717
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.831       4.395         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.655       6.311         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.434       6.745 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         u_tinyriscv/u_ex/_N1634
                                                         0.060       6.805 r       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.805         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.097       6.902 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.902         u_tinyriscv/u_ex/_N1638
                                                         0.060       6.962 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.962         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.097       7.059 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.059         u_tinyriscv/u_ex/_N1642
                                                         0.060       7.119 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.119         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.097       7.216 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.216         u_tinyriscv/u_ex/_N1646
                                                         0.060       7.276 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.276         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.097       7.373 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.373         u_tinyriscv/u_ex/_N1650
                                                         0.060       7.433 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.433         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.097       7.530 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.530         u_tinyriscv/u_ex/_N1654
                                                         0.060       7.590 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.590         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.097       7.687 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.687         u_tinyriscv/u_ex/_N1658
 CLMS_54_193/Y1                    td                    0.381       8.068 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=7)        1.517       9.585         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_157/Y2                    td                    0.384       9.969 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.495      11.464         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.276      11.740 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.587      12.327         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.211      12.538 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.428      12.966         _N9330           
 CLMA_90_261/Y2                    td                    0.284      13.250 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        1.070      14.320         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.209      14.529 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.263      14.792         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.276      15.068 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.435      15.503         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.169      15.672 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.920      16.592         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.169      16.761 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.264      17.025         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.165      17.190 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.811      18.001         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.164      18.165 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.633      18.798         _N22463          
 CLMA_118_256/Y0                   td                    0.387      19.185 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.444      19.629         _N23103          
 CLMA_118_261/Y0                   td                    0.282      19.911 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.742      20.653         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.384      21.037 r       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.607      23.644         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.216      23.860 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.808      24.668         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.164      24.832 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.582      25.414         _N18042          
 CLMA_98_132/Y0                    td                    0.387      25.801 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752      26.553         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216      26.769 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.241      28.010         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.207      28.217 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.586      28.803         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.214      29.017 r       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.561      30.578         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.214      30.792 r       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.473      32.265         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.387      32.652 r       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.818      35.470         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  35.470         Logic Levels: 29 
                                                                                   Logic: 7.383ns(23.759%), Route: 23.692ns(76.241%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.525    1003.717         ntclkbufg_1      
 CLMS_46_165/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WCLK
 clock pessimism                                         0.598    1004.315                          
 clock uncertainty                                      -0.050    1004.265                          

 Setup time                                              0.291    1004.556                          

 Data required time                                               1004.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.556                          
 Data arrival time                                                 -35.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.588       3.780         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK

 CLMA_42_248/Q2                    tco                   0.223       4.003 f       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.256       4.259         m1_addr_i[11]    
 CLMA_46_244/M2                                                            f       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D

 Data arrival time                                                   4.259         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.853       4.417         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.600       3.792         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK

 CLMA_58_248/Q3                    tco                   0.223       4.015 f       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.254       4.269         m1_addr_i[5]     
 CLMA_58_240/M1                                                            f       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D

 Data arrival time                                                   4.269         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.857       4.421         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.016       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                  -4.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  3.756
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.564       3.756         ntclkbufg_1      
 CLMA_90_285/CLK                                                           r       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_90_285/Q0                    tco                   0.223       3.979 f       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.144       4.123         u_tinyriscv/u_clint/csr_state_3
 CLMA_82_284/A1                                                            f       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.851       4.415         ntclkbufg_1      
 CLMA_82_284/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.043                          
 clock uncertainty                                       0.000       4.043                          

 Hold time                                              -0.166       3.877                          

 Data required time                                                  3.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.877                          
 Data arrival time                                                  -4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.592
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.589       6.900         _N15             
 CLMA_66_32/Y0                     td                    0.164       7.064 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.436       7.500         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   7.500         Logic Levels: 6  
                                                                                   Logic: 3.276ns(53.355%), Route: 2.864ns(46.645%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.592    1000.592         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.592                          
 clock uncertainty                                      -0.050    1000.542                          

 Setup time                                             -0.277    1000.265                          

 Data required time                                               1000.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.265                          
 Data arrival time                                                  -7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.765                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.768  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.592
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.589       6.900         _N15             
 CLMA_66_32/Y0                     td                    0.164       7.064 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.436       7.500         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   7.500         Logic Levels: 6  
                                                                                   Logic: 3.276ns(53.355%), Route: 2.864ns(46.645%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.592    1000.592         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.592                          
 clock uncertainty                                      -0.050    1000.542                          

 Setup time                                             -0.277    1000.265                          

 Data required time                                               1000.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.265                          
 Data arrival time                                                  -7.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.765                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.849  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.511
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.360       1.360         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.261       1.621 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.419       2.040         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.427 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.427         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.380       2.807 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.442       3.249         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.431       3.680 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.680         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.381       4.061 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.482       4.543         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.930 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.930         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.380       5.310 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.496       5.806         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.505       6.311 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.618       6.929         _N15             
 CLMA_58_36/Y1                     td                    0.169       7.098 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.217       7.315         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_58_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.315         Logic Levels: 6  
                                                                                   Logic: 3.281ns(55.097%), Route: 2.674ns(44.903%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.511    1000.511         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.511                          
 clock uncertainty                                      -0.050    1000.461                          

 Setup time                                             -0.277    1000.184                          

 Data required time                                               1000.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.184                          
 Data arrival time                                                  -7.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.869                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.389
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.586       0.586         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.223       0.809 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.444       1.253         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMS_66_33/B1                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.253         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.433%), Route: 0.444ns(66.567%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.389       1.389         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.389                          
 clock uncertainty                                       0.000       1.389                          

 Hold time                                              -0.167       1.222                          

 Data required time                                                  1.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.222                          
 Data arrival time                                                  -1.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.031                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.186
  Launch Clock Delay      :  0.633
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.633       0.633         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_49/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_49/Q1                     tco                   0.223       0.856 f       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.351       1.207         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_70_40/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D

 Data arrival time                                                   1.207         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.850%), Route: 0.351ns(61.150%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.186       1.186         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_40/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000       1.186                          
 clock uncertainty                                       0.000       1.186                          

 Hold time                                              -0.016       1.170                          

 Data required time                                                  1.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.170                          
 Data arrival time                                                  -1.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.037                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.358
  Launch Clock Delay      :  0.586
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.586       0.586         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.223       0.809 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.341       1.150         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_66_36/B2                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.150         Logic Levels: 0  
                                                                                   Logic: 0.223ns(39.539%), Route: 0.341ns(60.461%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.358       1.358         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.358                          
 clock uncertainty                                       0.000       1.358                          

 Hold time                                              -0.256       1.102                          

 Data required time                                                  1.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.102                          
 Data arrival time                                                  -1.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.048                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/C0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.183    1000.172                          

 Data required time                                               1000.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.172                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.180    1000.175                          

 Data required time                                               1000.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.175                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.347                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.604
  Clock Pessimism Removal :  0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.261       0.865 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.608       1.473         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.282       1.755 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.432       2.187         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.377       2.564 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.264       2.828         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/B0                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.828         Logic Levels: 2  
                                                                                   Logic: 0.920ns(41.367%), Route: 1.304ns(58.633%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378    1000.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.027    1000.405                          
 clock uncertainty                                      -0.050    1000.355                          

 Setup time                                             -0.174    1000.181                          

 Data required time                                               1000.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.181                          
 Data arrival time                                                  -2.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.353                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.604
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.246       0.847         top_dht22_inst/sel [6]
 CLMS_102_45/B0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.027       0.577                          
 clock uncertainty                                       0.000       0.577                          

 Hold time                                              -0.127       0.450                          

 Data required time                                                  0.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.450                          
 Data arrival time                                                  -0.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.604
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.246       0.847         top_dht22_inst/sel [6]
 CLMS_102_45/A1                                                            f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   0.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.604       0.604         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.027       0.577                          
 clock uncertainty                                       0.000       0.577                          

 Hold time                                              -0.166       0.411                          

 Data required time                                                  0.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.411                          
 Data arrival time                                                  -0.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.462
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  -0.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.378       0.378         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q1                    tco                   0.223       0.601 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       0.745         top_dht22_inst/sel [3]
 CLMA_106_45/A4                                                            f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.745         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.462       0.462         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.084       0.378                          
 clock uncertainty                                       0.000       0.378                          

 Hold time                                              -0.081       0.297                          

 Data required time                                                  0.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.297                          
 Data arrival time                                                  -0.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984       8.891         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211       9.102 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667       9.769         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214       9.983 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      11.676         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      11.890 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      13.499         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      13.663 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.306      16.969         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  16.969         Logic Levels: 12 
                                                                                   Logic: 3.483ns(20.526%), Route: 13.486ns(79.474%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.984       8.891         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.211       9.102 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.667       9.769         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.214       9.983 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.693      11.676         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.214      11.890 r       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.609      13.499         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.164      13.663 r       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.990      16.653         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  16.653         Logic Levels: 12 
                                                                                   Logic: 3.483ns(20.915%), Route: 13.170ns(79.085%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.729       3.085         nt_rst           
 CLMA_126_160/Y0                   td                    0.383       3.468 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.456       3.924         _N15360          
 CLMS_126_173/Y1                   td                    0.209       4.133 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.260       4.393         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.282       4.675 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.261       4.936         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.165       5.101 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.624       6.725         _N18050          
 CLMA_98_132/Y0                    td                    0.214       6.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.752       7.691         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.216       7.907 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.241       9.148         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.207       9.355 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.586       9.941         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.214      10.155 r       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.561      11.716         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.214      11.930 r       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.473      13.403         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.387      13.790 r       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.818      16.608         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  16.608         Logic Levels: 12 
                                                                                   Logic: 3.702ns(22.290%), Route: 12.906ns(77.710%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.397       1.571         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.414       1.588         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.588         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.798%), Route: 0.559ns(35.202%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U11                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.157       0.157         nt_gpio[1]       
 IOBD_152_102/DIN                  td                    0.935       1.092 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       1.092         gpio_tri[1]/ntI  
 IOL_151_102/RX_DATA_DD            td                    0.094       1.186 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.446       1.632         _N2              
 CLMA_130_101/C0                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.632         Logic Levels: 2  
                                                                                   Logic: 1.029ns(63.051%), Route: 0.603ns(36.949%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.112
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.624     507.137         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.137         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.669%), Route: 1.593ns(70.331%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.300    1004.112         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.866                          
 clock uncertainty                                      -0.050    1004.816                          

 Setup time                                             -0.112    1004.704                          

 Data required time                                               1004.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.704                          
 Data arrival time                                                -507.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.112
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.624     507.137         u_jtag_top/u_jtag_driver/_N22988
 CLMS_134_229/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.137         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.669%), Route: 1.593ns(70.331%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.300    1004.112         ntclkbufg_0      
 CLMS_134_229/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.866                          
 clock uncertainty                                      -0.050    1004.816                          

 Setup time                                             -0.111    1004.705                          

 Data required time                                               1004.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.705                          
 Data arrival time                                                -507.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.276     503.400         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.400 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472     504.872         ntclkbufg_0      
 CLMA_146_224/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_146_224/Q0                   tco                   0.193     505.065 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.492     505.557         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMS_142_209/Y0                   td                    0.308     505.865 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.477     506.342         u_jtag_top/u_jtag_driver/_N11305
 CLMS_142_213/Y0                   td                    0.171     506.513 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.634     507.147         u_jtag_top/u_jtag_driver/_N22988
 CLMA_142_232/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.147         Logic Levels: 2  
                                                                                   Logic: 0.672ns(29.538%), Route: 1.603ns(70.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.312    1004.124         ntclkbufg_0      
 CLMA_142_232/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.754    1004.878                          
 clock uncertainty                                      -0.050    1004.828                          

 Setup time                                             -0.111    1004.717                          

 Data required time                                               1004.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.717                          
 Data arrival time                                                -507.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.740
  Launch Clock Delay      :  4.141
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.329       4.141         ntclkbufg_0      
 CLMA_146_244/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_146_244/Q2                   tco                   0.198       4.339 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.238       4.577         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_146_248/M2                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   4.577         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.551       4.740         ntclkbufg_0      
 CLMA_146_248/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.377       4.363                          
 clock uncertainty                                       0.000       4.363                          

 Hold time                                              -0.003       4.360                          

 Data required time                                                  4.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.360                          
 Data arrival time                                                  -4.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  4.096
  Clock Pessimism Removal :  -0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.284       4.096         ntclkbufg_0      
 CLMA_126_220/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_220/Q0                   tco                   0.197       4.293 f       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.431         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMS_126_221/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   4.431         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.481       4.670         ntclkbufg_0      
 CLMS_126_221/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.547       4.123                          
 clock uncertainty                                       0.000       4.123                          

 Hold time                                               0.028       4.151                          

 Data required time                                                  4.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.151                          
 Data arrival time                                                  -4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.687
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  -0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.301       4.113         ntclkbufg_0      
 CLMA_130_232/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_232/Q0                   tco                   0.197       4.310 f       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.449         u_jtag_top/u_jtag_driver/rx_data [18]
 CLMA_130_233/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D

 Data arrival time                                                   4.449         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.126       3.189         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.189 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.498       4.687         ntclkbufg_0      
 CLMA_130_233/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/CLK
 clock pessimism                                        -0.547       4.140                          
 clock uncertainty                                       0.000       4.140                          

 Hold time                                               0.028       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.168                          
 Data arrival time                                                  -4.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779      22.490         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169      22.659 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585      23.244         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182      23.426 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324      24.750         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192      24.942 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      26.228         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      26.367 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.058      29.425         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  29.425         Logic Levels: 29 
                                                                                   Logic: 5.808ns(22.452%), Route: 20.061ns(77.548%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.296    1003.105         ntclkbufg_1      
 CLMS_10_213/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_22/gateop/WCLK
 clock pessimism                                         0.416    1003.521                          
 clock uncertainty                                      -0.050    1003.471                          

 Setup time                                              0.287    1003.758                          

 Data required time                                               1003.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.758                          
 Data arrival time                                                 -29.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779      22.490         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169      22.659 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585      23.244         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182      23.426 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324      24.750         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192      24.942 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      26.228         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      26.367 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.801      29.168         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  29.168         Logic Levels: 29 
                                                                                   Logic: 5.808ns(22.677%), Route: 19.804ns(77.323%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.291    1003.100         ntclkbufg_1      
 CLMS_10_209/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_22/gateop/WCLK
 clock pessimism                                         0.416    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                              0.287    1003.753                          

 Data required time                                               1003.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.753                          
 Data arrival time                                                 -29.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.489       3.556         ntclkbufg_1      
 CLMA_70_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK

 CLMA_70_212/Q0                    tco                   0.209       3.765 r       u_tinyriscv/u_id_ex/op1_ff/qout_r[2]/opit_0_MUX4TO1Q/Q
                                   net (fanout=14)       1.270       5.035         u_tinyriscv/ie_op1_o [2]
 CLMS_54_161/COUT                  td                    0.348       5.383 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.383         u_tinyriscv/u_ex/_N1634
                                                         0.057       5.440 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       5.440         u_tinyriscv/u_ex/_N1636
 CLMS_54_165/COUT                  td                    0.083       5.523 f       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.523         u_tinyriscv/u_ex/_N1638
                                                         0.057       5.580 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       5.580         u_tinyriscv/u_ex/_N1640
 CLMS_54_169/COUT                  td                    0.083       5.663 f       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.663         u_tinyriscv/u_ex/_N1642
                                                         0.057       5.720 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.720         u_tinyriscv/u_ex/_N1644
 CLMS_54_173/COUT                  td                    0.083       5.803 f       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.803         u_tinyriscv/u_ex/_N1646
                                                         0.057       5.860 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       5.860         u_tinyriscv/u_ex/_N1648
 CLMS_54_177/COUT                  td                    0.083       5.943 f       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.943         u_tinyriscv/u_ex/_N1650
                                                         0.057       6.000 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.000         u_tinyriscv/u_ex/_N1652
 CLMS_54_181/COUT                  td                    0.083       6.083 f       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         u_tinyriscv/u_ex/_N1654
                                                         0.057       6.140 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.140         u_tinyriscv/u_ex/_N1656
 CLMS_54_189/COUT                  td                    0.083       6.223 f       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.223         u_tinyriscv/u_ex/_N1658
                                                         0.057       6.280 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       6.280         u_tinyriscv/u_ex/_N1660
 CLMS_54_193/Y3                    td                    0.305       6.585 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y1
                                   net (fanout=8)        1.267       7.852         u_tinyriscv/u_ex/op1_add_op2_res [31]
 CLMA_90_157/Y2                    td                    0.227       8.079 r       u_rib/N332_2/gateop/F
                                   net (fanout=36)       1.150       9.229         u_rib/_N22893    
 CLMA_90_241/Y3                    td                    0.221       9.450 r       u_rib/N68_2[21]_1/gateop/F
                                   net (fanout=1)        0.480       9.930         u_rib/N68 [21]   
 CLMA_90_257/Y0                    td                    0.169      10.099 r       u_rib/N274_3[21]/gateop/F
                                   net (fanout=1)        0.359      10.458         _N9330           
 CLMA_90_261/Y2                    td                    0.227      10.685 r       u_rom/N1462_6/gateop/F
                                   net (fanout=2)        0.836      11.521         u_rom/_N27396    
 CLMA_94_288/Y1                    td                    0.167      11.688 r       u_rom/N1467_13/gateop_perm/Z
                                   net (fanout=4)        0.242      11.930         u_rom/_N27515    
 CLMS_94_289/Y3                    td                    0.221      12.151 r       u_rom/N1467_17/gateop_perm/Z
                                   net (fanout=3)        0.370      12.521         u_rom/_N27519    
 CLMS_102_289/Y3                   td                    0.135      12.656 r       u_rom/N1467_19/gateop_perm/Z
                                   net (fanout=76)       0.732      13.388         u_rom/_N27521    
 CLMA_126_280/Y1                   td                    0.135      13.523 r       u_rom/N1088_1_3/gateop_perm/Z
                                   net (fanout=3)        0.243      13.766         u_rom/N1088      
 CLMA_126_280/Y2                   td                    0.132      13.898 r       u_rom/data_o[2]_1/gateop_perm/Z
                                   net (fanout=3)        0.642      14.540         u_rom/_N22461    
 CLMA_114_284/Y0                   td                    0.131      14.671 r       u_rom/data_o[4]_1/gateop_perm/Z
                                   net (fanout=11)       0.491      15.162         _N22463          
 CLMA_118_256/Y0                   td                    0.310      15.472 r       u_rom/data_o[12]_2/gateop_perm/Z
                                   net (fanout=5)        0.351      15.823         _N23103          
 CLMA_118_261/Y0                   td                    0.226      16.049 r       u_rom/data_o[21]_9/gateop_perm/Z
                                   net (fanout=2)        0.585      16.634         u_rom/_N23260    
 CLMA_118_272/Y2                   td                    0.279      16.913 f       u_rom/data_o[15]_21/gateop_perm/Z
                                   net (fanout=3)        2.218      19.131         s0_data_i[15]    
 CLMA_126_124/Y6AB                 td                    0.173      19.304 r       u_rib/N70_8[15]_muxf6_perm/Z
                                   net (fanout=1)        0.716      20.020         u_rib/_N10324    
 CLMA_106_129/Y0                   td                    0.131      20.151 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.478      20.629         _N18042          
 CLMA_98_132/Y0                    td                    0.310      20.939 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599      21.538         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173      21.711 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.033      22.744         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.165      22.909 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.471      23.380         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.182      23.562 f       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.219      24.781         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.192      24.973 f       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.194      26.167         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.297      26.464 f       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.608      29.072         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            f       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  29.072         Logic Levels: 29 
                                                                                   Logic: 5.962ns(23.366%), Route: 19.554ns(76.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.262    1003.071         ntclkbufg_1      
 CLMS_46_165/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_25/gateop/WCLK
 clock pessimism                                         0.416    1003.487                          
 clock uncertainty                                      -0.050    1003.437                          

 Setup time                                              0.287    1003.724                          

 Data required time                                               1003.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.724                          
 Data arrival time                                                 -29.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.118
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.309       3.118         ntclkbufg_1      
 CLMA_90_285/CLK                                                           r       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_90_285/Q0                    tco                   0.197       3.315 f       u_tinyriscv/u_clint/csr_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.142       3.457         u_tinyriscv/u_clint/csr_state_3
 CLMA_82_284/A1                                                            f       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.457         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.112%), Route: 0.142ns(41.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.516       3.583         ntclkbufg_1      
 CLMA_82_284/CLK                                                           r       u_tinyriscv/u_clint/int_addr_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.325                          
 clock uncertainty                                       0.000       3.325                          

 Hold time                                              -0.112       3.213                          

 Data required time                                                  3.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.213                          
 Data arrival time                                                  -3.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.327       3.136         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/CLK

 CLMA_42_248/Q2                    tco                   0.198       3.334 r       u_tinyriscv/u_pc_reg/pc_o[11]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.246       3.580         m1_addr_i[11]    
 CLMA_46_244/M2                                                            r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/D

 Data arrival time                                                   3.580         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.505       3.572         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[11]/opit_0/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.149
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.340       3.149         ntclkbufg_1      
 CLMA_58_248/CLK                                                           r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/CLK

 CLMA_58_248/Q3                    tco                   0.198       3.347 r       u_tinyriscv/u_pc_reg/pc_o[5]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.252       3.599         m1_addr_i[5]     
 CLMA_58_240/M1                                                            r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/D

 Data arrival time                                                   3.599         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.000%), Route: 0.252ns(56.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2497)     1.511       3.578         ntclkbufg_1      
 CLMA_58_240/CLK                                                           r       u_tinyriscv/u_if_id/inst_addr_ff/qout_r[5]/opit_0/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.003       3.317                          

 Data required time                                                  3.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.317                          
 Data arrival time                                                  -3.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.496
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.482       5.594         _N15             
 CLMA_66_32/Y0                     td                    0.131       5.725 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.363       6.088         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 6  
                                                                                   Logic: 2.626ns(52.826%), Route: 2.345ns(47.174%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.496    1000.496         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.496                          
 clock uncertainty                                      -0.050    1000.446                          

 Setup time                                             -0.223    1000.223                          

 Data required time                                               1000.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.223                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.496
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.482       5.594         _N15             
 CLMA_66_32/Y0                     td                    0.131       5.725 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.363       6.088         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_58_32/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   6.088         Logic Levels: 6  
                                                                                   Logic: 2.626ns(52.826%), Route: 2.345ns(47.174%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.496    1000.496         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.496                          
 clock uncertainty                                      -0.050    1000.446                          

 Setup time                                             -0.223    1000.223                          

 Data required time                                               1000.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.223                          
 Data arrival time                                                  -6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.135                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.701  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.416
  Launch Clock Delay      :  1.117
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.117       1.117         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_37/Q1                     tco                   0.209       1.326 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.684         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.994 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.994         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_70_40/Y3                     td                    0.305       2.299 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.347       2.646         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_66_37/COUT                   td                    0.346       2.992 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.992         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_66_41/Y1                     td                    0.305       3.297 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.406       3.703         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.013 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.013         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_58_41/Y3                     td                    0.305       4.318 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.389       4.707         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_66_44/Y3                     td                    0.405       5.112 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.506       5.618         _N15             
 CLMA_58_36/Y1                     td                    0.135       5.753 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.200       5.953         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_58_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.953         Logic Levels: 6  
                                                                                   Logic: 2.630ns(54.384%), Route: 2.206ns(45.616%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_54_64/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.416    1000.416         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_58_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.416                          
 clock uncertainty                                      -0.050    1000.366                          

 Setup time                                             -0.223    1000.143                          

 Data required time                                               1000.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.143                          
 Data arrival time                                                  -5.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.190                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.461  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.989
  Launch Clock Delay      :  0.528
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.528       0.528         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_49/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_49/Q1                     tco                   0.198       0.726 r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.344       1.070         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_70_40/M3                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D

 Data arrival time                                                   1.070         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.531%), Route: 0.344ns(63.469%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.989       0.989         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_70_40/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000       0.989                          
 clock uncertainty                                       0.000       0.989                          

 Hold time                                              -0.003       0.986                          

 Data required time                                                  0.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.986                          
 Data arrival time                                                  -1.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.084                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.114
  Launch Clock Delay      :  0.489
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.489       0.489         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.197       0.686 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.330       1.016         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMA_66_36/B2                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.016         Logic Levels: 0  
                                                                                   Logic: 0.197ns(37.381%), Route: 0.330ns(62.619%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.114       1.114         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_66_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.114                          
 clock uncertainty                                       0.000       1.114                          

 Hold time                                              -0.185       0.929                          

 Data required time                                                  0.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.929                          
 Data arrival time                                                  -1.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.087                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.116
  Launch Clock Delay      :  0.489
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.489       0.489         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_54_41/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK

 CLMS_54_41/Q1                     tco                   0.197       0.686 f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/Q
                                   net (fanout=56)       0.430       1.116         top_dht22_inst/DHT22_drive_inst/cur_state [0]
 CLMS_66_33/B1                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.116         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.419%), Route: 0.430ns(68.581%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_54_64/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.116       1.116         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_66_33/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.116                          
 clock uncertainty                                       0.000       1.116                          

 Hold time                                              -0.112       1.004                          

 Data required time                                                  1.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.004                          
 Data arrival time                                                  -1.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/C0                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.111    1000.161                          

 Data required time                                               1000.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.161                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.854                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/A0                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.109    1000.163                          

 Data required time                                               1000.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.163                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.856                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.313
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_45/Q1                    tco                   0.209       0.697 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.476       1.173         top_dht22_inst/sel [0]
 CLMA_106_40/Y0                    td                    0.226       1.399 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.363       1.762         top_dht22_inst/HEX8_inst/_N23111
 CLMA_106_44/Y3                    td                    0.302       2.064 r       top_dht22_inst/HEX8_inst/N71inv/gateop_perm/Z
                                   net (fanout=7)        0.243       2.307         top_dht22_inst/HEX8_inst/N71_inv
 CLMA_106_45/B0                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.307         Logic Levels: 2  
                                                                                   Logic: 0.737ns(40.517%), Route: 1.082ns(59.483%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_44/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313    1000.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.009    1000.322                          
 clock uncertainty                                      -0.050    1000.272                          

 Setup time                                             -0.104    1000.168                          

 Data required time                                               1000.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.168                          
 Data arrival time                                                  -2.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.861                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.237       0.747         top_dht22_inst/sel [6]
 CLMS_102_45/B0                                                            f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   0.747         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.009       0.479                          
 clock uncertainty                                       0.000       0.479                          

 Hold time                                              -0.082       0.397                          

 Data required time                                                  0.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.397                          
 Data arrival time                                                  -0.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.009

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q2                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.237       0.747         top_dht22_inst/sel [6]
 CLMS_102_45/A1                                                            f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   0.747         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.488       0.488         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_102_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.009       0.479                          
 clock uncertainty                                       0.000       0.479                          

 Hold time                                              -0.112       0.367                          

 Data required time                                                  0.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.367                          
 Data arrival time                                                  -0.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.358
  Launch Clock Delay      :  0.313
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.313       0.313         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q1                    tco                   0.197       0.510 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.139       0.649         top_dht22_inst/sel [3]
 CLMA_106_45/A4                                                            f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.649         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_44/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.358       0.358         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_45/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.044       0.314                          
 clock uncertainty                                       0.000       0.314                          

 Hold time                                              -0.055       0.259                          

 Data required time                                                  0.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.259                          
 Data arrival time                                                  -0.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779       7.242         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169       7.411 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585       7.996         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182       8.178 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324       9.502         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192       9.694 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      10.980         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      11.119 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        3.058      14.177         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_213/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_22/gateop/WD

 Data arrival time                                                  14.177         Logic Levels: 12 
                                                                                   Logic: 2.899ns(20.449%), Route: 11.278ns(79.551%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_22/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.779       7.242         u_tinyriscv/u_ex/_N13122
 CLMA_82_160/Y0                    td                    0.169       7.411 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        0.585       7.996         u_tinyriscv/u_ex/_N17966
 CLMA_58_161/Y6AB                  td                    0.182       8.178 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        1.324       9.502         u_tinyriscv/_N13289
 CLMA_14_209/Y0                    td                    0.192       9.694 f       u_tinyriscv/u_ex/N37_86/gateop_perm/Z
                                   net (fanout=3)        1.286      10.980         u_tinyriscv/ex_reg_wdata_o [22]
 CLMA_94_208/Y0                    td                    0.139      11.119 f       u_tinyriscv/u_regs/N79[22]/gateop_perm/Z
                                   net (fanout=6)        2.801      13.920         u_tinyriscv/u_regs/N79 [22]
 CLMS_10_209/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_22/gateop/WD

 Data arrival time                                                  13.920         Logic Levels: 12 
                                                                                   Logic: 2.899ns(20.826%), Route: 11.021ns(79.174%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_25/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      1.350       2.535         nt_rst           
 CLMA_126_160/Y0                   td                    0.308       2.843 r       timer_0/N54[23]/gateop/F
                                   net (fanout=3)        0.358       3.201         _N15360          
 CLMS_126_173/Y1                   td                    0.167       3.368 r       u_rib/N70_7[23]_2/gateop_perm/Z
                                   net (fanout=1)        0.239       3.607         u_rib/_N28187    
 CLMS_126_173/Y0                   td                    0.226       3.833 r       u_rib/N70_8[23]/gateop/F
                                   net (fanout=1)        0.240       4.073         u_rib/_N10332    
 CLMA_126_172/Y2                   td                    0.132       4.205 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.315       5.520         _N18050          
 CLMA_98_132/Y0                    td                    0.171       5.691 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.599       6.290         u_tinyriscv/u_ex/N427 [7]
 CLMA_94_132/Y2                    td                    0.173       6.463 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.033       7.496         u_tinyriscv/u_ex/_N13122
 CLMA_58_153/Y1                    td                    0.165       7.661 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        0.471       8.132         u_tinyriscv/u_ex/_N17963
 CLMA_50_153/Y6AB                  td                    0.182       8.314 f       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6/F
                                   net (fanout=6)        1.219       9.533         u_tinyriscv/_N13292
 CLMA_18_216/Y0                    td                    0.192       9.725 f       u_tinyriscv/u_ex/N37_95/gateop_perm/Z
                                   net (fanout=3)        1.194      10.919         u_tinyriscv/ex_reg_wdata_o [25]
 CLMA_90_221/Y0                    td                    0.297      11.216 f       u_tinyriscv/u_regs/N79[25]/gateop_perm/Z
                                   net (fanout=6)        2.608      13.824         u_tinyriscv/u_regs/N79 [25]
 CLMS_46_165/BD                                                            f       u_tinyriscv/u_regs/regs_2_1_25/gateop/WD

 Data arrival time                                                  13.824         Logic Levels: 12 
                                                                                   Logic: 3.053ns(22.085%), Route: 10.771ns(77.915%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.373       1.370         nt_rst           
 CLMA_130_101/RS                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=923)      0.388       1.385         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.385         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.516%), Route: 0.533ns(38.484%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U11                                                     0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.157       0.157         nt_gpio[1]       
 IOBD_152_102/DIN                  td                    0.781       0.938 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.938         gpio_tri[1]/ntI  
 IOL_151_102/RX_DATA_DD            td                    0.071       1.009 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.402       1.411         _N2              
 CLMA_130_101/C0                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.411         Logic Levels: 2  
                                                                                   Logic: 0.852ns(60.383%), Route: 0.559ns(39.617%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.156 sec
Current time: Thu Nov 11 23:15:35 2021
Action report_timing: Peak memory pool usage is 472,444,928 bytes
Report timing is finished successfully.
