# compile vhdl design source files
vhdl xil_defaultlib  "../../../../mybcd_udcount.vhd"
vhdl xil_defaultlib  "../../../../tb_mybcd_udcount.vhd"

# Do not sort compile order
nosort
