###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:43:00 2022
#  Design:            Integrator
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.239
  Arrival Time                  1.674
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.435 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.435 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |    0.012 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |    0.016 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.517 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.518 | 
     | Delay2_reg_reg[0][8]/Q |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.720 |   1.674 |    1.239 | 
     | Delay2_reg_reg[1][8]/D |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.674 |    1.239 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.435 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.436 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.902 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.905 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.440 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.445 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.238
  Arrival Time                  1.677
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.439 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.439 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |    0.008 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |    0.012 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.513 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.514 | 
     | Delay2_reg_reg[0][3]/Q |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.724 |   1.677 |    1.238 | 
     | Delay2_reg_reg[1][3]/D |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.677 |    1.238 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.439 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.440 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.905 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.909 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.444 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.449 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.230
  Arrival Time                  1.675
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.445 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.445 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |    0.002 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |    0.005 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.510 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.959 |    0.514 | 
     | Delay2_reg_reg[0][20]/Q |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.716 |   1.675 |    1.230 | 
     | Delay2_reg_reg[1][20]/D |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.000 |   1.675 |    1.230 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.445 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.446 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.911 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.915 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.441 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.446 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.239
  Arrival Time                  1.686
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.447 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.447 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |    0.000 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.450 |    0.003 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.514 |   0.964 |    0.517 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.968 |    0.521 | 
     | Delay2_reg_reg[0][9]/Q |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.718 |   1.686 |    1.239 | 
     | Delay2_reg_reg[1][9]/D |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.686 |    1.239 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.447 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.448 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.913 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.917 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.452 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.009 |    1.457 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  1.673
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.449 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.449 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.002 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |    0.002 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.503 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.002 |   0.954 |    0.504 | 
     | Delay2_reg_reg[0][2]/Q |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.719 |   1.673 |    1.223 | 
     | Delay2_reg_reg[1][2]/D |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.673 |    1.223 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.449 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.450 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.916 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.921 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.444 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.446 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  1.674
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.451 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.451 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.004 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |   -0.000 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.501 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.502 | 
     | Delay2_reg_reg[0][6]/Q |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.721 |   1.674 |    1.223 | 
     | Delay2_reg_reg[1][6]/D |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.674 |    1.223 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.451 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.452 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.918 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.923 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.446 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.447 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.227
  Arrival Time                  1.679
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.452 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.452 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.005 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.002 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.503 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.958 |    0.505 | 
     | Delay2_reg_reg[0][12]/Q |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.721 |   1.679 |    1.227 | 
     | Delay2_reg_reg[1][12]/D |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.227 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.452 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.453 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.918 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.922 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.448 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.452 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  1.675
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.453 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.005 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |   -0.002 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.499 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.501 | 
     | Delay2_reg_reg[0][4]/Q |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.722 |   1.675 |    1.223 | 
     | Delay2_reg_reg[1][4]/D |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.675 |    1.223 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.453 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.919 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.924 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.447 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.448 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.222
  Arrival Time                  1.675
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.453 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.453 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.005 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |   -0.002 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.499 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.500 | 
     | Delay2_reg_reg[0][5]/Q |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.722 |   1.675 |    1.222 | 
     | Delay2_reg_reg[1][5]/D |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.675 |    1.222 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.453 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.454 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.919 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.924 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.447 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.448 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.998
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.680
  Slack Time                    0.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.455 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.455 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.007 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.005 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.500 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.957 |    0.502 | 
     | Delay2_reg_reg[0][14]/Q |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.723 |   1.680 |    1.226 | 
     | Delay2_reg_reg[1][14]/D |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.000 |   1.680 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.455 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.455 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.921 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.924 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.450 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.998 |    1.453 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.681
  Slack Time                    0.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.455 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.455 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.008 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.005 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.500 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.957 |    0.502 | 
     | Delay2_reg_reg[0][15]/Q |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.724 |   1.681 |    1.226 | 
     | Delay2_reg_reg[1][15]/D |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.000 |   1.681 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.455 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.921 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.925 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.451 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.454 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.228
  Arrival Time                  1.684
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.456 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.008 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |   -0.006 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.499 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.959 |    0.503 | 
     | Delay2_reg_reg[0][17]/Q |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.725 |   1.684 |    1.228 | 
     | Delay2_reg_reg[1][17]/D |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.000 |   1.684 |    1.228 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.922 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.926 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.451 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.000 |    1.456 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.229
  Arrival Time                  1.685
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.456 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.456 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.009 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |   -0.006 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.499 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.959 |    0.503 | 
     | Delay2_reg_reg[0][21]/Q |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.725 |   1.685 |    1.229 | 
     | Delay2_reg_reg[1][21]/D |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.000 |   1.685 |    1.229 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.456 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.922 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.926 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.452 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.001 |    1.457 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.228
  Arrival Time                  1.685
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.457 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.457 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.009 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |   -0.007 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.498 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.959 |    0.502 | 
     | Delay2_reg_reg[0][18]/Q |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.726 |   1.685 |    1.228 | 
     | Delay2_reg_reg[1][18]/D |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.000 |   1.685 |    1.228 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.457 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.923 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.927 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.452 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.458 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.001
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.228
  Arrival Time                  1.686
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.458 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.011 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |   -0.008 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.497 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.959 |    0.501 | 
     | Delay2_reg_reg[0][19]/Q |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.727 |   1.686 |    1.228 | 
     | Delay2_reg_reg[1][19]/D |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   1.686 |    1.228 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.458 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.459 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.924 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.928 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.454 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.001 |    1.459 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.684
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.458 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.458 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.011 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.008 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.497 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.958 |    0.499 | 
     | Delay2_reg_reg[0][13]/Q |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.727 |   1.684 |    1.226 | 
     | Delay2_reg_reg[1][13]/D |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.000 |   1.684 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.458 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.459 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.924 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.928 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.454 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.457 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.222
  Arrival Time                  1.682
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.460 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.460 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.012 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.451 |   -0.009 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.501 |   0.952 |    0.492 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.953 |    0.493 | 
     | Delay2_reg_reg[0][7]/Q |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.729 |   1.682 |    1.222 | 
     | Delay2_reg_reg[1][7]/D |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.682 |    1.222 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.460 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.461 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.926 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.931 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.454 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    1.456 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.687
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.461 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.461 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.014 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.011 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.494 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.958 |    0.497 | 
     | Delay2_reg_reg[0][11]/Q |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.729 |   1.687 |    1.226 | 
     | Delay2_reg_reg[1][11]/D |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.461 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.927 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.931 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.456 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.688
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.461 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.461 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.014 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.002 |   0.450 |   -0.011 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.505 |   0.955 |    0.494 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.958 |    0.497 | 
     | Delay2_reg_reg[0][10]/Q |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.730 |   1.688 |    1.226 | 
     | Delay2_reg_reg[1][10]/D |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.461 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.927 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.931 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.457 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.226
  Arrival Time                  1.689
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.462 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.462 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.447 |   0.447 |   -0.015 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.450 |   -0.012 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.505 |   0.955 |    0.493 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.003 |   0.958 |    0.496 | 
     | Delay2_reg_reg[0][16]/Q |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.731 |   1.689 |    1.226 | 
     | Delay2_reg_reg[1][16]/D |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   1.689 |    1.226 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.463 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.463 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.929 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.933 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.458 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.000 |    1.462 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  1.688
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.465 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.465 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.017 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.450 |   -0.015 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.514 |   0.964 |    0.499 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.968 |    0.503 | 
     | Delay2_reg_reg[0][1]/Q |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.720 |   1.688 |    1.224 | 
     | Delay2_reg_reg[1][1]/D |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.224 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.465 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.466 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.931 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.936 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.459 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.461 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.223
  Arrival Time                  1.691
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.467 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.467 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.447 |   0.447 |   -0.020 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.002 |   0.450 |   -0.017 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.514 |   0.964 |    0.497 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.968 |    0.501 | 
     | Delay2_reg_reg[0][0]/Q |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.722 |   1.691 |    1.223 | 
     | Delay2_reg_reg[1][0]/D |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   1.691 |    1.223 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.467 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.468 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.933 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    0.938 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    1.462 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    1.463 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.238
  Arrival Time                  1.708
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.469 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.469 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.448 |   -0.022 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.451 |   -0.019 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.510 |   0.960 |    0.491 | 
     | Delay_out1_reg[20]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.964 |    0.495 | 
     | Delay_out1_reg[20]/Q  |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.743 |   1.708 |    1.238 | 
     | Delay1_out1_reg[20]/D |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   1.708 |    1.238 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.469 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.470 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    0.936 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    0.940 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.475 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.481 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.011
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.229
  Arrival Time                  1.800
  Slack Time                    0.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.571 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.571 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.448 |   -0.123 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.451 |   -0.120 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.510 |   0.960 |    0.389 | 
     | Delay_out1_reg[19]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.964 |    0.394 | 
     | Delay_out1_reg[19]/Q  |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.835 |   1.800 |    1.229 | 
     | Delay1_out1_reg[19]/D |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.800 |    1.229 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.571 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.572 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.037 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.041 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.576 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.011 |    1.582 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  1.850
  Slack Time                    0.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.626 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.626 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.448 |   -0.179 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.451 |   -0.176 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.510 |   0.960 |    0.334 | 
     | Delay_out1_reg[18]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.964 |    0.338 | 
     | Delay_out1_reg[18]/Q  |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.885 |   1.850 |    1.224 | 
     | Delay1_out1_reg[18]/D |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.850 |    1.224 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.626 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.627 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.093 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.097 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.632 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.012 |    1.638 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.222
  Arrival Time                  1.851
  Slack Time                    0.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.629 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.629 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.448 |   -0.182 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.451 |   -0.179 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.510 |   0.960 |    0.331 | 
     | Delay_out1_reg[17]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.964 |    0.335 | 
     | Delay_out1_reg[17]/Q  |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.887 |   1.851 |    1.222 | 
     | Delay1_out1_reg[17]/D |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.851 |    1.222 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.629 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.630 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.096 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.100 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.635 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.639 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.221
  Arrival Time                  1.851
  Slack Time                    0.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.630 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.630 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.183 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.451 |   -0.180 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.510 |   0.960 |    0.330 | 
     | Delay_out1_reg[16]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.003 |   0.963 |    0.333 | 
     | Delay_out1_reg[16]/Q  |   v   | Delay_out1[16] | DFRRQ_5VX1 |  0.902 |   1.866 |    1.235 | 
     | Delay1_out1_reg[16]/D |   v   | Delay_out1[16] | DFRRQ_5VX1 | -0.015 |   1.851 |    1.221 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.630 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.631 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.096 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.101 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.636 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.641 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.017
+ Hold                          0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  1.867
  Slack Time                    0.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.643 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.643 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.196 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |   -0.192 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.505 |   0.956 |    0.313 | 
     | Delay_out1_reg[8]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.961 |    0.317 | 
     | Delay_out1_reg[8]/Q  |   v   | Delay_out1[8] | DFRRQ_5VX1 |  0.936 |   1.896 |    1.253 | 
     | Delay1_out1_reg[8]/D |   v   | Delay_out1[8] | DFRRQ_5VX1 | -0.030 |   1.867 |    1.224 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.643 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.644 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.109 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.114 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.538 |   1.010 |    1.653 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.007 |   1.017 |    1.660 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.218
  Arrival Time                  1.862
  Slack Time                    0.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.645 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.645 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.197 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |   -0.194 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.505 |   0.956 |    0.311 | 
     | Delay_out1_reg[9]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.960 |    0.315 | 
     | Delay_out1_reg[9]/Q  |   v   | Delay_out1[9] | DFRRQ_5VX1 |  0.928 |   1.888 |    1.243 | 
     | Delay1_out1_reg[9]/D |   v   | Delay_out1[9] | DFRRQ_5VX1 | -0.025 |   1.862 |    1.218 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.645 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.646 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.111 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.115 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.650 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.655 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.204
  Arrival Time                  1.898
  Slack Time                    0.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.694 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.694 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.447 |   0.447 |   -0.246 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.450 |   -0.244 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4    | IN_5VX16   | 0.505 |   0.955 |    0.261 | 
     | Delay_out1_reg[1]/C  |   ^   | clk__L2_N4    | DFRRQ_5VX1 | 0.003 |   0.958 |    0.264 | 
     | Delay_out1_reg[1]/Q  |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.941 |   1.898 |    1.204 | 
     | Delay1_out1_reg[1]/D |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.898 |    1.204 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.694 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.695 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.160 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.164 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.525 |   0.995 |    1.689 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.693 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.209
  Arrival Time                  1.950
  Slack Time                    0.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.741 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.741 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.293 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.290 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.505 |   0.956 |    0.215 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.960 |    0.219 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 |  1.005 |   1.966 |    1.225 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 | -0.016 |   1.950 |    1.209 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.741 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.742 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.207 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.211 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.746 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.010 |    1.751 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.007
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.206
  Arrival Time                  1.957
  Slack Time                    0.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.751 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.751 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.304 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.450 |   -0.301 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.514 |   0.964 |    0.213 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.967 |    0.216 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 |  1.006 |   1.974 |    1.223 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 | -0.017 |   1.957 |    1.206 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.751 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.752 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.217 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.221 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.756 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.007 |    1.758 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.195
  Arrival Time                  1.953
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.758 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.758 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.448 |   -0.310 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.450 |   -0.308 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   |  0.505 |   0.955 |    0.197 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 |  0.003 |   0.957 |    0.200 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 |  1.014 |   1.971 |    1.214 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 | -0.018 |   1.953 |    1.195 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.758 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.758 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.224 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.227 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    1.753 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    1.756 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.206
  Arrival Time                  1.973
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.767 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.767 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.320 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.451 |   -0.317 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.510 |   0.960 |    0.193 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.004 |   0.964 |    0.197 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 |  1.029 |   1.993 |    1.226 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 | -0.020 |   1.973 |    1.206 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.767 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.768 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.233 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.238 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.535 |   1.005 |    1.773 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.010 |    1.777 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.016
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.212
  Arrival Time                  1.983
  Slack Time                    0.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.771 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.771 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.324 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.451 |   -0.321 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.510 |   0.960 |    0.189 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.003 |   0.963 |    0.192 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 |  1.033 |   1.997 |    1.225 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 | -0.013 |   1.983 |    1.212 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.771 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.772 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.237 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.242 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.538 |   1.010 |    1.781 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.007 |   1.016 |    1.787 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.204
  Arrival Time                  2.007
  Slack Time                    0.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.804 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.804 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.447 |   0.448 |   -0.356 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.002 |   0.450 |   -0.354 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.514 |   0.964 |    0.160 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.967 |    0.163 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 | 1.040 |   2.007 |    1.203 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 | 0.000 |   2.007 |    1.204 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.804 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.805 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.270 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.274 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.808 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.008 |    1.812 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.009
+ Hold                         -0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.199
  Arrival Time                  2.024
  Slack Time                    0.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.825 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.825 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.378 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |   -0.374 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.505 |   0.956 |    0.131 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.961 |    0.135 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 |  1.084 |   2.045 |    1.220 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 | -0.021 |   2.024 |    1.199 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.825 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.826 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.291 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.295 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.830 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.009 |    1.834 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.194
  Arrival Time                  2.055
  Slack Time                    0.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.861 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.861 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.414 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.450 |   -0.411 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.514 |   0.964 |    0.103 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.967 |    0.106 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 |  1.116 |   2.083 |    1.222 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 | -0.028 |   2.055 |    1.194 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.861 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.862 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.327 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.331 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    1.865 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.008 |    1.869 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.016
+ Hold                         -0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.198
  Arrival Time                  2.061
  Slack Time                    0.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.863 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.863 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.447 |   -0.415 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.412 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.505 |   0.956 |    0.094 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.961 |    0.098 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 |  1.144 |   2.104 |    1.242 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 | -0.043 |   2.061 |    1.198 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.863 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.863 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.329 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.334 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.538 |   1.010 |    1.872 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.007 |   1.016 |    1.879 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.017
+ Hold                         -0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.199
  Arrival Time                  2.064
  Slack Time                    0.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.865 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -0.865 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.447 |   -0.417 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.414 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.505 |   0.956 |    0.091 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.961 |    0.096 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 |  1.149 |   2.109 |    1.244 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 | -0.046 |   2.064 |    1.199 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.865 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.866 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.331 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.336 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.538 |   1.010 |    1.874 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.008 |   1.017 |    1.882 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.017
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.186
  Arrival Time                  2.104
  Slack Time                    0.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.919 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -0.919 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.471 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |   -0.468 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.505 |   0.956 |    0.037 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.961 |    0.042 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 |  1.246 |   2.206 |    1.288 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 | -0.102 |   2.104 |    1.186 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.919 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.919 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.385 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.390 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.538 |   1.010 |    1.928 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.007 |   1.017 |    1.936 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.008
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.174
  Arrival Time                  2.175
  Slack Time                    1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -1.001 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   |  0.000 |   0.000 |   -1.001 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.447 |   0.447 |   -0.553 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.451 |   -0.550 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.505 |   0.956 |   -0.045 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.961 |   -0.040 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 |  1.265 |   2.225 |    1.224 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 | -0.050 |   2.175 |    1.174 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    1.001 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.002 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.467 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.471 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    2.005 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.008 |    2.009 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.239
  Arrival Time                  2.270
  Slack Time                    1.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.031 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.031 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.447 |   -0.583 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.451 |   -0.580 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.501 |   0.952 |   -0.079 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.954 |   -0.077 | 
     | Delay2_reg_reg[1][0]/Q |   v   | Delay2_out1[0] | DFRRQ_5VX1 | 0.777 |   1.730 |    0.699 | 
     | add_123_40/g537/A      |   v   | Delay2_out1[0] | HA_5VX1    | 0.000 |   1.730 |    0.699 | 
     | add_123_40/g537/S      |   v   | Out[0]         | HA_5VX1    | 0.540 |   2.270 |    1.239 | 
     | Delay2_reg_reg[0][0]/D |   v   | Out[0]         | DFRRQ_5VX1 | 0.000 |   2.270 |    1.239 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.031 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.032 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.497 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.501 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.004 |    2.035 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    2.041 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.161
  Arrival Time                  2.211
  Slack Time                    1.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -1.051 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -1.051 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.447 |   -0.603 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.600 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.505 |   0.956 |   -0.094 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.961 |   -0.090 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 |  1.262 |   2.223 |    1.172 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 | -0.011 |   2.211 |    1.161 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    1.050 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.051 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.517 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.522 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    2.045 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    2.046 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.220
  Arrival Time                  2.360
  Slack Time                    1.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -1.140 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -1.140 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.692 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.689 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |   -0.188 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.002 |   0.954 |   -0.186 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 |  0.793 |   1.747 |    0.607 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    |  0.000 |   1.747 |    0.607 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    |  0.624 |   2.371 |    1.231 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 | -0.011 |   2.360 |    1.220 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.140 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.141 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.606 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.611 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    2.135 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.996 |    2.136 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.010
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.234
  Arrival Time                  2.390
  Slack Time                    1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -1.156 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -1.156 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.448 |   -0.708 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.705 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |   -0.204 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.002 |   0.954 |   -0.202 | 
     | Delay2_reg_reg[1][1]/Q |   v   | Delay2_out1[1] | DFRRQ_5VX1 |  0.804 |   1.757 |    0.602 | 
     | add_123_40/g536/CI     |   v   | Delay2_out1[1] | FA_5VX1    |  0.000 |   1.757 |    0.602 | 
     | add_123_40/g536/S      |   v   | Out[1]         | FA_5VX1    |  0.648 |   2.405 |    1.250 | 
     | Delay2_reg_reg[0][1]/D |   v   | Out[1]         | DFRRQ_5VX1 | -0.016 |   2.390 |    1.234 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.156 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.157 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.622 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.626 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.535 |   1.005 |    2.160 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.010 |    2.166 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.219
  Arrival Time                  2.375
  Slack Time                    1.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -1.156 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -1.156 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.447 |   -0.709 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.451 |   -0.705 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   |  0.501 |   0.952 |   -0.204 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 |  0.001 |   0.953 |   -0.203 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4] | DFRRQ_5VX1 |  0.789 |   1.742 |    0.586 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4] | FA_5VX1    |  0.000 |   1.742 |    0.586 | 
     | add_123_40/g533/S      |   v   | Out[4]         | FA_5VX1    |  0.638 |   2.380 |    1.224 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]         | DFRRQ_5VX1 | -0.005 |   2.375 |    1.219 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.156 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.157 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.623 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.628 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    2.151 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    2.152 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.219
  Arrival Time                  2.386
  Slack Time                    1.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.166 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.166 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.447 |   0.447 |   -0.719 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.451 |   -0.715 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.501 |   0.952 |   -0.214 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.001 |   0.953 |   -0.213 | 
     | Delay2_reg_reg[1][5]/Q |   v   | Delay2_out1[5] | DFRRQ_5VX1 | 0.802 |   1.755 |    0.589 | 
     | add_123_40/g532/CI     |   v   | Delay2_out1[5] | FA_5VX1    | 0.000 |   1.755 |    0.589 | 
     | add_123_40/g532/S      |   v   | Out[5]         | FA_5VX1    | 0.631 |   2.386 |    1.219 | 
     | Delay2_reg_reg[0][5]/D |   v   | Out[5]         | DFRRQ_5VX1 | 0.000 |   2.386 |    1.219 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.166 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.167 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.632 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.637 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    2.161 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    2.162 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.996
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.220
  Arrival Time                  2.391
  Slack Time                    1.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                        |       |                |            |        |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                    |   ^   | clk            |            |        |   0.000 |   -1.172 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   |  0.000 |   0.000 |   -1.172 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   |  0.447 |   0.447 |   -0.724 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0     | IN_5VX16   |  0.002 |   0.450 |   -0.722 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0     | IN_5VX16   |  0.514 |   0.964 |   -0.208 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0     | DFRRQ_5VX1 |  0.004 |   0.968 |   -0.204 | 
     | Delay2_reg_reg[1][3]/Q |   v   | Delay2_out1[3] | DFRRQ_5VX1 |  0.806 |   1.774 |    0.602 | 
     | add_123_40/g534/CI     |   v   | Delay2_out1[3] | FA_5VX1    |  0.000 |   1.774 |    0.602 | 
     | add_123_40/g534/S      |   v   | Out[3]         | FA_5VX1    |  0.632 |   2.406 |    1.234 | 
     | Delay2_reg_reg[0][3]/D |   v   | Out[3]         | DFRRQ_5VX1 | -0.014 |   2.391 |    1.220 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.172 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.173 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.638 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.471 |    1.643 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.523 |   0.995 |    2.167 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.996 |    2.168 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.999
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.224
  Arrival Time                  2.427
  Slack Time                    1.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                         |       |                 |            |        |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                     |   ^   | clk             |            |        |   0.000 |   -1.203 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -1.203 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   |  0.447 |   0.447 |   -0.756 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   |  0.002 |   0.450 |   -0.753 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   |  0.505 |   0.955 |   -0.248 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 |  0.003 |   0.958 |   -0.245 | 
     | Delay2_reg_reg[1][12]/Q |   v   | Delay2_out1[12] | DFRRQ_5VX1 |  0.831 |   1.789 |    0.586 | 
     | add_123_40/g525/B       |   v   | Delay2_out1[12] | FA_5VX1    |  0.000 |   1.789 |    0.586 | 
     | add_123_40/g525/S       |   v   | Out[12]         | FA_5VX1    |  0.658 |   2.447 |    1.244 | 
     | Delay2_reg_reg[0][12]/D |   v   | Out[12]         | DFRRQ_5VX1 | -0.020 |   2.427 |    1.224 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    1.203 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.204 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.465 |   0.466 |    1.669 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.470 |    1.673 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.526 |   0.995 |    2.198 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   0.999 |    2.202 | 
     +----------------------------------------------------------------------------------------+ 

