#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 26 13:16:45 2023
# Process ID: 14596
# Current directory: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22840 D:\FPGA7020\qmx\qmx\4_SourceCode\1_FPGA_Design\ZYNQ_7020_FPGA\18_hs_ad_da\hs_ad_da.xpr
# Log file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/vivado.log
# Journal file: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.oopen_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 769.590 ; gain = 126.746uupdate_compile_order -fileset sources_1open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210251A08870]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Digilent/210251A08870]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:17:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:17:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe' provided. It will be converted relative to IP Instance files '../../../../hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe}] [get_ips rom_256x8b]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe' provided. It will be converted relative to IP Instance files 'doc/dds_256x8b_wave.coe'
generate_target all [get_files  D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_256x8b'...
catch { config_ip_cache -export [get_ips -all rom_256x8b] }
export_ip_user_files -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
launch_runs -jobs 16 rom_256x8b_synth_1
[Sun Feb 26 13:19:45 2023] Launched rom_256x8b_synth_1...
Run output will be captured here: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/rom_256x8b_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 13:20:15 2023] Launched rom_256x8b_synth_1, synth_1...
Run output will be captured here:
rom_256x8b_synth_1: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/rom_256x8b_synth_1/runme.log
synth_1: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
[Sun Feb 26 13:20:15 2023] Launched impl_1...
Run output will be captured here: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:22:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:22:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:24:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:24:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:24:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:24:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:24:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:24:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe' provided. It will be converted relative to IP Instance files '../../../../hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe'
set_property -dict [list CONFIG.Coe_File {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe}] [get_ips rom_256x8b]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/doc/dds_256x8b_wave.coe' provided. It will be converted relative to IP Instance files 'doc/dds_256x8b_wave.coe'
generate_target all [get_files  D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_256x8b'...
catch { config_ip_cache -export [get_ips -all rom_256x8b] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rom_256x8b, cache-ID = 7a6370f48005deab; cache size = 18.949 MB.
catch { [ delete_ip_run [get_ips -all rom_256x8b] ] }
INFO: [Project 1-386] Moving file 'D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci' from fileset 'rom_256x8b' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci'
export_simulation -of_objects [get_files D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci] -directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b/rom_256x8b.xci' is already up-to-date
[Sun Feb 26 13:26:15 2023] Launched synth_1...
Run output will be captured here: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
[Sun Feb 26 13:26:15 2023] Launched impl_1...
Run output will be captured here: D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_1/hs_ad_da.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:28:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:28:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:29:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:29:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:29:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:29:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:29:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:29:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:29:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:29:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Feb-26 13:30:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Feb-26 13:30:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA7020/qmx/qmx/4_SourceCode/1_FPGA_Design/ZYNQ_7020_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 13:33:28 2023...
