; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused_add_convolution_gelu_native_group_norm_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %10 = icmp slt i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 7, !dbg !12
  %13 = lshr i32 %12, 1, !dbg !13
  %14 = shl i32 %9, 3, !dbg !14
  %15 = or disjoint i32 %14, %12, !dbg !15
  %16 = sext i32 %15 to i64, !dbg !16
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !16
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %17, i1 %10, i32 0, i1 %10) #4, !dbg !17
  %19 = bitcast i32 %18 to float, !dbg !17
  %20 = zext nneg i32 %13 to i64, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %20, !dbg !18
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #4, !dbg !19
  %23 = bitcast i32 %22 to float, !dbg !19
  %24 = getelementptr float, ptr addrspace(1) %3, i64 %20, !dbg !20
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #4, !dbg !21
  %26 = bitcast i32 %25 to float, !dbg !21
  %27 = getelementptr float, ptr addrspace(1) %4, i64 %20, !dbg !22
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #4, !dbg !23
  %29 = bitcast i32 %28 to float, !dbg !23
  %30 = getelementptr float, ptr addrspace(1) %5, i64 %16, !dbg !24
  %31 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %30, i1 %10, i32 0, i1 %10) #4, !dbg !25
  %32 = fadd float %19, %23, !dbg !26
  %33 = select i1 %10, float %32, float 0.000000e+00, !dbg !27
  %34 = bitcast float %33 to i32, !dbg !28
  %35 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %34, i32 4, i32 31), !dbg !28
  %36 = bitcast i32 %35 to float, !dbg !28
  %37 = fadd float %33, %36, !dbg !32
  %38 = bitcast float %37 to i32, !dbg !28
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 2, i32 31), !dbg !28
  %40 = bitcast i32 %39 to float, !dbg !28
  %41 = fadd float %37, %40, !dbg !32
  %42 = bitcast float %41 to i32, !dbg !28
  %43 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %42, i32 1, i32 31), !dbg !28
  %44 = bitcast i32 %43 to float, !dbg !28
  %45 = fadd float %41, %44, !dbg !32
  %46 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %45, float 8.000000e+00) #4, !dbg !34
  %47 = fsub float %32, %46, !dbg !35
  %48 = fmul float %47, %47, !dbg !36
  %49 = select i1 %10, float %48, float 0.000000e+00, !dbg !37
  %50 = bitcast float %49 to i32, !dbg !38
  %51 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %50, i32 4, i32 31), !dbg !38
  %52 = bitcast i32 %51 to float, !dbg !38
  %53 = fadd float %49, %52, !dbg !40
  %54 = bitcast float %53 to i32, !dbg !38
  %55 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %54, i32 2, i32 31), !dbg !38
  %56 = bitcast i32 %55 to float, !dbg !38
  %57 = fadd float %53, %56, !dbg !40
  %58 = bitcast float %57 to i32, !dbg !38
  %59 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %58, i32 1, i32 31), !dbg !38
  %60 = bitcast i32 %59 to float, !dbg !38
  %61 = fadd float %57, %60, !dbg !40
  %62 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %61, float 8.000000e+00) #4, !dbg !41
  %63 = fadd float %62, 0x3EE4F8B580000000, !dbg !42
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !43
  %.not.i = icmp eq i32 %64, 0, !dbg !43
  br i1 %.not.i, label %67, label %65, !dbg !43

65:                                               ; preds = %8
  %66 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %63), !dbg !43
  br label %__nv_rsqrtf.exit, !dbg !43

67:                                               ; preds = %8
  %68 = tail call float @llvm.nvvm.rsqrt.approx.f(float %63), !dbg !43
  br label %__nv_rsqrtf.exit, !dbg !43

__nv_rsqrtf.exit:                                 ; preds = %65, %67
  %.0.i = phi float [ %66, %65 ], [ %68, %67 ], !dbg !43
  %69 = fmul float %47, %.0.i, !dbg !44
  %70 = fmul float %69, %26, !dbg !45
  %71 = fadd float %70, %29, !dbg !46
  %72 = fmul float %71, 0x3FE6A09E60000000, !dbg !47
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not.i1 = icmp eq i32 %73, 0, !dbg !48
  %74 = tail call float @llvm.nvvm.fabs.ftz.f(float %72) #4, !dbg !48
  %75 = tail call float @llvm.nvvm.fabs.f(float %72) #4, !dbg !48
  %.0.i2 = select i1 %.not.i1, float %75, float %74, !dbg !48
  %76 = fcmp oge float %.0.i2, 0x3FF00C1FC0000000, !dbg !48
  br i1 %76, label %__nv_fabsf.exit1.i, label %78, !dbg !48

__nv_fabsf.exit1.i:                               ; preds = %__nv_rsqrtf.exit
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not1.i = icmp eq i32 %77, 0, !dbg !48
  %.01.i = select i1 %.not1.i, float %75, float %74, !dbg !48
  br label %__internal_fmad.exit.i, !dbg !48

78:                                               ; preds = %__nv_rsqrtf.exit
  %79 = fmul float %72, %72, !dbg !48
  br label %__internal_fmad.exit.i, !dbg !48

__internal_fmad.exit.i:                           ; preds = %78, %__nv_fabsf.exit1.i
  %80 = phi float [ 0x3FE41B0840000000, %__nv_fabsf.exit1.i ], [ 0x3FC06EBA60000000, %78 ], !dbg !48
  %81 = phi float [ 0x3FED526FC0000000, %__nv_fabsf.exit1.i ], [ 0xBFD8127580000000, %78 ], !dbg !48
  %82 = phi float [ 0x3FC39F20C0000000, %__nv_fabsf.exit1.i ], [ 0x3FBCE315E0000000, %78 ], !dbg !48
  %83 = phi float [ 0xBFA1902C40000000, %__nv_fabsf.exit1.i ], [ 0xBF9B837CE0000000, %78 ], !dbg !48
  %84 = phi float [ 0x3F75908160000000, %__nv_fabsf.exit1.i ], [ 0x3F755ABD40000000, %78 ], !dbg !48
  %85 = phi float [ 0xBF3EAC1720000000, %__nv_fabsf.exit1.i ], [ 0xBF4AE9A400000000, %78 ], !dbg !48
  %86 = phi float [ 0x3EF1394780000000, %__nv_fabsf.exit1.i ], [ 0x3F163D2D40000000, %78 ], !dbg !48
  %87 = phi float [ %.01.i, %__nv_fabsf.exit1.i ], [ %79, %78 ], !dbg !48
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not2.i = icmp eq i32 %88, 0, !dbg !48
  %89 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %86, float %87, float %85) #4, !dbg !48
  %90 = tail call float @llvm.nvvm.fma.rn.f(float %86, float %87, float %85) #4, !dbg !48
  %.02.i = select i1 %.not2.i, float %90, float %89, !dbg !48
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not3.i = icmp eq i32 %91, 0, !dbg !48
  %92 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float %87, float %84) #4, !dbg !48
  %93 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float %87, float %84) #4, !dbg !48
  %.03.i = select i1 %.not3.i, float %93, float %92, !dbg !48
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not4.i = icmp eq i32 %94, 0, !dbg !48
  %95 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.03.i, float %87, float %83) #4, !dbg !48
  %96 = tail call float @llvm.nvvm.fma.rn.f(float %.03.i, float %87, float %83) #4, !dbg !48
  %.04.i = select i1 %.not4.i, float %96, float %95, !dbg !48
  %97 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not5.i = icmp eq i32 %97, 0, !dbg !48
  %98 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %87, float %82) #4, !dbg !48
  %99 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %87, float %82) #4, !dbg !48
  %.05.i = select i1 %.not5.i, float %99, float %98, !dbg !48
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not6.i = icmp eq i32 %100, 0, !dbg !48
  %101 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %87, float %81) #4, !dbg !48
  %102 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %87, float %81) #4, !dbg !48
  %.06.i = select i1 %.not6.i, float %102, float %101, !dbg !48
  %103 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not7.i = icmp eq i32 %103, 0, !dbg !48
  %104 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %87, float %80) #4, !dbg !48
  %105 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %87, float %80) #4, !dbg !48
  %.07.i = select i1 %.not7.i, float %105, float %104, !dbg !48
  %106 = fneg float %87, !dbg !48
  %107 = select i1 %76, float %106, float %72, !dbg !48
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !48
  %.not8.i = icmp eq i32 %108, 0, !dbg !48
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %107, float %107) #4, !dbg !48
  %110 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %107, float %107) #4, !dbg !48
  %.08.i = select i1 %.not8.i, float %110, float %109, !dbg !48
  br i1 %76, label %111, label %__nv_erff.exit, !dbg !48

111:                                              ; preds = %__internal_fmad.exit.i
  %112 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %.08.i) #4, !dbg !48
  %113 = fsub float 1.000000e+00, %112, !dbg !48
  %114 = bitcast float %113 to i32, !dbg !48
  %115 = bitcast float %72 to i32, !dbg !48
  %116 = and i32 %115, -2147483648, !dbg !48
  %117 = or i32 %116, %114, !dbg !48
  %118 = bitcast i32 %117 to float, !dbg !48
  br label %__nv_erff.exit, !dbg !48

__nv_erff.exit:                                   ; preds = %__internal_fmad.exit.i, %111
  %r.0.i = phi float [ %118, %111 ], [ %.08.i, %__internal_fmad.exit.i ], !dbg !48
  %119 = fmul float %71, 5.000000e-01, !dbg !49
  %120 = bitcast i32 %31 to float, !dbg !25
  %121 = fadd float %r.0.i, 1.000000e+00, !dbg !50
  %122 = fmul float %119, %121, !dbg !51
  %123 = fadd float %122, %120, !dbg !52
  %124 = and i32 %11, 56, !dbg !53
  %125 = icmp eq i32 %124, 0, !dbg !53
  %126 = bitcast float %32 to i32, !dbg !53
  %127 = and i1 %125, %10, !dbg !53
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %126, ptr addrspace(1) %17, i1 %127) #4, !dbg !53
  %128 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !54
  %129 = bitcast float %123 to i32, !dbg !55
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %129, ptr addrspace(1) %128, i1 %127) #4, !dbg !55
  ret void, !dbg !56
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "czpdod2q2osthcfnmzo6aynstp6k52qfefkbmogggi2au2acmt6t.py", directory: "inductor_cache/zp")
!4 = !{ptr @triton_per_fused_add_convolution_gelu_native_group_norm_4, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_convolution_gelu_native_group_norm_4, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_convolution_gelu_native_group_norm_4", linkageName: "triton_per_fused_add_convolution_gelu_native_group_norm_4", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 41, scope: !7)
!15 = !DILocation(line: 32, column: 39, scope: !7)
!16 = !DILocation(line: 32, column: 34, scope: !7)
!17 = !DILocation(line: 32, column: 46, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 34, column: 31, scope: !7)
!21 = !DILocation(line: 34, column: 36, scope: !7)
!22 = !DILocation(line: 35, column: 31, scope: !7)
!23 = !DILocation(line: 35, column: 36, scope: !7)
!24 = !DILocation(line: 36, column: 31, scope: !7)
!25 = !DILocation(line: 36, column: 43, scope: !7)
!26 = !DILocation(line: 37, column: 18, scope: !7)
!27 = !DILocation(line: 41, column: 33, scope: !7)
!28 = !DILocation(line: 267, column: 36, scope: !29, inlinedAt: !31)
!29 = distinct !DILexicalBlockFile(scope: !7, file: !30, discriminator: 0)
!30 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!31 = !DILocation(line: 42, column: 24, scope: !7)
!32 = !DILocation(line: 256, column: 15, scope: !33, inlinedAt: !31)
!33 = distinct !DILexicalBlockFile(scope: !29, file: !30, discriminator: 0)
!34 = !DILocation(line: 45, column: 19, scope: !7)
!35 = !DILocation(line: 46, column: 19, scope: !7)
!36 = !DILocation(line: 47, column: 20, scope: !7)
!37 = !DILocation(line: 49, column: 35, scope: !7)
!38 = !DILocation(line: 267, column: 36, scope: !29, inlinedAt: !39)
!39 = !DILocation(line: 50, column: 26, scope: !7)
!40 = !DILocation(line: 256, column: 15, scope: !33, inlinedAt: !39)
!41 = !DILocation(line: 53, column: 20, scope: !7)
!42 = !DILocation(line: 55, column: 20, scope: !7)
!43 = !DILocation(line: 56, column: 28, scope: !7)
!44 = !DILocation(line: 57, column: 20, scope: !7)
!45 = !DILocation(line: 58, column: 20, scope: !7)
!46 = !DILocation(line: 59, column: 20, scope: !7)
!47 = !DILocation(line: 63, column: 20, scope: !7)
!48 = !DILocation(line: 64, column: 26, scope: !7)
!49 = !DILocation(line: 61, column: 20, scope: !7)
!50 = !DILocation(line: 66, column: 20, scope: !7)
!51 = !DILocation(line: 67, column: 20, scope: !7)
!52 = !DILocation(line: 68, column: 20, scope: !7)
!53 = !DILocation(line: 69, column: 46, scope: !7)
!54 = !DILocation(line: 70, column: 28, scope: !7)
!55 = !DILocation(line: 70, column: 47, scope: !7)
!56 = !DILocation(line: 70, column: 4, scope: !7)
