<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4671" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4671{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4671{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4671{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4671{left:190px;bottom:998px;}
#t5_4671{left:527px;bottom:998px;letter-spacing:-0.14px;}
#t6_4671{left:190px;bottom:973px;}
#t7_4671{left:527px;bottom:973px;letter-spacing:-0.16px;}
#t8_4671{left:190px;bottom:949px;}
#t9_4671{left:527px;bottom:949px;letter-spacing:-0.15px;}
#ta_4671{left:190px;bottom:924px;}
#tb_4671{left:527px;bottom:924px;letter-spacing:-0.15px;}
#tc_4671{left:190px;bottom:900px;}
#td_4671{left:527px;bottom:900px;letter-spacing:-0.16px;}
#te_4671{left:190px;bottom:875px;letter-spacing:-0.14px;}
#tf_4671{left:527px;bottom:875px;letter-spacing:-0.14px;}
#tg_4671{left:83px;bottom:851px;letter-spacing:-0.16px;}
#th_4671{left:143px;bottom:851px;letter-spacing:-0.18px;}
#ti_4671{left:190px;bottom:851px;letter-spacing:-0.15px;}
#tj_4671{left:434px;bottom:851px;letter-spacing:-0.14px;}
#tk_4671{left:527px;bottom:851px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4671{left:527px;bottom:830px;letter-spacing:-0.11px;}
#tm_4671{left:527px;bottom:813px;letter-spacing:-0.12px;}
#tn_4671{left:527px;bottom:791px;letter-spacing:-0.14px;}
#to_4671{left:82px;bottom:767px;letter-spacing:-0.17px;}
#tp_4671{left:143px;bottom:767px;letter-spacing:-0.18px;}
#tq_4671{left:190px;bottom:767px;letter-spacing:-0.14px;}
#tr_4671{left:434px;bottom:767px;letter-spacing:-0.14px;}
#ts_4671{left:527px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_4671{left:527px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tu_4671{left:82px;bottom:721px;letter-spacing:-0.15px;}
#tv_4671{left:143px;bottom:721px;letter-spacing:-0.17px;}
#tw_4671{left:190px;bottom:721px;letter-spacing:-0.15px;}
#tx_4671{left:434px;bottom:721px;letter-spacing:-0.13px;}
#ty_4671{left:527px;bottom:721px;letter-spacing:-0.11px;}
#tz_4671{left:527px;bottom:700px;letter-spacing:-0.11px;}
#t10_4671{left:527px;bottom:683px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t11_4671{left:527px;bottom:666px;letter-spacing:-0.11px;}
#t12_4671{left:82px;bottom:642px;letter-spacing:-0.13px;}
#t13_4671{left:143px;bottom:642px;letter-spacing:-0.17px;}
#t14_4671{left:190px;bottom:642px;letter-spacing:-0.14px;}
#t15_4671{left:434px;bottom:642px;letter-spacing:-0.14px;}
#t16_4671{left:527px;bottom:642px;letter-spacing:-0.11px;}
#t17_4671{left:527px;bottom:620px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_4671{left:527px;bottom:603px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t19_4671{left:527px;bottom:587px;letter-spacing:-0.11px;}
#t1a_4671{left:527px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_4671{left:83px;bottom:545px;letter-spacing:-0.17px;}
#t1c_4671{left:143px;bottom:545px;letter-spacing:-0.17px;}
#t1d_4671{left:190px;bottom:545px;letter-spacing:-0.14px;}
#t1e_4671{left:434px;bottom:545px;letter-spacing:-0.16px;}
#t1f_4671{left:527px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1g_4671{left:83px;bottom:499px;letter-spacing:-0.17px;}
#t1h_4671{left:143px;bottom:499px;letter-spacing:-0.17px;}
#t1i_4671{left:190px;bottom:499px;letter-spacing:-0.15px;}
#t1j_4671{left:434px;bottom:499px;letter-spacing:-0.16px;}
#t1k_4671{left:527px;bottom:499px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4671{left:83px;bottom:454px;letter-spacing:-0.16px;}
#t1m_4671{left:143px;bottom:454px;letter-spacing:-0.17px;}
#t1n_4671{left:190px;bottom:454px;letter-spacing:-0.16px;}
#t1o_4671{left:433px;bottom:454px;letter-spacing:-0.14px;}
#t1p_4671{left:527px;bottom:454px;letter-spacing:-0.12px;}
#t1q_4671{left:527px;bottom:432px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_4671{left:190px;bottom:408px;}
#t1s_4671{left:527px;bottom:408px;letter-spacing:-0.14px;}
#t1t_4671{left:190px;bottom:383px;}
#t1u_4671{left:434px;bottom:383px;letter-spacing:-0.15px;}
#t1v_4671{left:527px;bottom:383px;letter-spacing:-0.11px;}
#t1w_4671{left:527px;bottom:362px;letter-spacing:-0.11px;}
#t1x_4671{left:527px;bottom:345px;letter-spacing:-0.12px;}
#t1y_4671{left:527px;bottom:328px;letter-spacing:-0.12px;}
#t1z_4671{left:527px;bottom:312px;letter-spacing:-0.11px;}
#t20_4671{left:190px;bottom:287px;letter-spacing:-0.14px;}
#t21_4671{left:527px;bottom:287px;letter-spacing:-0.14px;}
#t22_4671{left:82px;bottom:263px;letter-spacing:-0.16px;}
#t23_4671{left:143px;bottom:263px;letter-spacing:-0.17px;}
#t24_4671{left:190px;bottom:263px;letter-spacing:-0.14px;}
#t25_4671{left:434px;bottom:263px;letter-spacing:-0.14px;}
#t26_4671{left:527px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t27_4671{left:82px;bottom:238px;letter-spacing:-0.16px;}
#t28_4671{left:143px;bottom:238px;letter-spacing:-0.17px;}
#t29_4671{left:190px;bottom:238px;letter-spacing:-0.14px;}
#t2a_4671{left:434px;bottom:238px;letter-spacing:-0.14px;}
#t2b_4671{left:527px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2c_4671{left:82px;bottom:214px;letter-spacing:-0.16px;}
#t2d_4671{left:143px;bottom:214px;letter-spacing:-0.17px;}
#t2e_4671{left:190px;bottom:214px;letter-spacing:-0.14px;}
#t2f_4671{left:434px;bottom:214px;letter-spacing:-0.14px;}
#t2g_4671{left:527px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2h_4671{left:82px;bottom:189px;letter-spacing:-0.16px;}
#t2i_4671{left:143px;bottom:189px;letter-spacing:-0.17px;}
#t2j_4671{left:190px;bottom:189px;letter-spacing:-0.14px;}
#t2k_4671{left:434px;bottom:189px;letter-spacing:-0.14px;}
#t2l_4671{left:527px;bottom:189px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2m_4671{left:82px;bottom:165px;letter-spacing:-0.16px;}
#t2n_4671{left:143px;bottom:165px;letter-spacing:-0.17px;}
#t2o_4671{left:190px;bottom:165px;letter-spacing:-0.14px;}
#t2p_4671{left:434px;bottom:165px;letter-spacing:-0.14px;}
#t2q_4671{left:527px;bottom:165px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2r_4671{left:82px;bottom:140px;letter-spacing:-0.16px;}
#t2s_4671{left:143px;bottom:140px;letter-spacing:-0.17px;}
#t2t_4671{left:190px;bottom:140px;letter-spacing:-0.14px;}
#t2u_4671{left:434px;bottom:140px;letter-spacing:-0.14px;}
#t2v_4671{left:527px;bottom:140px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2w_4671{left:82px;bottom:116px;letter-spacing:-0.16px;}
#t2x_4671{left:143px;bottom:116px;letter-spacing:-0.17px;}
#t2y_4671{left:190px;bottom:116px;letter-spacing:-0.14px;}
#t2z_4671{left:434px;bottom:116px;letter-spacing:-0.14px;}
#t30_4671{left:527px;bottom:116px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t31_4671{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t32_4671{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t33_4671{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t34_4671{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t35_4671{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t36_4671{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t37_4671{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t38_4671{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t39_4671{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4671{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4671{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4671{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4671{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4671{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4671" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4671Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4671" style="-webkit-user-select: none;"><object width="935" height="1210" data="4671/4671.svg" type="image/svg+xml" id="pdf4671" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4671" class="t s1_4671">Vol. 4 </span><span id="t2_4671" class="t s1_4671">2-149 </span>
<span id="t3_4671" class="t s2_4671">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4671" class="t s3_4671">4 </span><span id="t5_4671" class="t s3_4671">NEAR_IND_CALL </span>
<span id="t6_4671" class="t s3_4671">5 </span><span id="t7_4671" class="t s3_4671">NEAR_RET </span>
<span id="t8_4671" class="t s3_4671">6 </span><span id="t9_4671" class="t s3_4671">NEAR_IND_JMP </span>
<span id="ta_4671" class="t s3_4671">7 </span><span id="tb_4671" class="t s3_4671">NEAR_REL_JMP </span>
<span id="tc_4671" class="t s3_4671">8 </span><span id="td_4671" class="t s3_4671">FAR_BRANCH </span>
<span id="te_4671" class="t s3_4671">63:9 </span><span id="tf_4671" class="t s3_4671">Reserved </span>
<span id="tg_4671" class="t s3_4671">1C9H </span><span id="th_4671" class="t s3_4671">457 </span><span id="ti_4671" class="t s3_4671">MSR_LASTBRANCH_TOS </span><span id="tj_4671" class="t s3_4671">Thread </span><span id="tk_4671" class="t s3_4671">Last Branch Record Stack TOS (R/W) </span>
<span id="tl_4671" class="t s3_4671">Contains an index (bits 0-3) that points to the MSR </span>
<span id="tm_4671" class="t s3_4671">containing the most recent branch record. </span>
<span id="tn_4671" class="t s3_4671">See MSR_LASTBRANCH_0_FROM_IP (at 680H). </span>
<span id="to_4671" class="t s3_4671">1D9H </span><span id="tp_4671" class="t s3_4671">473 </span><span id="tq_4671" class="t s3_4671">IA32_DEBUGCTL </span><span id="tr_4671" class="t s3_4671">Thread </span><span id="ts_4671" class="t s3_4671">Debug Control (R/W) </span>
<span id="tt_4671" class="t s3_4671">See Table 2-2. </span>
<span id="tu_4671" class="t s3_4671">1DDH </span><span id="tv_4671" class="t s3_4671">477 </span><span id="tw_4671" class="t s3_4671">MSR_LER_FROM_LIP </span><span id="tx_4671" class="t s3_4671">Thread </span><span id="ty_4671" class="t s3_4671">Last Exception Record From Linear IP (R) </span>
<span id="tz_4671" class="t s3_4671">Contains a pointer to the last branch instruction that </span>
<span id="t10_4671" class="t s3_4671">the processor executed prior to the last exception that </span>
<span id="t11_4671" class="t s3_4671">was generated or the last interrupt that was handled. </span>
<span id="t12_4671" class="t s3_4671">1DEH </span><span id="t13_4671" class="t s3_4671">478 </span><span id="t14_4671" class="t s3_4671">MSR_LER_TO_LIP </span><span id="t15_4671" class="t s3_4671">Thread </span><span id="t16_4671" class="t s3_4671">Last Exception Record To Linear IP (R) </span>
<span id="t17_4671" class="t s3_4671">This area contains a pointer to the target of the last </span>
<span id="t18_4671" class="t s3_4671">branch instruction that the processor executed prior to </span>
<span id="t19_4671" class="t s3_4671">the last exception that was generated or the last </span>
<span id="t1a_4671" class="t s3_4671">interrupt that was handled. </span>
<span id="t1b_4671" class="t s3_4671">1F2H </span><span id="t1c_4671" class="t s3_4671">498 </span><span id="t1d_4671" class="t s3_4671">IA32_SMRR_PHYSBASE </span><span id="t1e_4671" class="t s3_4671">Core </span><span id="t1f_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t1g_4671" class="t s3_4671">1F3H </span><span id="t1h_4671" class="t s3_4671">499 </span><span id="t1i_4671" class="t s3_4671">IA32_SMRR_PHYSMASK </span><span id="t1j_4671" class="t s3_4671">Core </span><span id="t1k_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t1l_4671" class="t s3_4671">1FCH </span><span id="t1m_4671" class="t s3_4671">508 </span><span id="t1n_4671" class="t s3_4671">MSR_POWER_CTL </span><span id="t1o_4671" class="t s3_4671">Core </span><span id="t1p_4671" class="t s3_4671">Power Control Register </span>
<span id="t1q_4671" class="t s3_4671">See http://biosbits.org. </span>
<span id="t1r_4671" class="t s3_4671">0 </span><span id="t1s_4671" class="t s3_4671">Reserved </span>
<span id="t1t_4671" class="t s3_4671">1 </span><span id="t1u_4671" class="t s3_4671">Package </span><span id="t1v_4671" class="t s3_4671">C1E Enable (R/W) </span>
<span id="t1w_4671" class="t s3_4671">When set to ‘1’, will enable the CPU to switch to the </span>
<span id="t1x_4671" class="t s3_4671">Minimum Enhanced Intel SpeedStep Technology </span>
<span id="t1y_4671" class="t s3_4671">operating point when all execution cores enter MWAIT </span>
<span id="t1z_4671" class="t s3_4671">(C1). </span>
<span id="t20_4671" class="t s3_4671">63:2 </span><span id="t21_4671" class="t s3_4671">Reserved </span>
<span id="t22_4671" class="t s3_4671">200H </span><span id="t23_4671" class="t s3_4671">512 </span><span id="t24_4671" class="t s3_4671">IA32_MTRR_PHYSBASE0 </span><span id="t25_4671" class="t s3_4671">Thread </span><span id="t26_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t27_4671" class="t s3_4671">201H </span><span id="t28_4671" class="t s3_4671">513 </span><span id="t29_4671" class="t s3_4671">IA32_MTRR_PHYSMASK0 </span><span id="t2a_4671" class="t s3_4671">Thread </span><span id="t2b_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t2c_4671" class="t s3_4671">202H </span><span id="t2d_4671" class="t s3_4671">514 </span><span id="t2e_4671" class="t s3_4671">IA32_MTRR_PHYSBASE1 </span><span id="t2f_4671" class="t s3_4671">Thread </span><span id="t2g_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t2h_4671" class="t s3_4671">203H </span><span id="t2i_4671" class="t s3_4671">515 </span><span id="t2j_4671" class="t s3_4671">IA32_MTRR_PHYSMASK1 </span><span id="t2k_4671" class="t s3_4671">Thread </span><span id="t2l_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t2m_4671" class="t s3_4671">204H </span><span id="t2n_4671" class="t s3_4671">516 </span><span id="t2o_4671" class="t s3_4671">IA32_MTRR_PHYSBASE2 </span><span id="t2p_4671" class="t s3_4671">Thread </span><span id="t2q_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t2r_4671" class="t s3_4671">205H </span><span id="t2s_4671" class="t s3_4671">517 </span><span id="t2t_4671" class="t s3_4671">IA32_MTRR_PHYSMASK2 </span><span id="t2u_4671" class="t s3_4671">Thread </span><span id="t2v_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t2w_4671" class="t s3_4671">206H </span><span id="t2x_4671" class="t s3_4671">518 </span><span id="t2y_4671" class="t s3_4671">IA32_MTRR_PHYSBASE3 </span><span id="t2z_4671" class="t s3_4671">Thread </span><span id="t30_4671" class="t s3_4671">See Table 2-2. </span>
<span id="t31_4671" class="t s4_4671">Table 2-15. </span><span id="t32_4671" class="t s4_4671">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t33_4671" class="t s5_4671">Register </span>
<span id="t34_4671" class="t s5_4671">Address </span><span id="t35_4671" class="t s5_4671">Register Name / Bit Fields </span><span id="t36_4671" class="t s5_4671">Scope </span><span id="t37_4671" class="t s5_4671">Bit Description </span>
<span id="t38_4671" class="t s5_4671">Hex </span><span id="t39_4671" class="t s5_4671">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
