 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  routed_wirelength	  avg_routed_wirelength	  routed_wiresegment	  avg_routed_wiresegment	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  num_rr_graph_nodes	  num_rr_graph_edges	  collapsed_nodes	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  create_rr_graph_time	  create_intra_cluster_rr_graph_time	  adding_internal_edges	  route_mem	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_mem	  tile_lookahead_computation_time	  router_lookahead_computation_time	 
 k6_frac_N10_40nm.xml	  apex4.pre-vpr.blif	  common	  4.24	  vpr	  77.47 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  83	  9	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  79328	  9	  19	  896	  28	  0	  609	  111	  16	  16	  256	  -1	  mcnc_medium	  -1	  -1	  6866.88	  6644	  1441	  83	  975	  383	  77.5 MiB	  3.58	  0.01	  5.33569	  5.04319	  -83.8406	  -5.04319	  nan	  0.00	  0.00216036	  0.0017625	  0.0274497	  0.0247881	  77.5 MiB	  3.58	  77.5 MiB	  1.39	  10498	  17.2664	  2807	  4.61678	  5285	  25432	  902546	  153273	  1.05632e+07	  4.4732e+06	  1.26944e+06	  4958.75	  21	  28900	  206586	  -1	  5.27518	  nan	  -88.0365	  -5.27518	  0	  0	  0.18	  -1	  -1	  77.5 MiB	  0.32	  0.263172	  0.231042	  33.3 MiB	  -1	  0.05	 
 k6_frac_N10_40nm.xml	  des.pre-vpr.blif	  common	  1.40	  vpr	  78.62 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  64	  256	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  80512	  256	  245	  954	  501	  0	  603	  565	  22	  22	  484	  -1	  mcnc_large	  -1	  -1	  7579.05	  7437	  14569	  162	  1996	  12411	  78.6 MiB	  0.88	  0.01	  5.06363	  4.19633	  -784.09	  -4.19633	  nan	  0.00	  0.00234982	  0.00210829	  0.0261689	  0.0242783	  78.6 MiB	  0.88	  78.6 MiB	  0.35	  10393	  17.2355	  2872	  4.76285	  2522	  5986	  330905	  72095	  2.15576e+07	  3.44922e+06	  1.49107e+06	  3080.73	  17	  47664	  245996	  -1	  4.67076	  nan	  -858.211	  -4.67076	  0	  0	  0.21	  -1	  -1	  78.6 MiB	  0.18	  0.223944	  0.206353	  35.9 MiB	  -1	  0.07	 
 k6_frac_N10_40nm.xml	  ex1010.pre-vpr.blif	  common	  17.92	  vpr	  108.94 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  306	  10	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  111556	  10	  10	  2655	  20	  0	  1405	  326	  22	  22	  484	  -1	  mcnc_large	  -1	  -1	  29689.6	  26104	  17141	  1720	  13602	  1819	  108.9 MiB	  15.92	  0.03	  7.98745	  6.93093	  -66.6045	  -6.93093	  nan	  0.00	  0.00661319	  0.00552284	  0.175119	  0.152077	  108.9 MiB	  15.92	  108.9 MiB	  3.87	  39169	  27.8783	  10050	  7.15302	  9133	  55451	  2370650	  309311	  2.15576e+07	  1.64916e+07	  3.51389e+06	  7260.09	  17	  64568	  594370	  -1	  7.0782	  nan	  -67.7733	  -7.0782	  0	  0	  0.61	  -1	  -1	  108.9 MiB	  0.92	  0.887567	  0.778153	  52.1 MiB	  -1	  0.17	 
 k6_frac_N10_40nm.xml	  seq.pre-vpr.blif	  common	  4.36	  vpr	  78.68 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  92	  41	  -1	  -1	  success	  v8.0.0-13568-gf1bde671c	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-08-10T11:21:08	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong	  80568	  41	  35	  1006	  76	  0	  640	  168	  16	  16	  256	  -1	  mcnc_medium	  -1	  -1	  7441.76	  7148	  2483	  96	  1357	  1030	  78.7 MiB	  3.73	  0.01	  5.9204	  5.19102	  -148.842	  -5.19102	  nan	  0.00	  0.00222706	  0.00181074	  0.0292936	  0.0264313	  78.7 MiB	  3.73	  78.7 MiB	  1.24	  10866	  16.9781	  2904	  4.53750	  4578	  21730	  722783	  128078	  1.05632e+07	  4.95825e+06	  1.26944e+06	  4958.75	  18	  28900	  206586	  -1	  5.41892	  nan	  -156.703	  -5.41892	  0	  0	  0.18	  -1	  -1	  78.7 MiB	  0.28	  0.273572	  0.240625	  33.7 MiB	  -1	  0.05	 
