Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 20:52:41 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 20:30:47 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 14) to (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_fifo_16_1024_0_0'. These changes may impact your design.


-Upgrade has added port 'burst_delay_flag'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 20:02:59 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0) from (Rev. 10) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI_FIFOIN_0_0'. These changes may impact your design.


-Upgrade has added port 'WNEXT'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 19:37:21 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 25 19:21:45 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 17:24:56 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 13:35:15 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 13:06:33 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI_FIFOIN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI_FIFOIN_0_0 (xilinx.com:user:AXI_FIFOIN:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 12:11:01 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 10:55:13 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 10:20:06 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 10:10:34 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 09:40:29 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 09:33:54 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 09:32:06 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 24 09:31:05 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 23 13:24:20 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AD_Sample_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AD_Sample_0_0 (xilinx.com:user:AD_Sample:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AD_Sample_0_0'. These changes may impact your design.


-Upgraded port 'din' width 12 differs from original width 16







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 23 10:31:39 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 23 10:30:57 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 23 10:01:12 2020
| Host         : LAPTOP-706OML5B running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_fifo_16_1024_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_fifo_16_1024_0_0 (xilinx.com:user:fifo_16_1024:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_fifo_16_1024_0_0'. These changes may impact your design.


-Upgrade has renamed port 'din' as 'Din'

-Upgraded port 'Din' width 12 differs from original width 16


