
---------- Begin Simulation Statistics ----------
final_tick                               17928131197059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164230                       # Simulator instruction rate (inst/s)
host_mem_usage                               17114616                       # Number of bytes of host memory used
host_op_rate                                   295942                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6088.93                       # Real time elapsed on the host
host_tick_rate                                5440309                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999984002                       # Number of instructions simulated
sim_ops                                    1801967589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033126                       # Number of seconds simulated
sim_ticks                                 33125634873                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        45575                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1721421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443782                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        45580                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1721415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3443773                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu1.num_fp_insts                           17                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu1.num_int_insts                          11                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests        45585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1721402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3443750                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        45581                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1721336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3443618                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           5497                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204544875                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100512301                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249999954                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450499386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.397905                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.397905                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146666522                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84015338                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  73477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1092638                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46302851                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.822530                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140839068                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42655329                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6044343                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102957065                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45400065                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    502263078                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98183739                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3029348                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    479727661                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       182262                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        993259                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       195987                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        17473                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       731657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       360981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628075415                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            477952893                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356195741                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.804689                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             479223462                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       664489704                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299473450                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.513160                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.513160                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2622114      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289482851     59.96%     60.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       962237      0.20%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1082730      0.22%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2983139      0.62%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17493643      3.62%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7580275      1.57%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       605496      0.13%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17350024      3.59%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61664241     12.77%     83.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36576254      7.58%     90.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37784368      7.83%     98.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6389749      1.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     482757015                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      102885675                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    200765422                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     96435579                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108421718                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13681445                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028340                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4037965     29.51%     29.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9874      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        217591      1.59%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            2      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       506610      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        54535      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       340877      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3281337     23.98%     61.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1162925      8.50%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3537605     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       532124      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     390930671                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    878539779                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381517314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    445622269                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         502263066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        482757015                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     51763627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       706859                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     74997211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99402873                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.856570                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13733551     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2718885      2.74%     16.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5150294      5.18%     21.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6694779      6.73%     28.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9440051      9.50%     37.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12229727     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15167324     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14405674     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19862588     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99402873                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.852983                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5199048                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2537525                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102957065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45400065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236410776                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99476350                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204547953                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100513468                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450499466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.397905                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.397905                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        146666126                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84015339                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  73770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1092737                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46303622                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.822595                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140841192                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42656349                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6043164                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102958066                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45400602                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    502271748                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98184843                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3028149                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    479734160                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         10151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       182780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        993370                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       196617                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        17478                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       731769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       360968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        628078807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            477958463                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567123                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        356197641                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.804745                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             479229570                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       664499269                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299477566                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.513160                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.513160                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2622265      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289486771     59.96%     60.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       962325      0.20%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1082715      0.22%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2983139      0.62%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        80079      0.02%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17493603      3.62%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7580292      1.57%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       605502      0.13%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17349949      3.59%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61664612     12.77%     83.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36577043      7.58%     90.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     37784563      7.83%     98.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6389638      1.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     482762315                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      102884043                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    200763756                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     96435197                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    108425640                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13678726                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028334                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4037622     29.52%     29.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         9874      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        217055      1.59%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       506533      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        54529      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       340522      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3281750     23.99%     61.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1161747      8.49%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3537052     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       532042      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     390934733                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    878549076                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381523266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    445635602                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         502271736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        482762315                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     51772207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       706902                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75007021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99402580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.856638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.689039                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13731248     13.81%     13.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2718563      2.73%     16.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5146454      5.18%     21.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6694787      6.74%     28.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9444056      9.50%     37.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12230391     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15177232     15.27%     65.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14403880     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19855969     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99402580                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.853036                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5205735                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2548188                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102958066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45400602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236414755                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                99476350                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        204539813                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       100509628                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249991966                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            450484275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.397918                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.397918                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        146662097                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        84013072                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  71460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1092608                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46301705                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.822388                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           140835038                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          42654067                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        6042429                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    102953835                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     45398636                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    502248051                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     98180971                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3028340                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    479713562                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         10074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       182656                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        993243                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       196424                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        17508                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       731615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       360993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        628057938                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            477938232                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.567121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        356184565                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.804541                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             479209147                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       664470276                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      299463999                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.513079                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.513079                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2621931      0.54%      0.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    289473994     59.96%     60.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       962265      0.20%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1082681      0.22%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2983036      0.62%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17493165      3.62%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      7580080      1.57%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       605471      0.13%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     17349509      3.59%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     61661792     12.77%     83.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36575125      7.58%     90.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37783591      7.83%     98.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6389383      1.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     482741908                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      102882327                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    200759266                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     96432435                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    108420335                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13679257                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028337                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4037838     29.52%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         9868      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        217542      1.59%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       506579      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        54528      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       340727      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3280755     23.98%     61.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1162098      8.50%     70.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3537460     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       531862      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     390916907                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    878515313                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381505797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    445608699                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         502248039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        482741908                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     51763666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       706622                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     74995907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99404890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.856320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.689339                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13737759     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2718483      2.73%     16.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5146881      5.18%     21.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6695386      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9443669      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12229213     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15170176     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14404876     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19858447     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99404890                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.852831                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5201608                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2542010                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    102953835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45398636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      236404337                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99476350                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        204537057                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       100508730                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249992013                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            450484366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.397918                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.397918                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        146662197                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        84012739                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  71941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1092579                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46301090                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.822351                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           140833697                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          42653589                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6042147                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    102953027                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45398002                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    502243735                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     98180108                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3028575                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    479709896                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         10033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       182524                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        993205                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       196248                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17471                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       360970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        628054723                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            477935128                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567121                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        356182858                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.804510                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             479205645                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       664464952                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299461916                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.513080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.513080                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2621852      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    289471892     59.96%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       962194      0.20%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1082681      0.22%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2983006      0.62%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        80077      0.02%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17493177      3.62%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7580091      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       605474      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17349518      3.59%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     61661545     12.77%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36574694      7.58%     90.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37783047      7.83%     98.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389419      1.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     482738477                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      102881577                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    200758114                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     96432483                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    108417373                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13679685                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028338                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4037436     29.51%     29.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         9870      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        217244      1.59%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       506492      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        54520      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       340638      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3281413     23.99%     61.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1162531      8.50%     70.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3537558     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       531983      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     390914733                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    878509824                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    381502645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    445602906                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         502243723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        482738477                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51759265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       706896                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     74991674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99404409                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.856309                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689416                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13738150     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2718711      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5148893      5.18%     21.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6694786      6.73%     28.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9440482      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12228920     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15170169     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14404304     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19859994     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99404409                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.852796                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5200684                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2541504                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    102953027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45398002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      236401851                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99476350                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116795174                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116795178                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116796290                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116796294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3405855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3405859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3428890                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3428894                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16283436597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16283436597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16283436597                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16283436597                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120201029                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120201037                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120225180                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120225188                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028521                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4781.012873                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4781.007257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4748.894423                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4748.888883                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1721184                       # number of writebacks
system.cpu0.dcache.writebacks::total          1721184                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1691834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1691834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1691834                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1691834                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1721700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721700                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7819330842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7819330842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7852754718                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7852754718                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4561.980770                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4561.980770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4561.047057                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4561.047057                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1721184                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76715279                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76715282                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3068613                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3068616                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14633555463                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14633555463                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79783892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79783898                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4768.784941                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4768.780278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1685044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1685044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6299263431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6299263431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4552.908768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4552.908768                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40079895                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40079896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337242                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1649881134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1649881134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40417137                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40417139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4892.276567                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4892.262060                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6790                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6790                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       330452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       330452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1520067411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1520067411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4599.964325                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4599.964325                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     33423876                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     33423876                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4352.633937                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.633937                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.208771                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118518002                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.837938                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.001833                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.206938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988689                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        963523200                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       963523200                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45450545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45450566                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45450545                       # number of overall hits
system.cpu0.icache.overall_hits::total       45450566                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          739                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           742                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          739                       # number of overall misses
system.cpu0.icache.overall_misses::total          742                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48593025                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48593025                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48593025                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48593025                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45451284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45451308                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45451284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45451308                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 65755.108254                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65489.252022                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 65755.108254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65489.252022                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu0.icache.writebacks::total              220                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          671                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          671                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          671                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          671                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42408882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42408882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42408882                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42408882                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 63202.506706                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63202.506706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 63202.506706                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63202.506706                       # average overall mshr miss latency
system.cpu0.icache.replacements                   220                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45450545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45450566                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          742                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48593025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48593025                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45451284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45451308                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 65755.108254                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65489.252022                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          671                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42408882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42408882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 63202.506706                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63202.506706                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          441.292266                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45451240                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              674                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         67435.074184                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   438.292266                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.856040                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.861899                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363611138                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363611138                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1391924                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       467606                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1253799                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        330446                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       330446                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1391924                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1560                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5164592                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5166152                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        56704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220344320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220401024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            9                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1722379                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.026471                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.160531                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1676786     97.35%     97.35% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               45593      2.65%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1722379                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2293232139                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         673317                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1719972972                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          216                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1720765                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1720981                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          216                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1720765                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1720981                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          447                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          927                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          447                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          927                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     41125833                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     86934978                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    128060811                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     41125833                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     86934978                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    128060811                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          663                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1721692                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1722362                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          663                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1721692                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1722362                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.674208                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000538                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.674208                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000538                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 92004.100671                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 93780.990291                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92730.493121                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 92004.100671                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 93780.990291                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92730.493121                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          927                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          927                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     40222071                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     86626287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    126848358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     40222071                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     86626287                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    126848358                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.663650                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000538                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.663650                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000538                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91413.797727                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93447.990291                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92793.239210                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91413.797727                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93447.990291                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92793.239210                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       467606                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       467606                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       467606                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       467606                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1215602                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1215602                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1215602                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1215602                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330048                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330048                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     34958007                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     34958007                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       330445                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       330446                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001204                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 88055.433249                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 87834.188442                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     34825806                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     34825806                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87722.433249                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 87722.433249                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          216                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1390717                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1390933                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          447                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          530                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41125833                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     51976971                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     93102804                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          663                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1391247                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1391916                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.674208                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000381                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 92004.100671                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98069.756604                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 94712.923703                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          530                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          970                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40222071                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     51800481                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     92022552                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.663650                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000381                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91413.797727                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 97736.756604                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94868.610309                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1183.919570                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3405571                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2478.581514                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   436.133560                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   740.786010                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.106478                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.180856                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.289043                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54490622                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54490622                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33125624550                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31333.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31333.numOps                      0                       # Number of Ops committed
system.cpu0.thread31333.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116795518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116795522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116796637                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116796641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3406066                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3406070                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3429101                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3429105                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  16283176524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16283176524                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  16283176524                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16283176524                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    120201584                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    120201592                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    120225738                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    120225746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.028336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028336                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4780.640341                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4780.634727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4748.526370                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4748.520831                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1721179                       # number of writebacks
system.cpu1.dcache.writebacks::total          1721179                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1692050                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1692050                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1692050                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1692050                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1714016                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1714016                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1721695                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1721695                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7817928912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7817928912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   7851344463                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7851344463                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4561.176157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4561.176157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4560.241194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4560.241194                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1721179                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76715616                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76715619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3068822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3068825                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14634244107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14634244107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79784438                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79784444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.038464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4768.684566                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4768.679904                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1685260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1685260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1383562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1383562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6298924770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6298924770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4552.687028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4552.687028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40079902                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40079903                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       337244                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1648932417                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1648932417                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40417146                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40417148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4889.434407                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4889.419908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6790                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6790                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       330454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1519004142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1519004142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4596.718884                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4596.718884                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1119                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1119                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.953672                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.953672                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     33415551                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     33415551                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4351.549811                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4351.549811                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          506.207848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118518344                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721691                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.838336                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.001833                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   503.206014                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988687                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        963527659                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       963527659                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45451421                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45451442                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45451421                       # number of overall hits
system.cpu1.icache.overall_hits::total       45451442                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          740                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           743                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          740                       # number of overall misses
system.cpu1.icache.overall_misses::total          743                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     50675274                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     50675274                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     50675274                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     50675274                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45452161                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45452185                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45452161                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45452185                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 68480.100000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68203.598923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 68480.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68203.598923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu1.icache.writebacks::total              220                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           68                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           68                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          672                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          672                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     43457832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43457832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     43457832                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43457832                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 64669.392857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64669.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 64669.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64669.392857                       # average overall mshr miss latency
system.cpu1.icache.replacements                   220                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45451421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45451442                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          740                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          743                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     50675274                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     50675274                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45452161                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45452185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 68480.100000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68203.598923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           68                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          672                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     43457832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43457832                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 64669.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64669.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          442.288688                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45452117                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         67336.469630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   439.288689                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.857986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.863845                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363618155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363618155                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1391918                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       467603                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1253797                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        330448                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       330448                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1391918                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1562                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5164577                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5166139                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        56768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    220343680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           220400448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            9                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1722375                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.026473                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.160538                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1676778     97.35%     97.35% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               45597      2.65%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1722375                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2293225812                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         673320                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1719967977                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          217                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1720762                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1720979                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          217                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1720762                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1720979                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          925                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1379                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          447                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          925                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1379                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     42170787                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     85545036                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    127715823                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     42170787                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     85545036                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    127715823                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          664                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1721687                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1722358                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          664                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1721687                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1722358                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.673193                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.000537                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.673193                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.000537                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 94341.805369                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 92481.120000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 92614.810007                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 94341.805369                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 92481.120000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 92614.810007                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          442                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          925                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          442                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          925                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     41719572                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     85237011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    126956583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     41719572                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     85237011                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    126956583                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.665663                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.000537                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.665663                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.000537                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94388.171946                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92148.120000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92872.408925                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94388.171946                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92148.120000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92872.408925                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    1                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       467603                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       467603                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       467603                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       467603                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1215595                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1215595                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1215595                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1215595                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       330050                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       330050                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     33886746                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     33886746                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       330447                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       330448                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001204                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 85357.042821                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 85142.577889                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     33754545                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     33754545                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85024.042821                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 85024.042821                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          217                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1390712                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1390929                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          447                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          528                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          981                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     42170787                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     51658290                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     93829077                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          664                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1391240                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1391910                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.673193                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000380                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000705                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94341.805369                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97837.670455                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 95646.357798                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          528                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          970                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     41719572                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     51482466                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     93202038                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.665663                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000380                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 94388.171946                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 97504.670455                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96084.575258                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1184.014142                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3405559                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         2478.572780                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   438.263901                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   738.750242                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.106998                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.180359                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.289066                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54490398                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54490398                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33125624550                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31333.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31333.numOps                      0                       # Number of Ops committed
system.cpu1.thread31333.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    116791775                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       116791779                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    116792891                       # number of overall hits
system.cpu2.dcache.overall_hits::total      116792895                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3405787                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3405791                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3428819                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3428823                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  16289446914                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16289446914                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  16289446914                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16289446914                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    120197562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    120197570                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    120221710                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    120221718                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.028335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.028521                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028521                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4782.873067                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4782.867450                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4750.745640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4750.740098                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1721137                       # number of writebacks
system.cpu2.dcache.writebacks::total          1721137                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1691810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1691810                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1691810                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1691810                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1713977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1713977                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1721655                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1721655                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7822830339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7822830339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7856247888                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7856247888                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  4564.139623                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4564.139623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  4563.195232                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4563.195232                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1721137                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     76713367                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76713370                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3068590                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3068593                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  14638344669                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14638344669                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     79781957                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79781963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4770.381403                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4770.376739                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1685017                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1685017                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1383573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1383573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6301611414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6301611414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4554.592648                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4554.592648                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40078408                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40078409                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       337197                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       337198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1651102245                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1651102245                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     40415605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40415607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008343                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008343                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4896.550815                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4896.536293                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         6793                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6793                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       330404                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       330404                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1521218925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1521218925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008175                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008175                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4604.117762                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4604.117762                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        23032                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.953785                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.953785                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         7678                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     33417549                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     33417549                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4352.376791                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.376791                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          506.207644                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          118514557                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1721649                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.837816                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.959742                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   503.247902                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.982906                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988687                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        963495393                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       963495393                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45449243                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45449264                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45449243                       # number of overall hits
system.cpu2.icache.overall_hits::total       45449264                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          770                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           773                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          770                       # number of overall misses
system.cpu2.icache.overall_misses::total          773                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     49909374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49909374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     49909374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49909374                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45450013                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45450037                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45450013                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45450037                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 64817.368831                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64565.813713                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 64817.368831                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64565.813713                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          249                       # number of writebacks
system.cpu2.icache.writebacks::total              249                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           68                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          702                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          702                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     42850107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     42850107                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     42850107                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     42850107                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 61040.038462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61040.038462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 61040.038462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61040.038462                       # average overall mshr miss latency
system.cpu2.icache.replacements                   249                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45449243                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45449264                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          770                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          773                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     49909374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49909374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45450013                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45450037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 64817.368831                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64565.813713                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          702                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     42850107                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     42850107                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 61040.038462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61040.038462                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          442.289612                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45449969                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              705                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         64468.041135                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   439.289612                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.857988                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.863847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        363601001                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       363601001                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1391958                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       467588                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1253799                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        330397                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       330397                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1391958                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1650                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5164455                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5166105                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        60480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    220338368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           220398848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                           10                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1722365                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.026476                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.160547                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1676763     97.35%     97.35% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               45602      2.65%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1722365                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2293209495                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         703954                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1719927351                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          245                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1720720                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1720965                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          245                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1720720                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1720965                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          448                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          926                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          448                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          926                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     41436855                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     90550359                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    131987214                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     41436855                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     90550359                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    131987214                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          693                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1721646                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1722346                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          693                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1721646                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1722346                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.646465                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.000538                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.646465                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.000538                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92492.979911                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97786.564795                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 95573.652426                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92492.979911                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97786.564795                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 95573.652426                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          441                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          926                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          441                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          926                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     40948344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     90242001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    131190345                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     40948344                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     90242001                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    131190345                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.636364                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.000538                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.636364                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.000538                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92853.387755                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97453.564795                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 95969.528164                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92853.387755                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97453.564795                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 95969.528164                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    1                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       467588                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       467588                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       467588                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       467588                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1215594                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1215594                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1215594                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1215594                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       329999                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       329999                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     36318645                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     36318645                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       330396                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       330397                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.001205                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 91482.732997                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91252.876884                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     36186444                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     36186444                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 91149.732997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 91149.732997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          245                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1390721                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1390966                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          448                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          529                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41436855                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     54231714                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     95668569                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          693                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1391250                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1391949                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.646465                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000380                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92492.979911                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102517.417769                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97323.061038                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          529                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          970                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     40948344                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     54055557                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     95003901                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000380                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92853.387755                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102184.417769                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97942.165979                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1183.914855                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3405530                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         2478.551674                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     4.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   437.131041                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   739.783814                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000977                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.106721                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.180611                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.289042                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        54489966                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       54489966                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33125624550                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31333.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31333.numOps                      0                       # Number of Ops committed
system.cpu2.thread31333.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    116790783                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       116790787                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    116791899                       # number of overall hits
system.cpu3.dcache.overall_hits::total      116791903                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3405705                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3405709                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3428737                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3428741                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16291802556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16291802556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16291802556                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16291802556                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    120196488                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120196496                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    120220636                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120220644                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028334                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028335                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028520                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028520                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4783.679901                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4783.674282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4751.546285                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4751.540742                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1721085                       # number of writebacks
system.cpu3.dcache.writebacks::total          1721085                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1691780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1691780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1691780                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1691780                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1713925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1713925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1721603                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1721603                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7823818350                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7823818350                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7857220581                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7857220581                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014259                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014259                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014320                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014320                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4564.854559                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4564.854559                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4563.898054                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4563.898054                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1721085                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     76712384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       76712387                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3068493                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3068496                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14640200145                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14640200145                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     79780877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     79780883                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4771.136889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4771.132224                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1684991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1684991                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1383502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1383502                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6302080278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6302080278                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017341                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4555.165282                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4555.165282                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40078399                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40078400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       337212                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       337213                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1651602411                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1651602411                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40415611                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40415613                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4897.816243                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4897.801719                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6789                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6789                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330423                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330423                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1521738072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1521738072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4605.424174                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4605.424174                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        23032                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953785                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953785                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7678                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33402231                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33402231                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4350.381740                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.381740                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.206929                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          118513513                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1721597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.839289                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.001833                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   503.205096                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005863                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.982822                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988685                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        963486749                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       963486749                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45448650                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45448671                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45448650                       # number of overall hits
system.cpu3.icache.overall_hits::total       45448671                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          757                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           760                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          757                       # number of overall misses
system.cpu3.icache.overall_misses::total          760                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     49375242                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49375242                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     49375242                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49375242                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45449407                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45449431                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45449407                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45449431                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 65224.890357                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64967.423684                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 65224.890357                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64967.423684                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          235                       # number of writebacks
system.cpu3.icache.writebacks::total              235                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           69                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          688                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          688                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          688                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          688                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43088202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43088202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43088202                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43088202                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 62628.200581                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62628.200581                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 62628.200581                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62628.200581                       # average overall mshr miss latency
system.cpu3.icache.replacements                   235                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45448650                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45448671                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          757                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          760                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     49375242                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49375242                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45449407                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45449431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 65224.890357                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64967.423684                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          688                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43088202                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43088202                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 62628.200581                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62628.200581                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          442.287799                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45449362                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              691                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         65773.316932                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   439.287799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.857984                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.863843                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        363596139                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       363596139                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1391872                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       467587                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1253734                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330416                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330416                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1391873                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1608                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164298                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5165906                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        58688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    220331648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           220390336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                           10                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1722299                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.026475                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.160543                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1676701     97.35%     97.35% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               45598      2.65%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1722299                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2293121583                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         689304                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1719874404                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          232                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1720668                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1720900                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          232                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1720668                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1720900                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          447                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          926                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1380                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          447                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          926                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1380                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     41733891                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     91844064                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    133577955                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     41733891                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     91844064                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    133577955                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          679                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1721594                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1722280                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          679                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1721594                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1722280                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.658321                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000538                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.658321                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000538                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93364.409396                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 99183.654428                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 96795.619565                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93364.409396                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 99183.654428                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 96795.619565                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          442                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          926                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          442                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          926                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41259366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     91535706                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    132795072                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41259366                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     91535706                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    132795072                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.650957                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000538                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.650957                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000538                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93346.981900                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 98850.654428                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 97072.421053                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93346.981900                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 98850.654428                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 97072.421053                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    1                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       467587                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       467587                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       467587                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       467587                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1215533                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1215533                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1215533                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1215533                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       330018                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       330018                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     36752877                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     36752877                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330415                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330416                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001205                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 92576.516373                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 92343.912060                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     36620676                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     36620676                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 92243.516373                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 92243.516373                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          232                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1390650                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1390882                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          447                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          529                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          982                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41733891                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     55091187                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     96825078                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          679                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1391179                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1391864                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.658321                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000380                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93364.409396                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 104142.130435                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98599.875764                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          529                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41259366                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     54915030                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     96174396                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.650957                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000380                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93346.981900                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103809.130435                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99046.751802                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1185.006316                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3405404                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2476.657455                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   438.262979                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   739.743338                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.106998                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.180601                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.289308                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54487919                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54487919                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33125624550                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                3905                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1592                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1592                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           3905                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   10994                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   351808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5497                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5497    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5497                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              1821177                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              910422                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy              910422                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy              910422                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          927                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          925                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          926                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          926                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              5497                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          927                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          925                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          926                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          926                       # number of overall misses
system.l3cache.overall_misses::total             5497                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     38463165                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     82917666                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     39952008                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     81538713                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     39185442                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     86539707                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     39490470                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     87833745                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    495920916                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     38463165                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     82917666                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     39952008                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     81538713                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     39185442                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     86539707                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     39490470                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     87833745                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    495920916                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          927                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          925                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          926                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          926                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5497                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          927                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          925                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          926                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          926                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5497                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 87416.284091                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 89447.320388                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 90389.158371                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 88149.960000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88855.877551                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 93455.407127                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89344.954751                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94852.856371                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90216.648354                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 87416.284091                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 89447.320388                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 90389.158371                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 88149.960000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88855.877551                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 93455.407127                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89344.954751                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94852.856371                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90216.648354                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          927                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          925                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          926                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          926                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         5469                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          927                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          925                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          926                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          926                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         5469                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     35532765                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     76743846                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     37008288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     75378213                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     36248382                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     80372547                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     36546750                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     81666585                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    459497376                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     35532765                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     76743846                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     37008288                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     75378213                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     36248382                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     80372547                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     36546750                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     81666585                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    459497376                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.994906                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.994906                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80756.284091                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 82787.320388                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83729.158371                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 81489.960000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82195.877551                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 86795.407127                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82684.954751                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88192.856371                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84018.536478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80756.284091                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 82787.320388                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83729.158371                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 81489.960000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82195.877551                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 86795.407127                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82684.954751                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88192.856371                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84018.536478                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1592                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     33239394                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     32167467                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     34599366                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     35033598                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    135039825                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1592                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83726.433249                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 81026.365239                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 87152.055416                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88245.838791                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 84824.010678                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1588                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     30595374                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     29523447                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     31955346                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     32389578                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    124463745                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.997487                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 77066.433249                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74366.365239                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 80492.055416                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81585.838791                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 78377.673174                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          530                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          528                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          529                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          529                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3905                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     38463165                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     49678272                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     39952008                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     49371246                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     39185442                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     51940341                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     39490470                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     52800147                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    360881091                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          530                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          528                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         3905                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87416.284091                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93732.588679                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90389.158371                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 93506.147727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88855.877551                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98185.899811                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89344.954751                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99811.241966                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92415.132138                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          530                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          528                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          529                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          529                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3881                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     35532765                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     46148472                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     37008288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     45854766                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     36248382                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     48417201                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36546750                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     49277007                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    335033631                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993854                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80756.284091                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87072.588679                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83729.158371                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86846.147727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 82195.877551                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91525.899811                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82684.954751                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 93151.241966                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 86326.624839                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                87952                       # Number of tag accesses
system.l3cache.tags.data_accesses               87952                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000936568                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5469                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  350016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     10.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33051927654                       # Total gap between requests
system.mem_ctrls.avgGap                    6043504.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        59328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        59200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        59264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 850096.914608951891                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1790999.636005678214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 853960.991493538022                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1787135.559121092083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 852028.953051244956                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1789067.597563385032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 853960.991493538022                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1789067.597563385032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     19043466                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     41959814                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     20443421                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     40690190                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     19721768                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     45632757                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     19983538                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     46948832                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43280.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     45264.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     46252.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     43989.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44720.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     49279.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45211.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50700.68                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        59328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        59200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        59264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        351808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       850097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1791000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       853961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      1787136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       852029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data      1789068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       853961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1789068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         10620415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       850097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       853961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       852029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       853961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3433232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       850097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1791000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       853961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      1787136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       852029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data      1789068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       853961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1789068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10620415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5469                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               158760038                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18222708                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          254423786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                29029.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           46521.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3622                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   189.505143                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   136.612413                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.622152                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          529     28.64%     28.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          978     52.95%     81.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           98      5.31%     86.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           79      4.28%     91.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           53      2.87%     94.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           21      1.14%     95.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      0.81%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      0.97%     96.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           56      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                350016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.566318                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5760334.944000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7658291.457600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23004346.579200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11808958894.251387                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3243745642.536293                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19131986990.862190                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34221114500.634575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1033.070449                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29186698239                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    955526311                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3905                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1592                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1592                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3905                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        10994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        10994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       351808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       351808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  351808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5497                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1821177                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10098271                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52468843                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32688319                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1048352                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22351599                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21911190                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.029631                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8265060                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2877713                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2714571                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       163142                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       116908                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     51763666                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       977942                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92463605                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.872181                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282202                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     15968360     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7241380      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083553      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10115208     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3178885      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2226294      2.41%     47.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3400314      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3500506      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41749105     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92463605                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249999954                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450499386                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132213704                       # Number of memory references committed
system.switch_cpus0.commit.loads             91796567                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44284656                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          93661067                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395884415                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6935285                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2418328      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268729934     59.65%     60.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       953158      0.21%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2922550      0.65%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17150627      3.81%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7400238      1.64%     66.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       592165      0.13%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16927568      3.76%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56694737     12.58%     83.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34125839      7.58%     90.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35101830      7.79%     98.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6291298      1.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450499386                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41749105                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5909371                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15050665                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71364879                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6084693                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        993259                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21313970                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        70948                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     520796509                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       431031                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98387130                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42655329                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               667829                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       971961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294849768                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52468843                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32890821                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97366988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2127384                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines         45451284                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99402873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.366516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11490945     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4185306      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6650365      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4383025      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11995275     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3252550      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8519957      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3955209      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44970241     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99402873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527450                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.964019                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45451310                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   87                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18298477                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11160486                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         8683                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        17473                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4982916                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        60150                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33125634873                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        993259                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8890435                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6443736                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1400                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74366431                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8707606                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     514583423                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41520                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2380454                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1792287                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3019867                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    520563228                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1355573934                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720003972                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157122082                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455227832                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65335323                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23189476                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               552977552                       # The number of ROB reads
system.switch_cpus0.rob.writes             1011475139                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249999954                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450499386                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52470535                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32689448                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1048467                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22352168                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21911649                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.029189                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8265163                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2877900                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2714491                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       163409                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       117016                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     51772236                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       978053                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92462307                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.872250                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282162                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     15966510     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7241372      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5084218      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10115444     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3178733      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2226381      2.41%     47.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3400276      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3500151      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41749222     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92462307                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450499466                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          132213732                       # Number of memory references committed
system.switch_cpus1.commit.loads             91796583                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44284663                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          93661082                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395884488                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6935287                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2418328      0.54%      0.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268729979     59.65%     60.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       953158      0.21%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      2922550      0.65%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17150630      3.81%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7400239      1.64%     66.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       592165      0.13%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16927571      3.76%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56694745     12.58%     83.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     34125851      7.58%     90.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6291298      1.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450499466                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41749222                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5910493                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15048339                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71365207                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6085165                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        993370                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21314126                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        70953                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     520806016                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       431062                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98388235                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42656349                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               667840                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       972614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             294855753                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52470535                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32891303                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97365927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2127614                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.cacheLines         45452161                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99402580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.366630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.940176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11489143     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185362      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6650565      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4383100      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11995228     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3252977      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8519839      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3954699      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        44971667     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99402580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.527467                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.964079                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45452187                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   88                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18299038                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11161471                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         8678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        17478                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4983446                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        60139                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33125634873                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        993370                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8891732                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6440462                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1305                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74367068                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8708637                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     514593587                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41289                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2380129                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1794382                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3019200                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    520573508                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1355602099                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       720018179                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        157125749                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455227904                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        65345507                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23191157                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               552984787                       # The number of ROB reads
system.switch_cpus1.rob.writes             1011493474                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450499466                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       52467109                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     32687140                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1048315                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22350769                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21910299                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.029285                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8264801                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2877649                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2714537                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       163112                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted       116897                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     51763695                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       977907                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     92465657                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.871909                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.282297                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     15972915     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      7240643      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5083054      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10116033     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3178891      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2226472      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3399807      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3500077      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41747765     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     92465657                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249991966                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     450484275                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          132209101                       # Number of memory references committed
system.switch_cpus2.commit.loads             91793495                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44283111                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          93658319                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          395870938                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6935075                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2418122      0.54%      0.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    268720929     59.65%     60.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       953126      0.21%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      2922414      0.65%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17150214      3.81%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      7400047      1.64%     66.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       592139      0.13%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16927127      3.76%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     56692716     12.58%     83.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     34124575      7.58%     90.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35100779      7.79%     98.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6291031      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    450484275                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41747765                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5910406                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     15054218                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         71362451                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6084566                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        993243                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21312901                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        70946                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     520780397                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       430951                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           98384324                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           42654067                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               667718                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       972983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             294840841                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           52467109                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     32889637                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97368001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        2127348                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines         45450013                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          351                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99404890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.366230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        11496005     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4185095      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6650174      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         4382742      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11994761     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3252672      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8519614      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3954852      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        44968975     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99404890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.527433                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.963929                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45450039                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   88                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           18297695                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       11160326                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         8669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        17508                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4983011                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        60157                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33125634873                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        993243                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         8891275                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        6440849                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1422                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         74364122                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8713973                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     514568195                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41275                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2380550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1798524                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3020526                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    520548330                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1355535893                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       719983388                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        157118975                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    455212796                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        65335430                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23188427                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               552965862                       # The number of ROB reads
system.switch_cpus2.rob.writes             1011444985                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249991966                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          450484275                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       52466612                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32686847                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1048309                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     22350402                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21910025                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.029669                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8264726                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2877671                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2714488                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       163183                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116888                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51759294                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       977900                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92465705                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.871908                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.282310                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15973146     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7240829      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5083227      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10115330     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3178766      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2226219      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3400109      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3500352      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41747727     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92465705                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249992013                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     450484366                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          132209130                       # Number of memory references committed
system.switch_cpus3.commit.loads             91793507                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44283120                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          93658319                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          395871029                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6935078                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2418122      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    268720991     59.65%     60.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       953126      0.21%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2922414      0.65%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     17150214      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7400047      1.64%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       592139      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16927127      3.76%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     56692728     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     34124592      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     35100779      7.79%     98.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6291031      1.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    450484366                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41747727                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5910132                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15054660                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         71362042                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      6084364                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        993205                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     21312876                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        70947                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     520776082                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       430970                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           98383488                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           42653589                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               667792                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       972839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             294837851                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           52466612                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32889239                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97367701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2127274                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.cacheLines         45449407                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99404409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.366212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11496158     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4185082      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6650093      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4382780      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11994772     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3252509      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8519628      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3954960      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44968427     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99404409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527428                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.963899                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45449433                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   88                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131197059                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           18297877                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11159496                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         8672                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17471                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4982371                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        60145                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33125634873                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        993205                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8890954                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6438456                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1392                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         74363542                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8716854                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     514563578                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41273                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2380030                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1800706                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3021018                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    520543798                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1355521854                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       719976257                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        157116712                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    455212867                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65330812                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23188083                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               552961638                       # The number of ROB reads
system.switch_cpus3.rob.writes             1011435842                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249992013                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          450484366                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
