

================================================================
== Vivado HLS Report for 'MaxPooBackPropagatio'
================================================================
* Date:           Thu May 11 11:34:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.303|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  326|  326|  326|  326|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  168|  168|        14|          -|          -|    12|    no    |
        | + Loop 1.1  |   12|   12|         1|          -|          -|    12|    no    |
        |- Loop 2     |  156|  156|        26|          -|          -|     6|    no    |
        | + Loop 2.1  |   24|   24|         4|          -|          -|     6|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 0, %0 ], [ %col, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln95 = icmp eq i4 %col_0, -4" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 12 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%col = add i4 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 13 'add' 'col' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %.preheader1.preheader, label %.preheader2.preheader" [f_b_4_new_network/forw_back_new_network.c:95]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %col_0, i4 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 16 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln97_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %col_0, i2 0)" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 17 'bitconcatenate' 'shl_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i6 %shl_ln97_1 to i9" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 18 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%sub_ln97 = sub i9 %zext_ln97_1, %zext_ln97_2" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 19 'sub' 'sub_ln97' <Predicate = (!icmp_ln95)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 20 'br' <Predicate = (!icmp_ln95)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 21 'br' <Predicate = (icmp_ln95)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%low_0 = phi i4 [ %low, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 22 'phi' 'low_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%low_0_cast = zext i4 %low_0 to i9" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 23 'zext' 'low_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 24 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln96 = icmp eq i4 %low_0, -4" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 25 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%low = add i4 %low_0, 1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 26 'add' 'low' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln97 = add i9 %sub_ln97, %low_0_cast" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 28 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i9 %add_ln97 to i32" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 29 'sext' 'sext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %sext_ln97 to i64" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 30 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [144 x float]* %output_matrix, i64 0, i64 %zext_ln97" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 31 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:97]   --->   Operation 32 'store' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader2" [f_b_4_new_network/forw_back_new_network.c:96]   --->   Operation 33 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.82>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 36 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln99 = icmp eq i3 %i_0, -2" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 37 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:99]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 40 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i6 %shl_ln9 to i7" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 41 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln101_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 42 'bitconcatenate' 'shl_ln101_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i4 %shl_ln101_1 to i7" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 43 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%sub_ln101 = sub i7 %zext_ln101_1, %zext_ln101_2" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 44 'sub' 'sub_ln101' <Predicate = (!icmp_ln99)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 45 'br' <Predicate = (!icmp_ln99)> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:104]   --->   Operation 46 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.12>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j_0_cast = zext i3 %j_0 to i7" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 48 'zext' 'j_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 49 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln100 = icmp eq i3 %j_0, -2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 50 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 51 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader1.loopexit, label %2" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln101 = add i7 %j_0_cast, %sub_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 53 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i7 %add_ln101 to i32" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 54 'sext' 'sext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %sext_ln101 to i64" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 55 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%max_poo_locate_2_add = getelementptr [36 x float]* @max_poo_locate_2, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 56 'getelementptr' 'max_poo_locate_2_add' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%max_poo_locate_2_loa = load float* %max_poo_locate_2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 57 'load' 'max_poo_locate_2_loa' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [36 x float]* %input_matrix, i64 0, i64 %zext_ln101" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 58 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 59 'load' 'input_matrix_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 60 'br' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%max_poo_locate_2_loa = load float* %max_poo_locate_2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 61 'load' 'max_poo_locate_2_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 62 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 62 'load' 'input_matrix_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %max_poo_locate_2_loa to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 63 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 64 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 65 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 66 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_4, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 67 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 68 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 69 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 70 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 71 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 72 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 73 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 74 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%sext_ln1311_3 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 75 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%sext_ln1311_5 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 76 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_3 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 77 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 78 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%r_V_4 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 79 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 80 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 81 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_4, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 82 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_23 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_13" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 83 'select' 'p_Val2_23' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 84 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 84 'sub' 'result_V_4' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.69ns)   --->   "%p_Val2_24 = select i1 %p_Result_s, i32 %result_V_4, i32 %p_Val2_23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:101]   --->   Operation 85 'select' 'p_Val2_24' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %p_Val2_24 to i64" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 86 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%output_matrix_addr_2 = getelementptr [144 x float]* %output_matrix, i64 0, i64 %sext_ln102" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 87 'getelementptr' 'output_matrix_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr_2, align 4" [f_b_4_new_network/forw_back_new_network.c:102]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:100]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_poo_locate_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln95              (br               ) [ 011100000]
col_0                (phi              ) [ 001000000]
empty                (speclooptripcount) [ 000000000]
icmp_ln95            (icmp             ) [ 001100000]
col                  (add              ) [ 011100000]
br_ln95              (br               ) [ 000000000]
shl_ln               (bitconcatenate   ) [ 000000000]
zext_ln97_1          (zext             ) [ 000000000]
shl_ln97_1           (bitconcatenate   ) [ 000000000]
zext_ln97_2          (zext             ) [ 000000000]
sub_ln97             (sub              ) [ 000100000]
br_ln96              (br               ) [ 001100000]
br_ln0               (br               ) [ 001111111]
low_0                (phi              ) [ 000100000]
low_0_cast           (zext             ) [ 000000000]
empty_139            (speclooptripcount) [ 000000000]
icmp_ln96            (icmp             ) [ 001100000]
low                  (add              ) [ 001100000]
br_ln96              (br               ) [ 000000000]
add_ln97             (add              ) [ 000000000]
sext_ln97            (sext             ) [ 000000000]
zext_ln97            (zext             ) [ 000000000]
output_matrix_addr   (getelementptr    ) [ 000000000]
store_ln97           (store            ) [ 000000000]
br_ln96              (br               ) [ 001100000]
br_ln0               (br               ) [ 011100000]
i_0                  (phi              ) [ 000010000]
empty_140            (speclooptripcount) [ 000000000]
icmp_ln99            (icmp             ) [ 000011111]
i                    (add              ) [ 001011111]
br_ln99              (br               ) [ 000000000]
shl_ln9              (bitconcatenate   ) [ 000000000]
zext_ln101_1         (zext             ) [ 000000000]
shl_ln101_1          (bitconcatenate   ) [ 000000000]
zext_ln101_2         (zext             ) [ 000000000]
sub_ln101            (sub              ) [ 000001111]
br_ln100             (br               ) [ 000011111]
ret_ln104            (ret              ) [ 000000000]
j_0                  (phi              ) [ 000001000]
j_0_cast             (zext             ) [ 000000000]
empty_141            (speclooptripcount) [ 000000000]
icmp_ln100           (icmp             ) [ 000011111]
j                    (add              ) [ 000011111]
br_ln100             (br               ) [ 000000000]
add_ln101            (add              ) [ 000000000]
sext_ln101           (sext             ) [ 000000000]
zext_ln101           (zext             ) [ 000000000]
max_poo_locate_2_add (getelementptr    ) [ 000000100]
input_matrix_addr    (getelementptr    ) [ 000000100]
br_ln0               (br               ) [ 001011111]
max_poo_locate_2_loa (load             ) [ 000000010]
input_matrix_load    (load             ) [ 000000011]
p_Val2_s             (bitcast          ) [ 000000000]
p_Result_s           (bitselect        ) [ 000000001]
tmp_V                (partselect       ) [ 000000000]
tmp_V_4              (trunc            ) [ 000000000]
mantissa_V           (bitconcatenate   ) [ 000000000]
zext_ln682           (zext             ) [ 000000000]
zext_ln339           (zext             ) [ 000000000]
add_ln339            (add              ) [ 000000000]
isNeg                (bitselect        ) [ 000000000]
sub_ln1311           (sub              ) [ 000000000]
sext_ln1311          (sext             ) [ 000000000]
ush                  (select           ) [ 000000000]
sext_ln1311_3        (sext             ) [ 000000000]
sext_ln1311_5        (sext             ) [ 000000000]
zext_ln1287          (zext             ) [ 000000000]
r_V                  (lshr             ) [ 000000000]
r_V_4                (shl              ) [ 000000000]
tmp                  (bitselect        ) [ 000000000]
zext_ln662           (zext             ) [ 000000000]
tmp_13               (partselect       ) [ 000000000]
p_Val2_23            (select           ) [ 000000001]
result_V_4           (sub              ) [ 000000000]
p_Val2_24            (select           ) [ 000000000]
sext_ln102           (sext             ) [ 000000000]
output_matrix_addr_2 (getelementptr    ) [ 000000000]
store_ln102          (store            ) [ 000000000]
br_ln100             (br               ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_poo_locate_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_locate_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="output_matrix_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 store_ln102/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="max_poo_locate_2_add_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_poo_locate_2_add/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_poo_locate_2_loa/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="input_matrix_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_matrix_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr_2/8 "/>
</bind>
</comp>

<comp id="120" class="1005" name="col_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="col_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="low_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="low_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="low_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="low_0/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="1"/>
<pin id="144" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="j_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln95_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="col_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln97_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln97_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln97_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln97_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln97_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln97/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="low_0_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="low_0_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln96_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="low_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="low/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln97_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln97_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln97_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln99_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shl_ln9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln101_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln101_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101_1/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln101_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_2/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln101_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_0_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln100_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="j_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln101_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="1"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln101_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln101_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Val2_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_V_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_4/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mantissa_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="25" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="23" slack="0"/>
<pin id="338" dir="0" index="3" bw="1" slack="0"/>
<pin id="339" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln682_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="25" slack="0"/>
<pin id="346" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln339_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln339_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="isNeg_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln1311_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln1311_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ush_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln1311_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1311_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_5/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln1287_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="r_V_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="25" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_V_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="25" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln662_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="79" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Val2_23_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="result_V_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Val2_24_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln102_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/8 "/>
</bind>
</comp>

<comp id="457" class="1005" name="col_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="462" class="1005" name="sub_ln97_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="1"/>
<pin id="464" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln97 "/>
</bind>
</comp>

<comp id="470" class="1005" name="low_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="low "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="483" class="1005" name="sub_ln101_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="1"/>
<pin id="485" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln101 "/>
</bind>
</comp>

<comp id="491" class="1005" name="j_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="496" class="1005" name="max_poo_locate_2_add_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="max_poo_locate_2_add "/>
</bind>
</comp>

<comp id="501" class="1005" name="input_matrix_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="1"/>
<pin id="503" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="max_poo_locate_2_loa_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_poo_locate_2_loa "/>
</bind>
</comp>

<comp id="511" class="1005" name="input_matrix_load_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="2"/>
<pin id="513" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_Result_s_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="521" class="1005" name="p_Val2_23_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="124" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="124" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="124" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="124" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="184" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="135" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="135" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="135" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="240"><net_src comp="146" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="146" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="146" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="146" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="157" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="157" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="157" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="278" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="309" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="309" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="347"><net_src comp="334" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="320" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="320" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="358" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="352" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="376" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="334" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="344" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="392" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="396" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="402" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="358" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="416" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="420" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="460"><net_src comp="170" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="465"><net_src comp="200" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="473"><net_src comp="216" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="481"><net_src comp="242" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="486"><net_src comp="272" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="494"><net_src comp="288" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="499"><net_src comp="86" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="504"><net_src comp="99" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="509"><net_src comp="93" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="514"><net_src comp="106" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="519"><net_src comp="312" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="524"><net_src comp="430" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="443" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {3 8 }
 - Input state : 
	Port: MaxPooBackPropagatio : input_matrix | {5 6 }
	Port: MaxPooBackPropagatio : max_poo_locate_2 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln95 : 1
		col : 1
		br_ln95 : 2
		shl_ln : 1
		zext_ln97_1 : 2
		shl_ln97_1 : 1
		zext_ln97_2 : 2
		sub_ln97 : 3
	State 3
		low_0_cast : 1
		icmp_ln96 : 1
		low : 1
		br_ln96 : 2
		add_ln97 : 2
		sext_ln97 : 3
		zext_ln97 : 4
		output_matrix_addr : 5
		store_ln97 : 6
	State 4
		icmp_ln99 : 1
		i : 1
		br_ln99 : 2
		shl_ln9 : 1
		zext_ln101_1 : 2
		shl_ln101_1 : 1
		zext_ln101_2 : 2
		sub_ln101 : 3
	State 5
		j_0_cast : 1
		icmp_ln100 : 1
		j : 1
		br_ln100 : 2
		add_ln101 : 2
		sext_ln101 : 3
		zext_ln101 : 4
		max_poo_locate_2_add : 5
		max_poo_locate_2_loa : 6
		input_matrix_addr : 5
		input_matrix_load : 6
	State 6
	State 7
		p_Result_s : 1
		tmp_V : 1
		tmp_V_4 : 1
		mantissa_V : 2
		zext_ln682 : 3
		zext_ln339 : 2
		add_ln339 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sext_ln1311_3 : 6
		sext_ln1311_5 : 6
		zext_ln1287 : 7
		r_V : 7
		r_V_4 : 8
		tmp : 8
		zext_ln662 : 9
		tmp_13 : 9
		p_Val2_23 : 10
	State 8
		p_Val2_24 : 1
		sext_ln102 : 2
		output_matrix_addr_2 : 3
		store_ln102 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    shl   |     r_V_4_fu_402     |    0    |   101   |
|----------|----------------------|---------|---------|
|          |      col_fu_170      |    0    |    13   |
|          |      low_fu_216      |    0    |    13   |
|          |    add_ln97_fu_222   |    0    |    15   |
|    add   |       i_fu_242       |    0    |    12   |
|          |       j_fu_288       |    0    |    12   |
|          |   add_ln101_fu_294   |    0    |    15   |
|          |   add_ln339_fu_352   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |    sub_ln97_fu_200   |    0    |    15   |
|    sub   |   sub_ln101_fu_272   |    0    |    15   |
|          |   sub_ln1311_fu_366  |    0    |    15   |
|          |   result_V_4_fu_438  |    0    |    39   |
|----------|----------------------|---------|---------|
|          |      ush_fu_376      |    0    |    9    |
|  select  |   p_Val2_23_fu_430   |    0    |    32   |
|          |   p_Val2_24_fu_443   |    0    |    32   |
|----------|----------------------|---------|---------|
|   lshr   |      r_V_fu_396      |    0    |    73   |
|----------|----------------------|---------|---------|
|          |   icmp_ln95_fu_164   |    0    |    9    |
|   icmp   |   icmp_ln96_fu_210   |    0    |    9    |
|          |   icmp_ln99_fu_236   |    0    |    9    |
|          |   icmp_ln100_fu_282  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_176    |    0    |    0    |
|          |   shl_ln97_1_fu_188  |    0    |    0    |
|bitconcatenate|    shl_ln9_fu_248    |    0    |    0    |
|          |  shl_ln101_1_fu_260  |    0    |    0    |
|          |   mantissa_V_fu_334  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln97_1_fu_184  |    0    |    0    |
|          |  zext_ln97_2_fu_196  |    0    |    0    |
|          |   low_0_cast_fu_206  |    0    |    0    |
|          |   zext_ln97_fu_231   |    0    |    0    |
|          |  zext_ln101_1_fu_256 |    0    |    0    |
|   zext   |  zext_ln101_2_fu_268 |    0    |    0    |
|          |    j_0_cast_fu_278   |    0    |    0    |
|          |   zext_ln101_fu_303  |    0    |    0    |
|          |   zext_ln682_fu_344  |    0    |    0    |
|          |   zext_ln339_fu_348  |    0    |    0    |
|          |  zext_ln1287_fu_392  |    0    |    0    |
|          |   zext_ln662_fu_416  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln97_fu_227   |    0    |    0    |
|          |   sext_ln101_fu_299  |    0    |    0    |
|   sext   |  sext_ln1311_fu_372  |    0    |    0    |
|          | sext_ln1311_3_fu_384 |    0    |    0    |
|          | sext_ln1311_5_fu_388 |    0    |    0    |
|          |   sext_ln102_fu_449  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_312  |    0    |    0    |
| bitselect|     isNeg_fu_358     |    0    |    0    |
|          |      tmp_fu_408      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_V_fu_320     |    0    |    0    |
|          |     tmp_13_fu_420    |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_V_4_fu_330    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   462   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        col_0_reg_120       |    4   |
|         col_reg_457        |    4   |
|         i_0_reg_142        |    3   |
|          i_reg_478         |    3   |
|  input_matrix_addr_reg_501 |    6   |
|  input_matrix_load_reg_511 |   32   |
|         j_0_reg_153        |    3   |
|          j_reg_491         |    3   |
|        low_0_reg_131       |    4   |
|         low_reg_470        |    4   |
|max_poo_locate_2_add_reg_496|    6   |
|max_poo_locate_2_loa_reg_506|   32   |
|     p_Result_s_reg_516     |    1   |
|      p_Val2_23_reg_521     |   32   |
|      sub_ln101_reg_483     |    7   |
|      sub_ln97_reg_462      |    9   |
+----------------------------+--------+
|            Total           |   153  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_79 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   462  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   153  |   498  |
+-----------+--------+--------+--------+
