#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Sep 27 18:19:46 2024
# Process ID: 2529444
# Current directory: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1
# Command line: vivado -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/top_wrapper.vds
# Journal file: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.srcs/sources_1/bd/peripherals/peripherals.bd referred in sub-design top is not added in project.
WARNING: [Vivado 12-8448] Reference module source file /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.srcs/sources_1/bd/peripherals_2/peripherals_2.bd referred in sub-design top is not added in project.
Command: synth_design -top top_wrapper -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2529468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2600.426 ; gain = 60.629 ; free physical = 22493 ; free virtual = 25498
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'top' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2223]
INFO: [Synth 8-6157] synthesizing module 'top_axi_interconnect_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2900]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZF07WE' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZF07WE' (2#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_19072BF' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_19072BF' (3#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_8VE6K5' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_8VE6K5' (4#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1HY5R1S' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1HY5R1S' (5#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1H0YCMG' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1H0YCMG' (6#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:540]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1NKMOJO' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2076]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1NKMOJO' (7#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2076]
INFO: [Synth 8-6157] synthesizing module 'top_xbar_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_xbar_0' (8#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:3693]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_xbar_0' is unconnected for instance 'xbar' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:3693]
WARNING: [Synth 8-7023] instance 'xbar' of module 'top_xbar_0' has 40 connections declared, but only 38 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:3693]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_interconnect_0_0' (9#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2900]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_1_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_1_0' (10#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'memory_ss_imp_1SD69YH' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:672]
INFO: [Synth 8-6157] synthesizing module 'top_axi_bram_ctrl_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_bram_ctrl_0_0' (11#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_axi_bram_ctrl_0_bram_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_bram_ctrl_0_bram_0' (12#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1079]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1079]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'top_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1079]
INFO: [Synth 8-6157] synthesizing module 'top_axi_smc_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_smc_0' (13#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'top_axi_smc_0' is unconnected for instance 'axi_smc' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1094]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'top_axi_smc_0' is unconnected for instance 'axi_smc' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1094]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'top_axi_smc_0' has 117 connections declared, but only 115 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1094]
INFO: [Synth 8-6157] synthesizing module 'top_ddr4_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ddr4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ddr4_0_0' (14#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ddr4_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'c0_init_calib_complete' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7071] port 'addn_ui_clkout1' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_bid' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_rid' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'top_ddr4_0_0' is unconnected for instance 'ddr4_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
WARNING: [Synth 8-7023] instance 'ddr4_0' of module 'top_ddr4_0_0' has 61 connections declared, but only 55 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1210]
INFO: [Synth 8-6155] done synthesizing module 'memory_ss_imp_1SD69YH' (15#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:672]
INFO: [Synth 8-6157] synthesizing module 'microblaze_ss_imp_1QUPD61' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1502]
INFO: [Synth 8-6157] synthesizing module 'top_axi_intc_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_intc_0_0' (16#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_axi_intc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'top_axi_intc_0_0' is unconnected for instance 'axi_intc_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1900]
WARNING: [Synth 8-7023] instance 'axi_intc_0' of module 'top_axi_intc_0_0' has 21 connections declared, but only 20 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1900]
INFO: [Synth 8-6157] synthesizing module 'top_mdm_1_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_mdm_1_0' (17#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_microblaze_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_microblaze_0_0' (18#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'top_microblaze_0_0' is unconnected for instance 'microblaze_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'top_microblaze_0_0' has 126 connections declared, but only 107 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1934]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_KITNRC' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1268]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_bram_if_cntlr_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_bram_if_cntlr_0' (19#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dlmb_v10_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dlmb_v10_0' (20#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1414]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'top_dlmb_v10_0' has 25 connections declared, but only 24 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1414]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_bram_if_cntlr_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_bram_if_cntlr_0' (21#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_ilmb_v10_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_ilmb_v10_0' (22#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'top_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1460]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'top_ilmb_v10_0' has 25 connections declared, but only 24 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1460]
INFO: [Synth 8-6157] synthesizing module 'top_lmb_bram_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_lmb_bram_0' (23#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1485]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_lmb_bram_0' is unconnected for instance 'lmb_bram' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1485]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'top_lmb_bram_0' has 16 connections declared, but only 14 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1485]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_KITNRC' (24#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1268]
INFO: [Synth 8-6157] synthesizing module 'top_xlconcat_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconcat_0_0/synth/top_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (25#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconcat_0_0' (26#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconcat_0_0/synth/top_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (27#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_0_0' (28#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_1_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconstant_1_0/synth/top_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_1_0' (29#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xlconstant_1_0/synth/top_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_ss_imp_1QUPD61' (30#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:1502]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0' (31#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_rst_clk_wiz_1_100M_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_rst_clk_wiz_1_100M_0' (32#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2882]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2882]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'top_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2882]
INFO: [Synth 8-6157] synthesizing module 'top_rst_ddr4_0_300M_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_rst_ddr4_0_300M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_rst_ddr4_0_300M_0' (33#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/.Xil/Vivado-2529444-DESKTOP-F0SHCEQ/realtime/top_rst_ddr4_0_300M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2891]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2891]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2891]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_ddr4_0_300M_0' is unconnected for instance 'rst_ddr4_0_300M' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2891]
WARNING: [Synth 8-7023] instance 'rst_ddr4_0_300M' of module 'top_rst_ddr4_0_300M_0' has 10 connections declared, but only 6 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2891]
INFO: [Synth 8-6155] done synthesizing module 'top' (34#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/synth/top.v:2223]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (35#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/hdl/top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2647.363 ; gain = 107.566 ; free physical = 21822 ; free virtual = 24827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.176 ; gain = 125.379 ; free physical = 21818 ; free virtual = 24823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.176 ; gain = 125.379 ; free physical = 21818 ; free virtual = 24823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2674.082 ; gain = 0.000 ; free physical = 21809 ; free virtual = 24814
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/peripherals_inst_0/peripherals_inst_0_in_context.xdc] for cell 'top_i/peripherals'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/peripherals_inst_0/peripherals_inst_0_in_context.xdc] for cell 'top_i/peripherals'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc] for cell 'top_i/clk_wiz_1'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc] for cell 'top_i/clk_wiz_1'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0/top_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'top_i/rst_clk_wiz_1_100M'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_rst_ddr4_0_300M_0/top_rst_ddr4_0_300M_0/top_rst_ddr4_0_300M_0_in_context.xdc] for cell 'top_i/rst_ddr4_0_300M'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_rst_ddr4_0_300M_0/top_rst_ddr4_0_300M_0/top_rst_ddr4_0_300M_0_in_context.xdc] for cell 'top_i/rst_ddr4_0_300M'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0/top_xbar_0_in_context.xdc] for cell 'top_i/axi_interconnect_0/xbar'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0_in_context.xdc] for cell 'top_i/memory_ss/axi_bram_ctrl_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0/top_axi_bram_ctrl_0_0_in_context.xdc] for cell 'top_i/memory_ss/axi_bram_ctrl_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_smc_0/top_axi_smc_0/top_axi_smc_0_in_context.xdc] for cell 'top_i/memory_ss/axi_smc'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_smc_0/top_axi_smc_0/top_axi_smc_0_in_context.xdc] for cell 'top_i/memory_ss/axi_smc'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc] for cell 'top_i/memory_ss/ddr4_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc] for cell 'top_i/memory_ss/ddr4_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_bram_ctrl_0_bram_0/top_axi_bram_ctrl_0_bram_0/top_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'top_i/memory_ss/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_bram_ctrl_0_bram_0/top_axi_bram_ctrl_0_bram_0/top_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'top_i/memory_ss/axi_bram_ctrl_0_bram'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_intc_0_0/top_axi_intc_0_0/top_axi_intc_0_0_in_context.xdc] for cell 'top_i/microblaze_ss/axi_intc_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_axi_intc_0_0/top_axi_intc_0_0/top_axi_intc_0_0_in_context.xdc] for cell 'top_i/microblaze_ss/axi_intc_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/microblaze_ss/mdm_1'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0/top_mdm_1_0_in_context.xdc] for cell 'top_i/microblaze_ss/mdm_1'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_microblaze_0_0/top_microblaze_0_0/top_microblaze_0_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0/top_dlmb_v10_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0/top_lmb_bram_0_in_context.xdc] for cell 'top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/BDC_top_bottom_ref_files/top.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/BDC_top_bottom_ref_files/top.xdc:2]
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/BDC_top_bottom_ref_files/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/BDC_top_bottom_ref_files/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.863 ; gain = 0.000 ; free physical = 22517 ; free virtual = 25522
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.863 ; gain = 0.000 ; free physical = 22509 ; free virtual = 25514
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/memory_ss/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.863 ; gain = 253.066 ; free physical = 22646 ; free virtual = 25651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.863 ; gain = 253.066 ; free physical = 22646 ; free virtual = 25651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_125_clk_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_125_clk_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_125_clk_p. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_125_clk_p. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_clk_wiz_1_0/top_clk_wiz_1_0/top_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_act_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_act_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[10]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[10]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[11]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[11]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[12]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[12]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[13]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[13]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[14]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[14]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[15]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[15]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[16]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[16]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[8]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[8]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[9]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_adr[9]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_ba[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_ba[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_ba[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_ba[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_bg. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_bg. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_ck_c. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_ck_c. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_ck_t. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_ck_t. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_cke. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_cke. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_cs_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_cs_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dm_n[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[10]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[10]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[11]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[11]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[12]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[12]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[13]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[13]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[14]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[14]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[15]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[15]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[16]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[16]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[17]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[17]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[18]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[18]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[19]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[19]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[20]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[20]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[21]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[21]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[22]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[22]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[23]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[23]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[24]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[24]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[25]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[25]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[26]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[26]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[27]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[27]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[28]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[28]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[29]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[29]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[30]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[30]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[31]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[31]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[32]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[32]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[33]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[33]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[34]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[34]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[35]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[35]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[36]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[36]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[37]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[37]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[38]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[38]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[39]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[39]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[40]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[40]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[41]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[41]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[42]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[42]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[43]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[43]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[44]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[44]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[45]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[45]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[46]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[46]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[47]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[47]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[48]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[48]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[49]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[49]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[50]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[50]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[51]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[51]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[52]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[52]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[53]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[53]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[54]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[54]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[55]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[55]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[56]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[56]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[57]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[57]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[58]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[58]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[59]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[59]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[60]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[60]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[61]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[61]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[62]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[62]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[63]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[63]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[8]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[8]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[9]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dq[9]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_c[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[0]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[1]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[2]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[3]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[4]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[5]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[6]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_dqs_t[7]. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_odt. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_odt. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_062_reset_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_062_reset_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_n. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for default_sysclk_300_clk_p. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/ip/top_ddr4_0_0/top_ddr4_0_0/top_ddr4_0_0_in_context.xdc, line 238).
Applied set_property DONT_TOUCH = true for top_i/peripherals. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for top_i/peripherals. (constraint file  /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_ddr4_0_300M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/memory_ss/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/memory_ss/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/memory_ss/ddr4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/memory_ss/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/microblaze_ss/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.863 ; gain = 253.066 ; free physical = 22649 ; free virtual = 25654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.863 ; gain = 253.066 ; free physical = 22646 ; free virtual = 25652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2792.863 ; gain = 253.066 ; free physical = 22567 ; free virtual = 25577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.473 ; gain = 295.676 ; free physical = 22382 ; free virtual = 25392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.473 ; gain = 295.676 ; free physical = 22381 ; free virtual = 25392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2855.512 ; gain = 315.715 ; free physical = 22381 ; free virtual = 25391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |top_xbar_0                 |         1|
|2     |top_clk_wiz_1_0            |         1|
|3     |peripherals_inst_0         |         1|
|4     |top_rst_clk_wiz_1_100M_0   |         1|
|5     |top_rst_ddr4_0_300M_0      |         1|
|6     |top_axi_bram_ctrl_0_0      |         1|
|7     |top_axi_bram_ctrl_0_bram_0 |         1|
|8     |top_axi_smc_0              |         1|
|9     |top_ddr4_0_0               |         1|
|10    |top_axi_intc_0_0           |         1|
|11    |top_mdm_1_0                |         1|
|12    |top_microblaze_0_0         |         1|
|13    |top_dlmb_bram_if_cntlr_0   |         1|
|14    |top_dlmb_v10_0             |         1|
|15    |top_ilmb_bram_if_cntlr_0   |         1|
|16    |top_ilmb_v10_0             |         1|
|17    |top_lmb_bram_0             |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |peripherals_inst         |     1|
|2     |top_axi_bram_ctrl_0      |     1|
|3     |top_axi_bram_ctrl_0_bram |     1|
|4     |top_axi_intc_0           |     1|
|5     |top_axi_smc              |     1|
|6     |top_clk_wiz_1            |     1|
|7     |top_ddr4_0               |     1|
|8     |top_dlmb_bram_if_cntlr   |     1|
|9     |top_dlmb_v10             |     1|
|10    |top_ilmb_bram_if_cntlr   |     1|
|11    |top_ilmb_v10             |     1|
|12    |top_lmb_bram             |     1|
|13    |top_mdm_1                |     1|
|14    |top_microblaze_0         |     1|
|15    |top_rst_clk_wiz_1_100M   |     1|
|16    |top_rst_ddr4_0_300M      |     1|
|17    |top_xbar                 |     1|
|18    |IBUF                     |     1|
|19    |IOBUF                    |     2|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.449 ; gain = 321.652 ; free physical = 22386 ; free virtual = 25397
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.449 ; gain = 193.965 ; free physical = 22409 ; free virtual = 25419
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.457 ; gain = 321.652 ; free physical = 22409 ; free virtual = 25419
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.387 ; gain = 0.000 ; free physical = 22501 ; free virtual = 25511
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.137 ; gain = 0.000 ; free physical = 22449 ; free virtual = 25459
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete, checksum: e6b54056
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.137 ; gain = 358.398 ; free physical = 22489 ; free virtual = 25500
INFO: [Common 17-1381] The checkpoint '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 18:20:03 2024...
