//
// Module mopshub_lib.mops_top_level.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 18:26:40 07/07/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module mops_top_level( 
   // Port Declarations
   input   wire    [11:0]  adc_data, 
   input   wire            adc_eoc, 
   input   wire    [6:0]   can_nodeid, 
   input   wire            can_rx, 
   input   wire            clk,            // write FIFO clk
   input   wire    [5:0]   ftrim_pads, 
   input   wire            osc_auto_trim, 
   input   wire            rst_n, 
   output  wire    [39:0]  adc_select, 
   output  wire            adc_soc, 
   output  wire            can_tx, 
   output  wire    [5:0]   ftrim_osc, 
   output  wire            ready_osc
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire        adc_clk;
wire        adc_reset;
wire  [5:0] adc_trim;
wire        osc_reset_n;
wire        rst;


// Instances 
adcdumdata adcdumdata0( 
   .clk        (clk), 
   .rst        (rst), 
   .soc        (), 
   .eoc        (), 
   .dataout    (), 
   .adc_select ()
); 

top_level top_level_mops0( 
   .clk           (clk), 
   .rst_n         (rst_n), 
   .osc_reset_n   (osc_reset_n), 
   .can_rx        (can_rx), 
   .can_tx        (can_tx), 
   .can_nodeid    (can_nodeid), 
   .adc_clk       (adc_clk), 
   .adc_reset     (adc_reset), 
   .adc_trim      (adc_trim), 
   .adc_select    (adc_select), 
   .adc_soc       (adc_soc), 
   .adc_eoc       (adc_eoc), 
   .adc_data      (adc_data), 
   .osc_auto_trim (osc_auto_trim), 
   .ftrim_pads    (ftrim_pads), 
   .ftrim_osc     (ftrim_osc), 
   .ready_osc     (ready_osc)
); 


endmodule // mops_top_level

