name: Flash
description: Embedded Flash memory
groupName: FLASH
source: STM32H7S SVD v1.3
registers:
  - name: ACR
    displayName: ACR
    description: Access control register
    addressOffset: 0
    size: 32
    resetValue: 19
    resetMask: 4294967295
    fields:
      - name: LATENCY
        description: "Read latency\nThese bits are used to control the number of wait states used during read operations on both non-volatile memory banks. The application software has to program them to the correct value depending on the embedded Flash memory interface frequency and voltage conditions. Please refer to Table 27 for details.\n...\nNote: Embedded Flash does not verify that the configuration is correct."
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: zero wait state used to read a word from non-volatile memory
            value: 0
          - name: B_0x1
            description: one wait state used to read a word from non-volatile memory
            value: 1
          - name: B_0x2
            description: two wait states used to read a word from non-volatile memory
            value: 2
          - name: B_0x7
            description: six wait states used to read a word from non-volatile memory
            value: 7
          - name: B_0xF
            description: fifteen wait states used to read from non-volatile memory
            value: 15
      - name: WRHIGHFREQ
        description: "Flash signal delay \nThese bits are used to control the delay between non-volatile memory signals during programming operations. Application software has to program them to the correct value depending on the embedded Flash memory interface frequency. Please refer to Table 27 for details.\nNote: Embedded Flash does not verify that the configuration is correct."
        bitOffset: 4
        bitWidth: 2
        access: read-write
  - name: KEYR
    displayName: KEYR
    description: Control key register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CUKEY
        description: "Control unlock key\nFollowing values must be written to FLASH_KEYR consecutively to unlock FLASH_CR register:\n1st key = 0x4567 0123\n2nd key = 0xCDEF 89AB\nReads to this register returns zero. If above sequence is wrong or performed twice, the FLASH_CR register is locked until the next system reset, and access to it generates a bus error."
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: CR
    displayName: CR
    description: Control register
    addressOffset: 16
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: LOCK
        description: "Configuration lock bit \nWhen this bit is set write to all other bits in this register, and to FLASH_IER register, are ignored. \nClearing this bit requires the correct write sequence to FLASH_KEYR register (see this register for details). If a wrong sequence is executed, or if the unlock sequence is performed twice, this bit remains locked until the next system reset. \nDuring the write access to set LOCK bit from 0 to 1, it is possible to change the other bits of this register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLASH_CR and FLASH_IER registers are unlocked
            value: 0
          - name: B_0x1
            description: Writes to FLASH_IER, and to other bits than LOCK in FLASH_CR, are ignored
            value: 1
      - name: PG
        description: "Internal buffer control bit\nSetting this bit enables internal buffer for write operations. This allows preparing program operations even if a sector or bank erase is ongoing. When PG is cleared, the internal buffer is disabled for write operations, and all the data stored in the buffer but not sent to the operation queue are lost."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal buffer disabled for write operations
            value: 0
          - name: B_0x1
            description: Internal buffer enabled for write operations
            value: 1
      - name: SER
        description: "Sector erase request \nSetting this bit requests a sector erase. \nWrite protection error is triggered when a sector erase is required on at least one protected sector.\nBER has a higher priority than SER: if both bits are set, the embedded Flash memory executes a bank erase."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector erase not requested
            value: 0
          - name: B_0x1
            description: Sector erase requested
            value: 1
      - name: BER
        description: "Bank erase request\nSetting this bit requests a bank erase operation (user Flash memory only).\nWrite protection error is triggered when a bank erase is required and some sectors are protected.\nBER has a higher priority than SER: if both are set, the embedded Flash memory executes a bank erase."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bank erase is not requested
            value: 0
          - name: B_0x1
            description: Bank erase is requested. Actual erase is started setting START bit in this register.
            value: 1
      - name: FW
        description: "Force write\nThis bit forces a write operation even if the write buffer is not full. In this case all bits not written are set by hardware. The embedded Flash memory resets FW when the corresponding operation has been acknowledged.\nNote: Using a force-write operation prevents the application from updating later the missing bits with something else than 1, because it is likely that it will lead to permanent ECC error.\nWrite forcing is effective only if the write buffer is not empty (in particular, FW does not start several write operations when the force-write operations are performed consecutively)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: START
        description: "Erase start control bit\nThis bit is used to start a sector erase or a bank erase operation. The embedded Flash memory resets START when the corresponding operation has been acknowledged. The user application cannot access any embedded Flash memory register until the operation is acknowledged."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SSN
        description: "Sector erase selection number \nThese bits are used to select the target sector for an erase operation (they are unused otherwise). \n..."
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Sector 0
            value: 0
          - name: B_0x1
            description: Sector 1
            value: 1
      - name: PG_OTP
        description: "Program Enable for OTP Area\nSet this bit to enable write operations to OTP area."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: CRC_EN
        description: "CRC enable\nSetting this bit enables the CRC calculation. CRC_EN does not start CRC calculation but enables CRC configuration through FLASH_CRCCR register. \nWhen CRC calculation is performed it can be disabled by clearing CRC_EN bit. Doing so sets CRCDATA to 0x0, clears CRC configuration and resets the content of FLASH_CRCDATAR register."
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: ALL_BANKS
        description: "All banks select bit\nWhen this bit is set the erase is done on all Flash Memory sectors.\nALL_BANKS is used only if a bank erase is required (BER=1). In all others operations, this control bit is ignored."
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: SR
    displayName: SR
    description: Status register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BUSY
        description: "Busy flag\nThis bit is set when an effective write, erase or option byte change operation is ongoing. It is possible to know what type of operation is being executed reading the flags IS_PROGRAM, IS_ERASE and IS_OPTCHANGE.\nBUSY cannot be cleared by application. It is automatically reset by hardware every time a step in a write, erase or option byte change operation completes. It is not recommended to do software polling on BUSY to know when one operation completed because, depending of operation, more pulses are possible for one only operation. For software polling it is therefore better to use QW flag or to check the EOPF flag."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No programming, erase or option byte change operation are being executed
            value: 0
          - name: B_0x1
            description: Programming, erase or option byte change operation are being executed. See flags IS_PROGRAM, IS_ERASE and IS_OPTCHANGE for details.
            value: 1
      - name: WBNE
        description: "Write buffer not empty flag \nThis bit is set when the embedded Flash memory is waiting for new data to complete the write buffer. In this state, the write buffer is not empty. WBNE is reset by hardware each time the write buffer is complete or the write buffer is emptied following one of the event below:\nthe application software forces the write operation using FW bit in FLASH_CR\nthe embedded Flash memory detects an error that involves data loss\nthe application software has disabled write operations\nThis bit cannot be forced to 0. To reset it, clear the write buffer by performing any of the above listed actions, or send the missing data."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Write buffer empty or full
            value: 0
          - name: B_0x1
            description: Write buffer waiting data to complete
            value: 1
      - name: QW
        description: "Wait queue flag\nThis bit is set when a write, erase or option byte change operation is pending in the command queue buffer. It is not possible to know what type of programming operation is present in the queue.\nThis flag is reset by hardware when all write, erase or option byte change operations have been executed and thus removed from the waiting queue(s). This bit cannot be forced to 0. It is reset after a deterministic time if no other operations are requested."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No write, erase or option byte change operations waiting in the operation queues
            value: 0
          - name: B_0x1
            description: At least one write, erase or option byte change operation is waiting in the operation queue
            value: 1
      - name: CRC_BUSY
        description: "CRC busy flag \nThis bit is set when a CRC calculation is ongoing. This bit cannot be forced to 0. The user must wait until the CRC calculation has completed or disable CRC computation using CRC_EN bit in FLASH_CR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No CRC calculation ongoing
            value: 0
          - name: B_0x1
            description: CRC calculation ongoing
            value: 1
      - name: IS_PROGRAM
        description: "Is a program\nThis bit is set together with BUSY when a program operation is ongoing. It is cleared when BUSY is cleared.\nThis flag can also raise with IS_OPTCHANGE, because  an program operation can happen during an option change."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: IS_ERASE
        description: "Is an erase\nThis bit is set together with BUSY when an erase operation is ongoing. It is cleared when BUSY is cleared.\nThis flag can also raise with IS_OPTCHANGE, because  an erase operation can happen during an option change."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: IS_OPTCHANGE
        description: "Is an option change\nThis bit is set together with BUSY when an option change operation is ongoing. It is cleared when BUSY is cleared.\nThis flag can also raise with IS_PROGRAM or IS_ERASE, because a program or erase step is ongoing during option change."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RCHECKF
        description: "Root code check flag\nThis bit returns the status of the root code check performed following the first access to the Flash.\nThis bit is cleared with RCHECKF bit in FLASH_FCR (optional)."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Root code check is fail. Reads to Flash returns zero, writes are ignored.
            value: 0
          - name: B_0x1
            description: Root code check is pass.
            value: 1
  - name: FCR
    displayName: FCR
    description: Status register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RCHECKF
        description: "Root code check flag clear\nSet this bit to clear RCHECKF bit in FLASH_SR."
        bitOffset: 25
        bitWidth: 1
        access: write-only
  - name: IER
    displayName: IER
    description: Interrupt enable register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOPIE
        description: End-of-program interrupt control bit
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when OEPF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when OEPF bit is set in FLASH_ISR register
            value: 1
      - name: WRPERRIE
        description: Write protection error interrupt enable bit
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when WRPERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when WRPERRF bit is set in FLASH_ISR register
            value: 1
      - name: PGSERRIE
        description: Programming sequence error interrupt enable bit
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when PGSERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when PGSERRF bit is set in FLASH_ISR register
            value: 1
      - name: STRBERRIE
        description: Strobe error interrupt enable bit
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when STRBERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when STRBERRF bit is set in FLASH_ISR register
            value: 1
      - name: OBLERRIE
        description: Option byte loading error interrupt enable bit
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when OBLERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when OBLERRF bit is set in FLASH_ISR register
            value: 1
      - name: INCERRIE
        description: Inconsistency error interrupt enable bit
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when INCERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when INCERRF bit is set in FLASH_ISR register
            value: 1
      - name: RDSERRIE
        description: Read security error interrupt enable bit
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when RDSERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when RDSERRF bit is set in FLASH_ISR register
            value: 1
      - name: SNECCERRIE
        description: ECC single correction error interrupt enable bit
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when SNECCERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when SNECCERRF bit is set in FLASH_ISR register
            value: 1
      - name: DBECCERRIE
        description: ECC double detection error interrupt enable bit
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when DBECCERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when DBECCERRF bit is set in FLASH_ISR register
            value: 1
      - name: CRCENDIE
        description: CRC end of calculation interrupt enable bit
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when CRCEN bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when CRCEN bit is set in FLASH_ISR register
            value: 1
      - name: CRCRDERRIE
        description: CRC read error interrupt enable bit
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No interrupt is generated when CRCRDERRF bit is set in FLASH_ISR register
            value: 0
          - name: B_0x1
            description: An interrupt is generated when CRCRDERRF bit is set in FLASH_ISR register
            value: 1
  - name: ISR
    displayName: ISR
    description: Interrupt status register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOPF
        description: "End-of-program flag\nThis bit is set when a programming operation completes. An interrupt is generated if the EOPIE is set. It is not necessary to reset EOPF before starting a new operation. Setting EOPF bit in FLASH_ICR register clears this bit."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No programming operation completed
            value: 0
          - name: B_0x1
            description: A programming operation completed
            value: 1
      - name: WRPERRF
        description: "Write protection error flag\nThis bit is set when a protection error occurs during a program operation. An interrupt is also generated if the WRPERRIE is set. Setting WRPERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No write protection error occurred
            value: 0
          - name: B_0x1
            description: A write protection error occurred
            value: 1
      - name: PGSERRF
        description: "Programming sequence error flag\nThis bit is set when a sequence error occurs. An interrupt is generated if the PGSERRIE bit is set. Setting PGSERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No sequence error occurred
            value: 0
          - name: B_0x1
            description: Asequence error occurred
            value: 1
      - name: STRBERRF
        description: "Strobe error flag \nThis bit is set when a strobe error occurs (when the master attempts to write several times the same byte in the write buffer). An interrupt is generated if the STRBERRIE bit is set. Setting STRBERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No strobe error occurred
            value: 0
          - name: B_0x1
            description: Astrobe error occurred
            value: 1
      - name: OBLERRF
        description: "Option byte loading error flag\nThis bit is set when an error is found during the option byte loading sequence. An interrupt is generated if OBLERRIE is set. \nSetting OBLERRF bit in the FLASH_ICR register clears this bit."
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No error found during option byte loading sequence
            value: 0
          - name: B_0x1
            description: Some errors found during option byte loading sequence
            value: 1
      - name: INCERRF
        description: "Inconsistency error flag\nThis bit is set when a inconsistency error occurs. An interrupt is generated if INCERRIE is set. Setting INCERRF bit in the FLASH_ICR register clears this bit."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No inconsistency error occurred
            value: 0
          - name: B_0x1
            description: A inconsistency error occurred
            value: 1
      - name: RDSERRF
        description: "Read security error flag\nThis bit is set when a read security error occurs (read access to hide protected area with incorrect hide protection level). An interrupt is generated if RDSERRIE is set. Setting RDSERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No security error occurred
            value: 0
          - name: B_0x1
            description: A security error occurred
            value: 1
      - name: SNECCERRF
        description: "ECC single error flag\nThis bit is set when an ECC single correction error occurs during a read operation. An interrupt is generated if SNECCERRIE is set. Setting SNECCERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No ECC single correction error occurred
            value: 0
          - name: B_0x1
            description: ECC single correction error occurred
            value: 1
      - name: DBECCERRF
        description: "ECC double error flag\nThis bit is set when an ECC double detection error occurs during a read operation. An interrupt is generated if DBECCERRIE is set. Setting DBECCERRF bit in FLASH_ICR register clears this bit."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No ECC double detection error occurred
            value: 0
          - name: B_0x1
            description: ECC double detection error occurred
            value: 1
      - name: CRCENDF
        description: "CRC end flag\nThis bit is set when the CRC computation has completed. An interrupt is generated if CRCENDIE is set. It is not necessary to reset CRCEND before restarting CRC computation. Setting CRCENDF bit in FLASH_ICR register clears this bit."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CRC computation not complete
            value: 0
          - name: B_0x1
            description: CRC computation complete
            value: 1
      - name: CRCRDERRF
        description: "CRC read error flag \nThis bit is set when a word is found read protected during a CRC operation. An interrupt is generated if CRCRDIE is set. Setting CRCRDERRF bit in FLASH_ICR register clears this bit.\nThis flag is valid only when CRCEND bit is set."
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No protected area detected inside addresses read by CRC
            value: 0
          - name: B_0x1
            description: At least one protected area has been detected inside address read by CRC. As a result CRC result is very likely incorrect.
            value: 1
  - name: ICR
    displayName: ICR
    description: Interrupt clear register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EOPF
        description: "End-of-program flag clear\nSetting this bit clears EOPF flag in FLASH_ISR register."
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: WRPERRF
        description: "Write protection error flag clear\nSetting this bit clears WRPERRF flag in FLASH_ISR register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: PGSERRF
        description: "Programming sequence error flag clear\nSetting this bit clears PGSERRF flag in FLASH_ISR register."
        bitOffset: 18
        bitWidth: 1
        access: write-only
      - name: STRBERRF
        description: "Strobe error flag clear\nSetting this bit clears STRBERRF flag in FLASH_ISR register."
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: OBLERRF
        description: "Option byte loading error flag clear\nSetting this bit clears OBLERRF flag in FLASH_ISR register."
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: INCERRF
        description: "Inconsistency error flag clear\nSetting this bit clears INCERRF flag in FLASH_ISR register."
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: RDSERRF
        description: "Read security error flag clear\nSetting this bit clears RDSERRF flag in FLASH_ISR register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
      - name: SNECCERRF
        description: "ECC single error flag clear\nSetting this bit clears SNECCERRF flag in FLASH_ISR register. If the DBECCERRF flag of FLASH_ISR register is also cleared, FLASH_ECCFAR register is reset to zero as well."
        bitOffset: 25
        bitWidth: 1
        access: write-only
      - name: DBECCERRF
        description: "ECC double error flag clear\nSetting this bit clears DBECCERRF flag in FLASH_ISR register. If the SNECCERRF flag of FLASH_ISR register is also cleared, FLASH_ECCFAR register is reset to zero as well."
        bitOffset: 26
        bitWidth: 1
        access: write-only
      - name: CRCENDF
        description: "CRC end flag clear\nSetting this bit clears CRCENDF flag in FLASH_ISR register."
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: CRCRDERRF
        description: "CRC error flag clear\nSetting this bit clears CRCRDERRF flag in FLASH_ISR register."
        bitOffset: 28
        bitWidth: 1
        access: write-only
  - name: CRCCR
    displayName: CRCCR
    description: CRC control register
    addressOffset: 48
    size: 32
    resetValue: 1835008
    resetMask: 4294967295
    fields:
      - name: CRC_SECT
        description: "CRC sector number\nCRC_SECT is used to select one user Flash sectors to be added to the list of sectors on which the CRC is calculated. The CRC can be computed either between two addresses (using registers FLASH_CRCSADDR and FLASH_CRCEADDR) or on a list of sectors using this register. If this latter option is selected, it is possible to add a sector to the list of sectors by programming the sector number in CRC_SECT and then setting ADD_SECT bit. \nThe list of sectors can be erased either by setting CLEAN_SECT bit or by disabling the CRC computation. \n..."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector 0 for CRC
            value: 0
          - name: B_0x1
            description: sector 1 for CRC
            value: 1
      - name: CRC_BY_SECT
        description: "CRC sector mode select bit \nWhen this bit is set the CRC calculation is performed at sector level, on the sectors present in the list of sectors. To add a sector to this list, use ADD_SECT and CRC_SECT bits. To clean the list, use CLEAN_SECT bit.\nWhen CRC_BY_SECT is cleared the CRC calculation is performed on all addresses defined between start and end addresses defined in FLASH_CRCSADDR and FLASH_CRCEADDR registers."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ADD_SECT
        description: "CRC sector select bit \nWhen this bit is set the sector whose number is written in CRC_SECT is added to the list of sectors on which the CRC is calculated."
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: CLEAN_SECT
        description: "CRC sector list clear bit\nWhen this bit is set the list of sectors on which the CRC is calculated is cleared."
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: START_CRC
        description: "CRC start bit \nSTART_CRC bit triggers a CRC calculation using the current configuration. No CRC calculation can launched when an option byte change operation is ongoing because all read accesses to embedded Flash memory registers are put on hold until the option byte change operation has completed.\nThis bit is cleared when CRC computation starts."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: CLEAN_CRC
        description: "CRC clear bit\nSetting CLEAN_CRC to 1 clears the current CRC result stored in the FLASH_CRCDATAR register."
        bitOffset: 17
        bitWidth: 1
        access: write-only
      - name: CRC_BURST
        description: "CRC burst size\nCRC_BURST bits set the size of the bursts that are generated by the CRC calculation unit. A Flash word is 128-bit."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: every burst has a size of 4 Flash words (64 Bytes)
            value: 0
          - name: B_0x1
            description: every burst has a size of 16 Flash words (256 Bytes)
            value: 1
          - name: B_0x2
            description: every burst has a size of 64 Flash words (1 Kbytes)
            value: 2
          - name: B_0x3
            description: every burst has a size of 256 Flash words (4 Kbytes)
            value: 3
      - name: ALL_SECT
        description: "All sectors selection\nWhen this bit is set all the sectors in user Flash are added to list of sectors on which the CRC shall be calculated.\nThis bit is cleared when CRC computation starts."
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CRCSADDR
    displayName: CRCSADDR
    description: CRC start address register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_START_ADDR
        description: "CRC start address\nThis register is used when CRC_BY_SECT is cleared. It must be programmed to the address of the first Flash word to use for the CRC calculation, done burst by burst. \nCRC computation starts at an address aligned to the burst size defined in CRC_BURST of FLASH_CRCCR register. Hence least significant bits [5:0] of the address are set by hardware to 0 (minimum burst size= 64 bytes).\nThe address is relative to the Flash bank."
        bitOffset: 6
        bitWidth: 11
        access: read-write
  - name: CRCEADDR
    displayName: CRCEADDR
    description: CRC end address register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_END_ADDR
        description: "CRC end address\nThis register is used when CRC_BY_SECT is cleared. It must be programmed to the address of the Flash word starting the last burst of the CRC calculation. The burst size is defined in CRC_BURST of FLASH_CRCCR register. \nThe least significant bits [5:0] of the address are set by hardware to 0 (minimum burst size= 64 bytes). The address is relative to the Flash bank."
        bitOffset: 6
        bitWidth: 11
        access: read-write
  - name: CRCDATAR
    displayName: CRCDATAR
    description: CRC data register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRC_DATA
        description: "CRC result\nThis bitfield contains the result of the last CRC calculation. The value is valid only when CRC calculation completed (CRCENDF is set in FLASH_ISR register).\nCRC_DATA is cleared when CRC_EN is cleared in FLASH_CR register (CRC disabled), or when CLEAN_CRC bit is set in FLASH_CRCCR register."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: ECCSFADDR
    displayName: ECCSFADDR
    description: ECC single error fail address
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEC_FADD
        description: "ECC single error correction fail address\nWhen a single ECC error correction occurs during a read operation, the SEC_FADD bitfield contains the system bus address that generated the error. \nThis register is automatically cleared when SNECCERRF flag that generated the error is cleared.\nNote that only the first address that generated an ECC single error correction error is saved in this register."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: ECCDFADDR
    displayName: ECCDFADDR
    description: ECC double error fail address
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DED_FADD
        description: "ECC double error detection fail address\nWhen a double ECC detection occurs during a read operation, the DED_FADD bitfield contains the system bus address that generated the error. \nThis register is automatically cleared when the DBECCERRF flag that generated the error is cleared.\nNote that only the first address that generated an ECC double error detection error is saved in this register."
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: OPTKEYR
    displayName: OPTKEYR
    description: Options key register
    addressOffset: 256
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OCUKEY
        description: "Options configuration unlock key\nFollowing values must be written to FLASH_OPTKEYR consecutively to unlock FLASH_OPTCR register:\n1st key = 0x0819 2A3B\n2nd key = 0x4C5D 6E7F\nReads to this register returns zero. If above sequence is performed twice locks up the corresponding register/bit until the next system reset, and generates a bus error."
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: OPTCR
    displayName: OPTCR
    description: Options control register
    addressOffset: 260
    size: 32
    resetValue: 1
    resetMask: 268435455
    fields:
      - name: OPTLOCK
        description: "Options lock\nWhen this bit is set write to all other bits in this register, and write to OTP words, option bytes and option bytes keys control registers, are ignored. \nClearing this bit requires the correct write sequence to FLASH_OPTKEYR register (see this register for details). If a wrong sequence is executed, or the unlock sequence is performed twice, this bit remains locked until next system reset.\nDuring the write access to set LOCK bit from 0 to 1, it is possible to change the other bits of this register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTP words, FLASH_OPTCR, FLASH_OBKCR and FLASH_xxSRP registers are unlocked
            value: 0
          - name: B_0x1
            description: Writes to OTP words, FLASH_OBKCR, FLASH_xxSRP and to other bits than OPTLOCK in FLASH_OPTCR, are ignored
            value: 1
      - name: PG_OPT
        description: Program options
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update operations to user option bytes and option byte keys do not start
            value: 0
          - name: B_0x1
            description: Write operation to user option bytes and option byte keys is enabled
            value: 1
      - name: KVEIE
        description: "Key valid error interrupt enable bit\nThis bit controls if an interrupt has to be generated when KVEF is set in FLASH_OPTISR."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt is generated when a key valid error occurs
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a key valid error occurs
            value: 1
      - name: KTEIE
        description: "Key transfer error interrupt enable bit\nThis bit controls if an interrupt has to be generated when KTEF is set in FLASH_OPTISR."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt is generated when a key transfer error occurs
            value: 0
          - name: B_0x1
            description: an interrupt is generated when a key transfer error occurs
            value: 1
      - name: OPTERRIE
        description: "Option byte change error interrupt enable bit\nThis bit controls if an interrupt has to be generated when an error occurs during an option byte change."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no interrupt is generated when an error occurs during an option byte change
            value: 0
          - name: B_0x1
            description: an interrupt is generated when and error occurs during an option byte change.
            value: 1
  - name: OPTISR
    displayName: OPTISR
    description: Options interrupt status register
    addressOffset: 264
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: KVEF
        description: "Key valid error flag\nThis bit is set when loading an unknown or corrupted option byte key. More specifically:\nEmbedded Flash did not find an option byte key that corresponds to the given OBKINDEX[4:0] and the requested HDPL (optionally modified by NEXTKL[1:0]). It can happen for example when requested key has not being provisioned.\nA double error detection was found when loading the requested option byte key. In this case, if this key is provisioned again the error should disappear.\nWhen KVEF is set write to START bit in FLASH_OBKCR is ignored.\nAn interrupt is generated when this flag is raised if the KVEIE bit of FLASH_OPTCR register is set. Setting KVEF bit of register FLASH_OPTICR clears this bit."
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: KTEF
        description: "Key transfer error flag\nThis bit is set when embedded Flash signals an error to the SAES peripheral. It happens when the key size (128-bit or 256-bit) is not matching between embedded Flash\nOBKSIZE[1:0] and KEYSIZE bit in SAES_CR register. It also happen when an ECC dual error detection occurred while embedded Flash loaded an option byte key for the SAES peripheral.\nWhen KTEF is set write to START bit in FLASH_OBKCR is ignored.\nAn interrupt is generated when this flag is raised if the KTEIE bit of FLASH_OPTCR register is set. Setting KTEF bit of register FLASH_OPTICR clears this bit."
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: OPTERRF
        description: "Option byte change error flag \nWhen OPTERRF is set, the option byte change operation did not successfully complete. An interrupt is generated when this flag is raised if the OPTERRIE bit of FLASH_OPTCR register is set. Setting OPTERRF of register FLASH_OPTICR clears this bit."
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No option byte change errors occurred
            value: 0
          - name: B_0x1
            description: One or more errors occurred during an option byte change operation.
            value: 1
  - name: OPTICR
    displayName: OPTICR
    description: Options interrupt clear register
    addressOffset: 268
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: KVEF
        description: "key valid error flag\nSet this bit to clear KVEF flag in FLASH_OPTISR register."
        bitOffset: 27
        bitWidth: 1
        access: write-only
      - name: KTEF
        description: "key transfer error flag\nSet this bit to clear KTEF flag in FLASH_OPTISR register."
        bitOffset: 28
        bitWidth: 1
        access: write-only
      - name: OPTERRF
        description: "Option byte change error flag \nSet this bit to clear OPTERRF flag in FLASH_OPTISR register."
        bitOffset: 30
        bitWidth: 1
        access: write-only
  - name: OBKCR
    displayName: OBKCR
    description: Option byte key control register
    addressOffset: 272
    size: 32
    resetValue: 3072
    resetMask: 4294967295
    fields:
      - name: OBKINDEX
        description: "Option byte key index\nThis bitfield represents the index of the option byte key in a given hide protection level.\nReading keys with index lower that 8, the value is not be available in OBKDRx registers. It is instead sent directly to SAES peripheral. All others keys can be read using OBKDRx registers.\nUp to 32 keys can be provisioned per hide protection level (0, 1 or 2), provided there is enough space left in the Flash to store them."
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: NEXTKL
        description: "Next key level \n10 or 11: reserved"
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OBKINDEX represents the index of the option byte key stored for the hide protection level indicated in SBS_HDPLSR.
            value: 0
          - name: B_0x1
            description: OBKINDEX represents the index of the option byte key stored for the hide protection level indicated in SBS_HDPLSR plus one (e.g. if HDPL=1 in SBS_HDPLR the key of level 2 is selected).
            value: 1
      - name: OBKSIZE
        description: "Option byte key size \nApplication must use this bitfield to specify how many bits must be used for the new key. Embedded Flash ignores OBKSIZE during read of option keys because size is stored with the key."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Key size is 32 bits
            value: 0
          - name: B_0x1
            description: Key size is 64 bits
            value: 1
          - name: B_0x2
            description: Key size is 128 bits
            value: 2
          - name: B_0x3
            description: Key size is 256 bits
            value: 3
      - name: KEYPROG
        description: "Key program\nThis bit must be set to write option byte keys (keys are read otherwise)."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read key. Result of the operation is stored in FLASH_OBKDRx registers, if applicable.
            value: 0
          - name: B_0x1
            description: Program key if PG_OPT is set in FLASH_OPTCR register, and KDREF flag is cleared in FLASH_OPTISR register. Correct key information must be stored in FLASH_OBKDRx register before setting PROG and START bits.
            value: 1
      - name: KEYSTART
        description: "Key option start\nThis bit is used to start the option byte key operation defined by the PROG bit.\nThe embedded Flash memory resets START when the corresponding operation has been acknowledged."
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: OBKDR0
    displayName: OBKDR0
    description: Option bytes key data register 0
    addressOffset: 280
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR1
    displayName: OBKDR1
    description: Option bytes key data register 1
    addressOffset: 284
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR2
    displayName: OBKDR2
    description: Option bytes key data register 2
    addressOffset: 288
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR3
    displayName: OBKDR3
    description: Option bytes key data register 3
    addressOffset: 292
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR4
    displayName: OBKDR4
    description: Option bytes key data register 4
    addressOffset: 296
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR5
    displayName: OBKDR5
    description: Option bytes key data register 5
    addressOffset: 300
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR6
    displayName: OBKDR6
    description: Option bytes key data register 6
    addressOffset: 304
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: OBKDR7
    displayName: OBKDR7
    description: Option bytes key data register 7
    addressOffset: 308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OBKDATA
        description: "option byte key data, bits [31+x:0+x]\nData register used in conjunction with FLASH_OBKCR register.\nReading this register (read value once), or incrementing HDPL value in SBS peripheral automatically clears OBKDATA to 0x0. Writing this register prevents reading OBKDATA until option byte key programming sequence is completed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: NVSR
    displayName: NVSR
    description: Non-volatile status register
    addressOffset: 512
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: NVSTATE
        description: "Non-volatile state\nothers: invalid configuration."
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0xB4
            description: OPEN device
            value: 180
          - name: B_0x51
            description: CLOSED device
            value: 81
  - name: NVSRP
    displayName: NVSRP
    description: Security status register programming
    addressOffset: 516
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: NVSTATE
        description: "Non-volatile state programming\nWrite to change corresponding bits in FLASH_NVSR register:\nActual option byte change from close to open is triggered only after memory clear hardware process is confirmed. When NVSTATE=0xB4 (resp. 0x51) writing any other value than 0x51 (resp. 0xB4) triggers an option byte change error (OPTERRF)."
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0xB4
            description: OPEN
            value: 180
          - name: B_0x51
            description: CLOSE
            value: 81
  - name: ROTSR
    displayName: ROTSR
    description: RoT status register
    addressOffset: 520
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: OEM_PROVD
        description: "OEM provisioned device\nAny other value: device is not provisioned by the OEM."
        bitOffset: 0
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0xB4
            description: Device has been provisioned by the OEM
            value: 180
      - name: DBG_AUTH
        description: "Debug authentication method\nAny other value: no authentication method selected (NotSet)."
        bitOffset: 8
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0xB4
            description: Locked device (no debug allowed)
            value: 180
          - name: B_0x51
            description: Authentication method using ECDSA signature (NIST P256)
            value: 81
          - name: B_0x8A
            description: Authentication method using password
            value: 138
          - name: B_0x6F
            description: Delegated debug (to OEM iRoT code in user Flash)
            value: 111
      - name: IROT_SELECT
        description: "iRoT selection\nThis option is ignored for STM32H7R devices (OEM iRoT is always selected).\nAny other value: OEM iRoT is selected at boot."
        bitOffset: 24
        bitWidth: 8
        access: read-only
        enumeratedValues:
          - name: B_0xB4
            description: ST iRoT is selected at boot
            value: 180
  - name: ROTSRP
    displayName: ROTSRP
    description: RoT status register programming
    addressOffset: 524
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: OEM_PROVD
        description: "OEM provisioned device\nWrite to change corresponding bits in FLASH_ROTSR register.\nWrite are ignored if HDPL is greater than 1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DBG_AUTH
        description: "Debug authentication method programming\nWrite to change corresponding bits in FLASH_ROTSR register.\nWrite are ignored if HDPL is greater than 0."
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: IROT_SELECT
        description: "iRoT selection\nThis option is ignored for STM32H7R devices.\nWrite to change corresponding bits in FLASH_ROTSR register.\nWrite are ignored if HDPL is greater than 1 and if NVSTATE is not 0xB4 (OPEN)."
        bitOffset: 24
        bitWidth: 8
        access: read-only
  - name: OTPLSR
    displayName: OTPLSR
    description: OTP lock status register
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: OTPL
        description: "OTP lock n\nBlock n corresponds to OTP 16-bit word 32 x n to 32 x n + 31.\nOTPL[n] = 1 indicates that all OTP 16-bit words in OTP Block n are locked and can no longer be programmed.\nOTPL[n] = 0 indicates that all OTP 16-bit words in OTP Block n are not locked and can still be modified."
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: OTPLSRP
    displayName: OTPLSRP
    description: OTP lock status register programming
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: OTPL
        description: "OTP lock n programming\nWrite to change corresponding option byte bit in FLASH_OTPLSR.\nOTPL bits can be only be set, not cleared."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: WRPSR
    displayName: WRPSR
    description: Write protection status register
    addressOffset: 536
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: WRPS
        description: "Write protection for sector n\nThis bit reflects the write protection status of user Flash sector n"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: sector n is write protected
            value: 0
          - name: B_0x1
            description: sector n is not write protected
            value: 1
  - name: WRPSRP
    displayName: WRPSRP
    description: Write protection status register programming
    addressOffset: 540
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: WRPS
        description: "Write protection for sector n programming\nWrite to change corresponding bit in FLASH_WRPSR"
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: HDPSR
    displayName: HDPSR
    description: Hide protection status register
    addressOffset: 560
    size: 32
    resetValue: 0
    resetMask: 4026597375
    fields:
      - name: HDP_AREA_START
        description: "Hide protection user Flash area start\nThis option sets the start address that contains the first 256-byte block of the hide protection (HDP) area in user Flash area.\nIf HDP_AREA_END=HDP_AREA_START all the sectors are protected.\nIf HDP_AREA_END<HDP_AREA_START no sectors are protected."
        bitOffset: 0
        bitWidth: 9
        access: read-only
      - name: HDP_AREA_END
        description: "Hide protection user Flash area end\nThis option sets the end address that contains the last 256-byte block of the hide protection (HDP) area in user Flash area.\nIf HDP_AREA_END=HDP_AREA_START all the sectors are protected.\nIf HDP_AREA_END<HDP_AREA_START no sectors are protected."
        bitOffset: 16
        bitWidth: 9
        access: read-only
  - name: HDPSRP
    displayName: HDPSRP
    description: Hide protection status register programming
    addressOffset: 564
    size: 32
    resetValue: 0
    resetMask: 4026597375
    fields:
      - name: HDP_AREA_START
        description: "Hide protection user Flash area start programming\nWrite to change corresponding option byte bits in FLASH_HDPSR.\nIf HDP_AREA_END=HDP_AREA_START all the sectors are protected.\nIf HDP_AREA_END<HDP_AREA_START no sectors are protected."
        bitOffset: 0
        bitWidth: 9
        access: read-write
      - name: HDP_AREA_END
        description: "Hide protection user Flash area end programming\nWrite to change corresponding option byte bits in FLASH_HDPSR.\nIf HDP_AREA_END=HDP_AREA_START all the sectors are protected.\nIf HDP_AREA_END<HDP_AREA_START no sectors are protected."
        bitOffset: 16
        bitWidth: 9
        access: read-write
  - name: EPOCHSR
    displayName: EPOCHSR
    description: Epoch status register
    addressOffset: 592
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: EPOCH
        description: "Epoch\nThis value is distributed by hardware to the SAES peripheral."
        bitOffset: 0
        bitWidth: 24
        access: read-only
  - name: EPOCHSRP
    displayName: EPOCHSRP
    description: RoT status register programming
    addressOffset: 596
    size: 32
    resetValue: 0
    resetMask: 4294901760
    fields:
      - name: EPOCH
        description: "Epoch programming\nWrite to change corresponding bits in FLASH_EPOCHSR register."
        bitOffset: 0
        bitWidth: 24
        access: read-write
  - name: OBW1SR
    displayName: OBW1SR
    description: Option byte word 1 status register
    addressOffset: 608
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: BOR_LEV
        description: "Brownout level\nThese bits reflects the power level that generates a system reset."
        bitOffset: 2
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: BOR OFF, POR/PDR reset threshold level is applied
            value: 0
          - name: B_0x1
            description: BOR Level 1, the threshold level is low (around 2.1 V)
            value: 1
          - name: B_0x2
            description: BOR Level 2, the threshold level is medium (around 2.4 V)
            value: 2
          - name: B_0x3
            description: BOR Level 3, the threshold level is high (around 2.7 V)
            value: 3
      - name: IWDG_HW
        description: Independent watchdog HW Control
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x1
            description: IWDG watchdog is controlled by software
            value: 1
          - name: B_0x0
            description: IWDG watchdog is controller by hardware
            value: 0
      - name: NRST_STOP
        description: Reset on stop mode
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Independent WDG generates a reset if STOP mode is requested
            value: 0
          - name: B_0x1
            description: Independent WDG does not generate a reset if STOP mode is requested
            value: 1
      - name: NRST_STBY
        description: Reset on standby mode
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Independent WDG generates a reset if STANDBY mode is requested
            value: 0
          - name: B_0x1
            description: Independent WDG does not generate a reset if STANDBY mode is requested
            value: 1
      - name: OCTO1_HSLV
        description: XSPIM_P1 High-Speed at Low-Voltage
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: I/O XSPIM_P1 High-Speed option disabled
            value: 0
          - name: B_0x1
            description: I/O XSPIM_P1 High-Speed option enabled
            value: 1
      - name: OCTO2_HSLV
        description: XSPIM_P2 High-Speed at Low-Voltage
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: I/O XSPIM_P2 High-Speed option disabled
            value: 0
          - name: B_0x1
            description: I/O XSPIM_P2 High-Speed option enabled
            value: 1
      - name: IWDG_FZ_STOP
        description: "IWDG stop mode freeze\nWhen set the independent watchdog IWDG is frozen in system Stop mode."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Independent watchdog frozen in Stop mode
            value: 0
          - name: B_0x1
            description: Independent watchdog keep running in Stop mode
            value: 1
      - name: IWDG_FZ_SDBY
        description: "IWDG standby mode freeze\nWhen set the independent watchdog IWDG is frozen in system Standby mode."
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Independent watchdog frozen in Standby mode
            value: 0
          - name: B_0x1
            description: Independent watchdog keep running in Standby mode
            value: 1
      - name: PERSO_OK
        description: "Personalization OK\nThis bit is set on STMicroelectronics production line."
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: VDDIO_HSLV
        description: "I/O High-Speed at Low-Voltage\nThis bit indicates that the product operates below 2.5 V."
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Product working in the full voltage range, I/O speed optimization at low-voltage disabled
            value: 0
          - name: B_0x1
            description: Product operating below 2.5 V, I/O speed optimization at low-voltage feature allowed
            value: 1
  - name: OBW1SRP
    displayName: OBW1SRP
    description: Option byte word 1 status register programming
    addressOffset: 612
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: BOR_LEV
        description: "Brownout level\nWrite to change corresponding bits in FLASH_OBW1SR register."
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: IWDG_HW
        description: "Independent watchdog HW Control\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: NRST_STOP
        description: "Reset on stop mode programming\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: NRST_STBY
        description: "Reset on standby mode programming\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: OCTO1_HSLV
        description: "XSPIM_P1 High-Speed at Low-Voltage\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: OCTO2_HSLV
        description: "XSPIM_P2 High-Speed at Low-Voltage programming\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: IWDG_FZ_STOP
        description: "IWDG stop mode freeze\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: IWDG_FZ_SDBY
        description: "IWDG standby mode freeze programming\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: VDDIO_HSLV
        description: "I/O High-Speed at Low-Voltage programming\nWrite to change corresponding bit in FLASH_OBW1SR register."
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: OBW2SR
    displayName: OBW2SR
    description: Option byte word 2 status register
    addressOffset: 616
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: ITCM_AXI_SHARE
        description: ITCM SRAM configuration
        bitOffset: 0
        bitWidth: 3
        access: read-only
      - name: DTCM_AXI_SHARE
        description: DTCM SRAM configuration
        bitOffset: 4
        bitWidth: 3
        access: read-only
      - name: ECC_ON_SRAM
        description: ECC on SRAM
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: I2C_NI3C
        description: I2C Not I3C
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: I3C is selected
            value: 0
          - name: B_0x1
            description: I2C is selected
            value: 1
  - name: OBW2SRP
    displayName: OBW2SRP
    description: Option byte word 2 status register programming
    addressOffset: 620
    size: 32
    resetValue: 0
    resetMask: 0
    fields:
      - name: ITCM_AXI_SHARE
        description: "ITCM AXI share programming\nWrite to change corresponding bits in FLASH_OBW2SR register.\nBit 2 should be kept to 0:\nITCM_AXI_SHARE: = 000 or 011: ITCM 64 Kbytes\nITCM_AXI_SHARE = 001: ITCM 128 Kbytes\nITCM_AXI_SHARE = 010: ITCM 192 Kbytes"
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: DTCM_AXI_SHARE
        description: "DTCM AXI share programming\nWrite to change corresponding bits in the FLASH_OBW2SR register.\nBit 2 should be kept to 0:\nDTCM_AXI_SHARE = 000 or 011: DTCM 64 Kbytes\nDTCM_AXI_SHARE = 001: DTCM 128 Kbytes\nDTCM_AXI_SHARE = 010: DTCM 192 Kbytes"
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: ECC_ON_SRAM
        description: "ECC on SRAM programming\nWrite to change corresponding bit in FLASH_OBW2SR register."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: I2C_NI3C
        description: "I2C Not I3C\nWrite to change corresponding bit in FLASH_OBW2SR register."
        bitOffset: 9
        bitWidth: 1
        access: read-write
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
interrupts:
  - name: INTR
    description: Flash memory
