// Seed: 738712822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_8;
  assign id_6 = 1;
  wire id_9;
  assign id_8 = 1;
  assign id_5 = id_2;
  id_10(
      .id_0(id_1),
      .id_1(id_1),
      .id_2(id_6),
      .id_3(1 >= (id_1 + 1 - id_5)),
      .id_4(id_7),
      .id_5(),
      .id_6(1 <-> {(id_1 ? id_5 : id_6), "", id_5}),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_2 + 1),
      .id_12(1),
      .id_13(1'b0),
      .id_14(id_9)
  );
  always begin : LABEL_0
    cover (id_9);
  end
  wire id_11;
  wire id_12;
  supply1 id_13;
  assign id_13 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_10 <= 1;
  module_0 modCall_1 (
      id_13,
      id_17,
      id_1,
      id_2,
      id_2,
      id_17,
      id_4
  );
  assign id_8 = id_9;
  wire id_19;
  assign id_1 = 1;
endmodule
