// Seed: 2200431965
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always #1 begin : LABEL_0
    assign id_2 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_28, id_29, id_30, id_31 = 1 == id_31++;
  module_0 modCall_1 (
      id_6,
      id_25,
      id_1
  );
  wire id_32;
  wire id_33;
  assign id_6 = ~|id_23;
  wire id_34;
  wire id_35;
  or primCall (
      id_1,
      id_11,
      id_23,
      id_6,
      id_29,
      id_26,
      id_28,
      id_15,
      id_31,
      id_7,
      id_8,
      id_20,
      id_2,
      id_10,
      id_4,
      id_17,
      id_19,
      id_9,
      id_30,
      id_25,
      id_16,
      id_13
  );
  assign id_35 = id_16;
  wire id_36 = 1;
  assign id_20 = 1;
endmodule
