;redcode
;assert 1
	SPL 0, <402
	CMP -256, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 270, -263
	JMN @270, @800
	SUB -101, <-1
	JMN 270, -263
	JMN 270, -263
	SUB @-127, 100
	MOV @121, <106
	SUB @121, 103
	MOV @121, <106
	ADD #270, <0
	SUB @127, 106
	SLT <0, @0
	SUB -410, 3
	JMN 210, 31
	MOV @121, <106
	JMN @12, #200
	DJN 100, <8
	DJN 100, <8
	SUB @321, 106
	SLT -410, 3
	DJN -1, @-20
	SUB -127, 180
	JMN @12, #30
	SUB @121, 103
	JMN 270, -263
	SUB @321, 106
	SUB #72, @200
	DJN 100, <8
	SUB @321, 106
	SUB @121, 103
	MOV -1, <-420
	ADD #270, <0
	SUB 12, @10
	MOV -41, <-926
	CMP -207, <-120
	SLT -410, 3
	SUB #72, @200
	SUB #72, @200
	JMN 1, 10
	DJN -1, @-20
	SLT -410, 3
	SUB @321, 106
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	SUB @321, 106
