
INFO (TDA-005): Command Line Invocation: 
            build_model stepid=pd__build_model_120717135702-740963000 workdir=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan designsource=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 15.11 Jun 25, 2015 (linux26_64 ET151)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2015 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Dec 07 13:57:03 2017  EST
            Host machine is ece-gui-001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 28814.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan

            logfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults/logs/log_build_model_120717135702-740963000
            stepid=pd__build_model
            DESIGNSOURCE=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v
[end TDA_009]
INFO (TEI-195): Build Model - Controller starting: [end TEI_195] 


Search Order  1:  "/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v"



Reading Verilog data from /afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v

endmodule;
         |
ncvlog: *E,EXPMPA (/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/s9234_JTAG_TOP.v,66|9): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 
           return code of 1 received from ncvlog process.  It is recommended  
           to check for ncvlog messages in the Build Model log.  [end TEI_813] 
NC Verilog Parser complete - 1 modules, 8 gates, 0 user defined primitives.

INFO (TEI-003): The 'cell s9234_JTAG_TOP' was selected as the top cell.   [end TEI_003] 
ERROR (TEI-002): The 'cell tapcontroller' was not found in the design source file(s) specified. Missing cell instance name: tapcontroller, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-002): The 'cell s9234_JTAG_BSR' was not found in the design source file(s) specified. Missing cell instance name: BSR, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-002): The 'cell IR' was not found in the design source file(s) specified. Missing cell instance name: inst_regs, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-002): The 'cell ID' was not found in the design source file(s) specified. Missing cell instance name: inst_decode, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-002): The 'cell dff' was not found in the design source file(s) specified. Missing cell instance name: dff_bypass, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-002): The 'cell u_mux2' was not found in the design source file(s) specified. Missing cell instance name: mux0, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.  [end TEI_002] 
ERROR (TEI-400): Build Model FAILED:
  Cell named 'tapcontroller' could not be resolved
  Cell named 's9234_JTAG_BSR' could not be resolved
  Cell named 'IR' could not be resolved
  Cell named 'ID' could not be resolved
  Cell named 'dff' could not be resolved
  Cell named 'u_mux2' could not be resolved
  Unexpected Model Build Failure
  [end TEI_400] 

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =           36,451,168  bytes

                      CPU Time =    0:00:00.00
                  Elapsed Time =    0:00:02.39                    [end TDA_001]



INFO (TEI-200): Build Model - Controller completed. [end TEI_200] 




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TEI-003): The 'cell s9234_JTAG_TOP' was selected as the top cell.    
      1 INFO (TEI-195): Build Model - Controller starting:  
      1 INFO (TEI-200): Build Model - Controller completed.  

  WARNING [Severe] Messages...
      1 WARNING (TEI-813): [Severe] Build Model NC (IEEE 2001 Standard) Verilog Parser: 

  ERROR Messages...
      6 ERROR (TEI-002): The 'cell tapcontroller' was not found in the design source file(s) specified. Missing cell instance name: tapcontroller, parent cell: s9234_JTAG_TOP. Note that for Verilog, a change has been made to no longer automatically search the directories for explicitly specified files. Therefore it may now be necessary to add the directory of this missing cell to build the complete design.   
      1 ERROR (TEI-400): Build Model FAILED:

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

*******************************************************************************
