--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

F:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MipsCPU_SOPC.twx MipsCPU_SOPC.ncd -o MipsCPU_SOPC.twr
MipsCPU_SOPC.pcf -ucf MipsCPU.ucf

Design file:              MipsCPU_SOPC.ncd
Physical constraint file: MipsCPU_SOPC.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_init to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led_pc<0>   |        10.571(R)|      SLOW  |         5.802(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<1>   |        10.444(R)|      SLOW  |         5.713(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<2>   |        10.974(R)|      SLOW  |         6.039(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<3>   |        10.755(R)|      SLOW  |         5.894(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<4>   |        10.159(R)|      SLOW  |         5.551(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<5>   |        10.234(R)|      SLOW  |         5.580(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<6>   |        12.069(R)|      SLOW  |         6.675(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<7>   |        11.333(R)|      SLOW  |         6.266(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<8>   |         8.783(R)|      SLOW  |         4.728(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<9>   |        10.048(R)|      SLOW  |         5.492(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<10>  |         8.718(R)|      SLOW  |         4.672(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<11>  |         9.878(R)|      SLOW  |         5.356(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<12>  |         9.272(R)|      SLOW  |         4.968(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<13>  |         9.671(R)|      SLOW  |         5.348(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<14>  |        10.012(R)|      SLOW  |         5.487(R)|      FAST  |clk_init_BUFGP    |   0.000|
led_pc<15>  |         9.858(R)|      SLOW  |         5.376(R)|      FAST  |clk_init_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_init
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_init       |   23.070|         |         |         |
rst_init       |   23.541|   23.541|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_init
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_init       |    6.944|         |         |         |
rst_init       |    1.094|    1.094|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 18 19:51:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 983 MB



