/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [26:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[52] & celloutsig_0_1z[5]);
  assign celloutsig_0_23z = !(celloutsig_0_3z ? celloutsig_0_22z : in_data[69]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[132]) & (in_data[112] | in_data[142]));
  assign celloutsig_1_0z = in_data[153] | ~(in_data[124]);
  assign celloutsig_0_15z = celloutsig_0_10z[2] | ~(celloutsig_0_12z);
  assign celloutsig_0_34z = celloutsig_0_0z[2] ^ celloutsig_0_24z[1];
  assign celloutsig_1_4z = celloutsig_1_1z ^ in_data[164];
  assign celloutsig_1_7z = celloutsig_1_3z ^ celloutsig_1_1z;
  assign celloutsig_1_17z = celloutsig_1_5z[6] ^ celloutsig_1_9z[4];
  assign celloutsig_0_8z = celloutsig_0_0z[0] ^ celloutsig_0_1z[8];
  assign celloutsig_0_12z = ~(celloutsig_0_7z ^ in_data[11]);
  assign celloutsig_1_15z = { celloutsig_1_2z[3], celloutsig_1_9z } & { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z[6:2], celloutsig_1_0z, celloutsig_1_2z[0], celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_9z / { 1'h1, in_data[31:25], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_0z / { 1'h1, celloutsig_0_1z[5:4] };
  assign celloutsig_0_22z = { celloutsig_0_0z[0], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_18z } == in_data[39:32];
  assign celloutsig_0_26z = celloutsig_0_13z[7:0] == { celloutsig_0_9z[4:2], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_13z[2:1], celloutsig_0_8z, celloutsig_0_3z } === { celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_2z[6:2], celloutsig_1_0z, celloutsig_1_2z[0] } && { celloutsig_1_2z[6:2], celloutsig_1_0z, celloutsig_1_2z[0], celloutsig_1_6z };
  assign celloutsig_1_8z = ! { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_5z = ! { celloutsig_0_1z[14:12], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_7z = ! { in_data[60:54], celloutsig_0_4z };
  assign celloutsig_0_17z = ! { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_3z = in_data[25:6] || { celloutsig_0_1z[17:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_1z[23:11] || celloutsig_0_1z[22:10];
  assign celloutsig_0_1z = { in_data[57:43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[39:17], celloutsig_0_0z[2:1], in_data[0] };
  assign { celloutsig_1_2z[6:2], celloutsig_1_2z[0] } = celloutsig_1_1z ? { in_data[117:113], celloutsig_1_0z } : { in_data[160], celloutsig_1_0z, 1'h0, celloutsig_1_0z, 2'h0 };
  assign celloutsig_0_28z = { in_data[88:82], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_23z } !== { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_1_3z = & in_data[152:145];
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z[15:1] };
  assign celloutsig_0_11z = & celloutsig_0_10z[3:1];
  assign celloutsig_0_35z = | { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_14z };
  assign celloutsig_0_18z = | { in_data[82:79], celloutsig_0_12z };
  assign celloutsig_1_13z = | { celloutsig_1_9z[7:3], celloutsig_1_4z };
  assign celloutsig_0_14z = | { celloutsig_0_7z, celloutsig_0_3z, in_data[57:49] };
  assign celloutsig_0_0z = in_data[22:20] << in_data[27:25];
  assign celloutsig_1_9z = { in_data[188:181], celloutsig_1_1z } << { in_data[191:184], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[82:75], celloutsig_0_7z } << { celloutsig_0_1z[18:12], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_10z = { in_data[41:40], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z } << { in_data[55:52], celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_9z[8:3], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z } << { celloutsig_0_10z[0], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_19z = { celloutsig_1_12z[2:1], celloutsig_1_6z, celloutsig_1_13z } >>> { celloutsig_1_15z[2], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_1_12z = { celloutsig_1_2z[5:3], celloutsig_1_0z } ~^ in_data[143:140];
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_0_21z = ~((celloutsig_0_1z[4] & celloutsig_0_9z[3]) | celloutsig_0_15z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_24z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_10z[1:0], celloutsig_0_16z };
  assign celloutsig_0_16z = ~((celloutsig_0_13z[3] & in_data[64]) | (celloutsig_0_7z & celloutsig_0_3z));
  assign celloutsig_1_5z[6:2] = ~ { celloutsig_1_2z[5:2], celloutsig_1_0z };
  assign celloutsig_1_2z[1] = celloutsig_1_0z;
  assign celloutsig_1_5z[1:0] = { celloutsig_1_5z[2], celloutsig_1_5z[2] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
