#
#CRATE      <tdcecal1>     <- crate name, usually IP name
#
#TI_ADD_SLAVE 1                     # for every slave need to be added
#
#TI_FIBER_DELAY_OFFSET 0x80 0xcf    # fiber delay and offsets (in HEX)
#
#TI_BLOCK_LEVEL 1                   # the number of events in readout block
#
#TI_BUFFER_LEVEL 1                  # 0 - pipeline mode, 1 - ROC Lock mode, >=2 - buffered mode
#
#TI_INPUT_PRESCALE bit prescale     # bit: 1-6, prescale: 0-15, actual prescale value is 2^prescale
#
# BIT# is "TI TS#" in ssp/clsdev.cnf
# MAX PRESCALE = 2^15 ~ 32K
#
TI_ADD_SLAVE 1
TI_ADD_SLAVE 2
TI_ADD_SLAVE 3

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 8
TI_BLOCK_LEVEL 40

TI_INPUT_PRESCALE 1  0
TI_INPUT_PRESCALE 2  0
TI_INPUT_PRESCALE 3  15
TI_INPUT_PRESCALE 4  0
TI_INPUT_PRESCALE 5  0
TI_INPUT_PRESCALE 6  0

