# do instruction_fetch_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /home/karman/altera_lite/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:49 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package memory
# End time: 17:47:49 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/components_init.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:49 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/components_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package components_init
# End time: 17:47:49 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/register_16.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:49 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/register_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components_init
# -- Compiling entity register_16
# -- Compiling architecture arch of register_16
# End time: 17:47:50 on Nov 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/instruction_memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:50 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components_init
# -- Loading package memory
# -- Compiling entity instruction_memory
# -- Compiling architecture arch of instruction_memory
# End time: 17:47:50 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/incrementer_pc.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:50 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/incrementer_pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components_init
# -- Compiling entity incrementer_pc
# -- Compiling architecture arch of incrementer_pc
# End time: 17:47:50 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/karman/6-staged-pipelined-processor/instruction_fetch.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 17:47:50 on Nov 30,2018
# vcom -reportprogress 300 -93 -work work /home/karman/6-staged-pipelined-processor/instruction_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components_init
# -- Compiling entity instruction_fetch
# -- Compiling architecture arch of instruction_fetch
# End time: 17:47:50 on Nov 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.instruction_fetch
# vsim work.instruction_fetch 
# Start time: 17:47:55 on Nov 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.components_init
# Loading work.instruction_fetch(arch)
# Loading work.register_16(arch)
# Loading work.incrementer_pc(arch)
# Loading work.memory
# Loading work.instruction_memory(arch)
add wave -position insertpoint sim:/instruction_fetch/*
force -freeze sim:/instruction_fetch/reset 1 0
force -freeze sim:/instruction_fetch/clk 0 0, 1 {50 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /instruction_fetch/InstructionMemory
run
run
run
run
force -freeze sim:/instruction_fetch/pc_select 11 0
run
run
run
run
force -freeze sim:/instruction_fetch/pc_register_enable 1 0
force -freeze sim:/instruction_fetch/ir_enable 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/instruction_fetch/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:54:05 on Nov 30,2018, Elapsed time: 0:06:10
# Errors: 0, Warnings: 1
