                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/test1/rtl/RST_SYN.v
/home/IC/test1/rtl/clock_divider.v
/home/IC/test1/rtl/SYS_CTRL.v
/home/IC/test1/rtl/MUX_prescale.v
/home/IC/test1/rtl/UART/TX/SERIALIZER.v
/home/IC/test1/rtl/UART/TX/MUX4x1.v
/home/IC/test1/rtl/UART/TX/FSM_TX.v
/home/IC/test1/rtl/UART/TX/parity_calc.v
/home/IC/test1/rtl/UART/RX/strt_check_RX.v
/home/IC/test1/rtl/UART/RX/stop_check_RX.v
/home/IC/test1/rtl/UART/RX/RX_TOP.v
/home/IC/test1/rtl/UART/RX/FSM_RX.v
/home/IC/test1/rtl/UART/RX/parity_check_RX.v
/home/IC/test1/rtl/UART/RX/data_sampling_RX.v
/home/IC/test1/rtl/UART/RX/edge_bit_counter_RX.v
/home/IC/test1/rtl/UART/RX/deserializer_RX.v
/home/IC/test1/rtl/FIFO/FIFO_WR.v
/home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v
/home/IC/test1/rtl/FIFO/DF_SYNC.v
/home/IC/test1/rtl/FIFO/FIFO_RD.v
/home/IC/test1/rtl/Register_File.v
/home/IC/test1/rtl/ALU.v
/home/IC/test1/rtl/FIFO/ASYNC_FIFO.v
/home/IC/test1/rtl/UART/TX/TOP_TX.v
/home/IC/test1/rtl/CLK_gating.v
/home/IC/test1/rtl/DATA_SYNC.v
/home/IC/test1/rtl/PULSE_GEN.v 
/home/IC/test1/rtl/SYS_TOP.v



set designs ""
regsub -all "\n" $rtl " " designs
30
read_file -format $file_format $designs
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/home/IC/test1/rtl/RST_SYN.v' '/home/IC/test1/rtl/clock_divider.v' '/home/IC/test1/rtl/SYS_CTRL.v' '/home/IC/test1/rtl/MUX_prescale.v' '/home/IC/test1/rtl/UART/TX/SERIALIZER.v' '/home/IC/test1/rtl/UART/TX/MUX4x1.v' '/home/IC/test1/rtl/UART/TX/FSM_TX.v' '/home/IC/test1/rtl/UART/TX/parity_calc.v' '/home/IC/test1/rtl/UART/RX/strt_check_RX.v' '/home/IC/test1/rtl/UART/RX/stop_check_RX.v' '/home/IC/test1/rtl/UART/RX/RX_TOP.v' '/home/IC/test1/rtl/UART/RX/FSM_RX.v' '/home/IC/test1/rtl/UART/RX/parity_check_RX.v' '/home/IC/test1/rtl/UART/RX/data_sampling_RX.v' '/home/IC/test1/rtl/UART/RX/edge_bit_counter_RX.v' '/home/IC/test1/rtl/UART/RX/deserializer_RX.v' '/home/IC/test1/rtl/FIFO/FIFO_WR.v' '/home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v' '/home/IC/test1/rtl/FIFO/DF_SYNC.v' '/home/IC/test1/rtl/FIFO/FIFO_RD.v' '/home/IC/test1/rtl/Register_File.v' '/home/IC/test1/rtl/ALU.v' '/home/IC/test1/rtl/FIFO/ASYNC_FIFO.v' '/home/IC/test1/rtl/UART/TX/TOP_TX.v' '/home/IC/test1/rtl/CLK_gating.v' '/home/IC/test1/rtl/DATA_SYNC.v' '/home/IC/test1/rtl/PULSE_GEN.v' '/home/IC/test1/rtl/SYS_TOP.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/RST_SYN.v
Compiling source file /home/IC/test1/rtl/clock_divider.v
Compiling source file /home/IC/test1/rtl/SYS_CTRL.v
Compiling source file /home/IC/test1/rtl/MUX_prescale.v
Compiling source file /home/IC/test1/rtl/UART/TX/SERIALIZER.v
Compiling source file /home/IC/test1/rtl/UART/TX/MUX4x1.v
Compiling source file /home/IC/test1/rtl/UART/TX/FSM_TX.v
Compiling source file /home/IC/test1/rtl/UART/TX/parity_calc.v
Compiling source file /home/IC/test1/rtl/UART/RX/strt_check_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/stop_check_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/RX_TOP.v
Compiling source file /home/IC/test1/rtl/UART/RX/FSM_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/parity_check_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/data_sampling_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/edge_bit_counter_RX.v
Compiling source file /home/IC/test1/rtl/UART/RX/deserializer_RX.v
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_WR.v
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/test1/rtl/FIFO/DF_SYNC.v
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_RD.v
Compiling source file /home/IC/test1/rtl/Register_File.v
Compiling source file /home/IC/test1/rtl/ALU.v
Compiling source file /home/IC/test1/rtl/FIFO/ASYNC_FIFO.v
Compiling source file /home/IC/test1/rtl/UART/TX/TOP_TX.v
Compiling source file /home/IC/test1/rtl/CLK_gating.v
Compiling source file /home/IC/test1/rtl/DATA_SYNC.v
Compiling source file /home/IC/test1/rtl/PULSE_GEN.v
Compiling source file /home/IC/test1/rtl/SYS_TOP.v

Inferred memory devices in process
	in routine RST_SYN line 8 in file
		'/home/IC/test1/rtl/RST_SYN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rst_shift_reg_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clock_divider line 22 in file
		'/home/IC/test1/rtl/clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  o_div_clk_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'/home/IC/test1/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 165 in file
	'/home/IC/test1/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           176            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 52 in file
		'/home/IC/test1/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 59 in file
		'/home/IC/test1/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  second_frame_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 66 in file
		'/home/IC/test1/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 11 in file
	'/home/IC/test1/rtl/MUX_prescale.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SERIALIZER line 15 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER line 30 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 19 in file
	'/home/IC/test1/rtl/UART/TX/MUX4x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX4x1 line 11 in file
		'/home/IC/test1/rtl/UART/TX/MUX4x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   TX_OUT_mux_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 27 in file
	'/home/IC/test1/rtl/UART/TX/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_TX line 19 in file
		'/home/IC/test1/rtl/UART/TX/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM_TX line 108 in file
		'/home/IC/test1/rtl/UART/TX/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    BUSY_FSM_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 13 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 20 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine strt_check_RX line 17 in file
		'/home/IC/test1/rtl/UART/RX/strt_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| strt_glitch_chk_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine stop_check_RX line 19 in file
		'/home/IC/test1/rtl/UART/RX/stop_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Stop_Error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 42 in file
	'/home/IC/test1/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 104 in file
	'/home/IC/test1/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 176 in file
	'/home/IC/test1/rtl/UART/RX/FSM_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           182            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_RX line 34 in file
		'/home/IC/test1/rtl/UART/RX/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM_RX line 176 in file
		'/home/IC/test1/rtl/UART/RX/FSM_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_valid_FSM_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   par_err_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_check_RX line 30 in file
		'/home/IC/test1/rtl/UART/RX/parity_check_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling_RX line 17 in file
		'/home/IC/test1/rtl/UART/RX/data_sampling_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| sample_bit_samp_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    RX_IN_reg_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_RX line 9 in file
		'/home/IC/test1/rtl/UART/RX/edge_bit_counter_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bit_cnt_edge_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter_RX line 25 in file
		'/home/IC/test1/rtl/UART/RX/edge_bit_counter_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  edge_cnt_edge_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer_RX line 11 in file
		'/home/IC/test1/rtl/UART/RX/deserializer_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   P_DATA_des_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL line 29 in file
		'/home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
| block name/line   | Inputs | Outputs | # sel inputs | MB |
============================================================
| FIFO_MEM_CNTRL/39 |   32   |    8    |      5       | N  |
============================================================

Inferred memory devices in process
	in routine DF_SYNC line 12 in file
		'/home/IC/test1/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_RD line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Register_File line 20 in file
		'/home/IC/test1/rtl/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regfile_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RdData_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| Register_File/42 |   16   |    8    |      4       | N  |
===========================================================

Statistics for case statements in always block at line 16 in file
	'/home/IC/test1/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 16 in file
		'/home/IC/test1/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   valid_data_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 20 in file
		'/home/IC/test1/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/test1/rtl/DATA_SYNC.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| enable_pulse_gen_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 41 in file
		'/home/IC/test1/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 49 in file
		'/home/IC/test1/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PULSE_GEN line 10 in file
		'/home/IC/test1/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   LVL_SIG_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/test1/rtl/RST_SYN.db:RST_SYN'
Warning:  File /home/IC/test1/Backend/Synthesis/work/FIFO_MEM_CNTRL-verilog.pvl not found, or does not contain a usable description of FIFO_MEM_CNTRL. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/DF_SYNC-verilog.pvl not found, or does not contain a usable description of DF_SYNC. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/FIFO_RD-verilog.pvl not found, or does not contain a usable description of FIFO_RD. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/FIFO_WR-verilog.pvl not found, or does not contain a usable description of FIFO_WR. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/parity_calc-verilog.pvl not found, or does not contain a usable description of parity_calc. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/SERIALIZER-verilog.pvl not found, or does not contain a usable description of SERIALIZER. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/ASYNC_FIFO-verilog.pvl not found, or does not contain a usable description of ASYNC_FIFO. (ELAB-320)
Warning:  File /home/IC/test1/Backend/Synthesis/work/TOP_TX-verilog.pvl not found, or does not contain a usable description of TOP_TX. (ELAB-320)
Loaded 28 designs.
Current design is 'RST_SYN'.
RST_SYN clock_divider SYS_CTRL MUX_prescale SERIALIZER MUX4x1 FSM_TX parity_calc strt_check_RX stop_check_RX RX_TOP FSM_RX parity_check_RX data_sampling_RX edge_bit_counter_RX deserializer_RX FIFO_WR FIFO_MEM_CNTRL DF_SYNC FIFO_RD Register_File ALU ASYNC_FIFO TOP_TX CLK_gating DATA_SYNC PULSE_GEN SYS_TOP
analyze -format verilog /home/IC/test1/rtl/FIFO/FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/FIFO/DF_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/FIFO/DF_SYNC.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/FIFO/FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/FIFO/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/FIFO/ASYNC_FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/FIFO/ASYNC_FIFO.v
Presto compilation completed successfully.
1
elaborate ASYNC_FIFO
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ASYNC_FIFO'.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH5 line 29 in file
		'/home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH5/39 |   32   |    8    |      5       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO' with
	the parameters "ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH5 line 12 in file
		'/home/IC/test1/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDR_WIDTH5 line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDR_WIDTH5 line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/UART/TX/SERIALIZER.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/UART/TX/SERIALIZER.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/UART/TX/MUX4x1.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/UART/TX/MUX4x1.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/UART/TX/FSM_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/UART/TX/FSM_TX.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/UART/TX/parity_calc.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/UART/TX/parity_calc.v
Presto compilation completed successfully.
1
analyze -format verilog /home/IC/test1/rtl/UART/TX/TOP_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/test1/rtl/UART/TX/TOP_TX.v
Presto compilation completed successfully.
1
elaborate TOP_TX
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TOP_TX'.
Information: Building the design 'parity_calc' instantiated from design 'TOP_TX' with
	the parameters "DATA_LENGTH=4'h8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_8 line 13 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc_8 line 20 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SERIALIZER' instantiated from design 'TOP_TX' with
	the parameters "DATA_LENGTH=4'h8". (HDL-193)

Inferred memory devices in process
	in routine SERIALIZER_8 line 15 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER_8 line 30 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              /home/IC/test1/rtl/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4,NUM_STAGES=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'TOP_TX' instantiated from design 'SYS_TOP' with
	the parameters "DATA_LENGTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4 line 29 in file
		'/home/IC/test1/rtl/FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4/39 |   16   |    8    |      4       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDR_WIDTH4 line 12 in file
		'/home/IC/test1/rtl/FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4 line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_rptr_reg_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4 line 18 in file
		'/home/IC/test1/rtl/FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_wptr_reg_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc' instantiated from design 'TOP_TX_DATA_LENGTH8' with
	the parameters "DATA_LENGTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_calc_DATA_LENGTH8 line 13 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc_DATA_LENGTH8 line 20 in file
		'/home/IC/test1/rtl/UART/TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SERIALIZER' instantiated from design 'TOP_TX_DATA_LENGTH8' with
	the parameters "DATA_LENGTH=8". (HDL-193)

Inferred memory devices in process
	in routine SERIALIZER_DATA_LENGTH8 line 15 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SERIALIZER_DATA_LENGTH8 line 30 in file
		'/home/IC/test1/rtl/UART/TX/SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Oct  9 06:03:40 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                    12
    Constant outputs (LINT-52)                                      1

Cells                                                              61
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                         34
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'clock_divider', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C336' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C337' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C338' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C339' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4', cell 'C48' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4', cell 'C51' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_RX', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_RX', cell 'C95' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_RX', cell 'C109' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_RX', cell 'C112' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'C378' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'SERIALIZER_DATA_LENGTH8', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_RX', port 'edge_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[4]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[3]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[2]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[1]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'edge_cnt[0]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer_RX', port 'prescale_FSM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0[0]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[2]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in2[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[3]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'U0_MUX_prescale' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in3[0]' is connected to logic 0. 
Warning: In design 'TOP_TX_DATA_LENGTH8', a pin on submodule 'mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit_mux' is connected to logic 0. 
Warning: In design 'TOP_TX_DATA_LENGTH8', a pin on submodule 'mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit_mux' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'U0_MUX_prescale'. (LINT-33)
   Net '*Logic0*' is connected to pins 'in0[7]', 'in0[6]'', 'in0[5]', 'in0[4]', 'in0[3]', 'in0[2]', 'in0[1]', 'in1[7]', 'in1[6]', 'in1[5]', 'in1[4]', 'in1[3]', 'in1[2]', 'in1[0]', 'in2[7]', 'in2[6]', 'in2[5]', 'in2[4]', 'in2[3]', 'in2[1]', 'in2[0]', 'in3[7]', 'in3[6]', 'in3[5]', 'in3[4]', 'in3[2]', 'in3[1]', 'in3[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'U0_MUX_prescale'. (LINT-33)
   Net '*Logic1*' is connected to pins 'in0[0]', 'in1[1]'', 'in2[2]', 'in3[3]'.
Warning: In design 'SYS_CTRL', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: overriding result from previous dont_touch_network command on object o_div_clk. (UID-1329)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 74 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SYS_CTRL'
  Processing 'FSM_TX'
  Processing 'SERIALIZER_DATA_LENGTH8'
  Processing 'parity_calc_DATA_LENGTH8'
  Processing 'MUX4x1'
  Processing 'TOP_TX_DATA_LENGTH8'
  Processing 'FSM_RX'
  Processing 'edge_bit_counter_RX'
  Processing 'data_sampling_RX'
  Processing 'deserializer_RX'
  Processing 'stop_check_RX'
  Processing 'parity_check_RX'
  Processing 'strt_check_RX'
  Processing 'RX_TOP'
  Processing 'DATA_SYNC'
  Processing 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'DF_SYNC_ADDR_WIDTH4_0'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2'
  Processing 'ALU'
  Processing 'PULSE_GEN'
  Processing 'clock_divider_0'
  Processing 'MUX_prescale'
  Processing 'Register_File'
  Processing 'CLK_gating'
  Processing 'RST_SYN_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FSM_RX_DW01_cmp6_0'
  Processing 'FSM_RX_DW01_dec_0'
  Processing 'edge_bit_counter_RX_DW01_inc_0'
  Processing 'edge_bit_counter_RX_DW01_inc_1'
  Processing 'edge_bit_counter_RX_DW01_cmp6_0'
  Processing 'edge_bit_counter_RX_DW01_dec_0'
  Processing 'data_sampling_RX_DW01_cmp6_0'
  Processing 'data_sampling_RX_DW01_sub_0'
  Processing 'data_sampling_RX_DW01_cmp6_1'
  Processing 'data_sampling_RX_DW01_cmp6_2'
  Processing 'data_sampling_RX_DW01_cmp6_3'
  Processing 'FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4_DW01_inc_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_DW01_inc_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_DW01_cmp6_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'clock_divider_1_DW01_inc_0'
  Processing 'clock_divider_1_DW01_cmp2_0'
  Processing 'clock_divider_1_DW01_inc_1'
  Processing 'clock_divider_1_DW01_cmp2_1'
  Processing 'clock_divider_1_DW01_dec_0'
  Processing 'clock_divider_0_DW01_inc_0'
  Processing 'clock_divider_0_DW01_cmp2_0'
  Processing 'clock_divider_0_DW01_inc_1'
  Processing 'clock_divider_0_DW01_cmp2_1'
  Processing 'clock_divider_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   50542.8      0.31       0.3       2.6                          
    0:00:06   50542.8      0.31       0.3       2.6                          
    0:00:06   50542.8      0.31       0.3       2.6                          
    0:00:06   50541.6      0.30       0.3       2.6                          
    0:00:06   50541.6      0.30       0.3       2.6                          
    0:00:07   27133.5      1.20       1.2       0.0                          
    0:00:07   27108.8      0.95       1.0       0.0                          
    0:00:08   27099.4      0.84       0.8       0.0                          
    0:00:08   27054.7      0.64       0.6       0.0                          
    0:00:08   27047.6      0.75       0.7       0.0                          
    0:00:08   27035.9      0.74       0.7       0.0                          
    0:00:08   27005.3      0.61       0.6       0.0                          
    0:00:08   27001.7      0.45       0.5       0.0                          
    0:00:08   27001.7      0.45       0.5       0.0                          
    0:00:08   27002.9      0.60       0.6       0.0                          
    0:00:08   27052.3      0.29       0.3       0.0                          
    0:00:08   27133.5      0.30       0.3       0.0                          
    0:00:08   27080.6      0.25       0.2       0.0                          
    0:00:08   27080.6      0.25       0.2       0.0                          
    0:00:08   27061.7      0.25       0.2       0.0                          
    0:00:08   27061.7      0.25       0.2       0.0                          
    0:00:08   27061.7      0.25       0.2       0.0                          
    0:00:08   27061.7      0.25       0.2       0.0                          
    0:00:08   27061.7      0.25       0.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   27061.7      0.25       0.2       0.0                          
    0:00:08   27190.0      0.00       0.0       0.0                          
    0:00:09   27165.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   27165.3      0.00       0.0       0.0                          
    0:00:09   27165.3      0.00       0.0       0.0                          
    0:00:09   26953.5      0.07       0.1       0.0                          
    0:00:09   26901.7      0.07       0.1       0.0                          
    0:00:09   26873.5      0.07       0.1       0.0                          
    0:00:09   26857.0      0.07       0.1       0.0                          
    0:00:09   26848.8      0.07       0.1       0.0                          
    0:00:09   26848.8      0.07       0.1       0.0                          
    0:00:09   26852.3      0.00       0.0       0.0                          
    0:00:09   26324.0      1.28       1.3       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26276.9      1.25       1.2       0.0                          
    0:00:09   26625.2      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
report_reference
Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  9 06:03:51 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
ALU                            6930.763073       1   6930.763073  h, n
ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2
                               7039.019435       1   7039.019435  h, n
CLK_gating                       15.297100       1     15.297100  b, h
DATA_SYNC                       395.371196       1    395.371196  h, n
INVX2M             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  3.530100       4     14.120400  
INVX4M             scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
                                  4.706800       2      9.413600  
MUX_prescale                    204.745801       1    204.745801  h
PULSE_GEN                        31.770900       1     31.770900  h, n
RST_SYN_0                        51.774799       1     51.774799  h, n
RST_SYN_1                        51.774799       1     51.774799  h, n
RX_TOP                         2050.988108       1   2050.988108  h, n
Register_File                  6180.028433       1   6180.028433  h, n
SYS_CTRL                        831.926910       1    831.926910  h, n
TOP_TX_DATA_LENGTH8            1186.113600       1   1186.113600  h, n
clock_divider_0                 807.216212       1    807.216212  h, n
clock_divider_1                 824.866707       1    824.866707  h, n
-----------------------------------------------------------------------------
Total 16 references                                 26625.191073
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/test1/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed instance name strt_glitch_chk_reg to strt_glitch_chk_reg_inst in module strt_check_RX. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name second_frame_reg to second_frame_reg_inst in module SYS_CTRL. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/test1/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed instance name strt_glitch_chk_reg to strt_glitch_chk_reg_inst in module strt_check_RX. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
Warning: Changed instance name second_frame_reg to second_frame_reg_inst in module SYS_CTRL. Please use the change_names command to make the correct changes before invoking the verilog writer.   (VO-1)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/test1/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -max_paths 100 -delay_type min > reports/hold.rpt
report_timing -max_paths 100 -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 293 Mbytes.
Memory usage for this session 293 Mbytes.
CPU usage for this session 14 seconds ( 0.00 hours ).

Thank you...
