// Seed: 1010156810
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wor id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  assign id_3 = id_1 ==? -1'b0 <-> id_4[-1];
  module_2 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    input  wand  id_0,
    input  wire  _id_1,
    input  tri0  id_2,
    output uwire id_3
);
  wire [id_1  -  1 : -1 'b0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
