

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 11:38:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       23|  0.180 us|  0.230 us|   19|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         2|          2|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    404|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    515|    -|
|Register         |        -|    -|     713|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1125|   1634|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln115_1_fu_738_p2  |         +|   0|  0|  39|          32|           2|
    |add_ln115_fu_717_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln25_fu_438_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln59_1_fu_604_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln59_fu_573_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln87_1_fu_693_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln87_fu_635_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln92_1_fu_711_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln92_fu_652_p2     |         +|   0|  0|  39|          32|           1|
    |grp_fu_410_p2          |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln25_fu_444_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln80_1_fu_668_p2  |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln80_fu_620_p2    |      icmp|   0|  0|  18|          32|           1|
    |or_ln37_1_fu_478_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln37_2_fu_493_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln37_fu_463_p2      |        or|   0|  0|   4|           4|           1|
    |xor_ln58_fu_593_p2     |       xor|   0|  0|   4|           3|           4|
    |xor_ln86_fu_682_p2     |       xor|   0|  0|   4|           3|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 404|         374|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  113|         22|    1|         22|
    |ap_phi_mux_max_row_id_flag_1_phi_fu_315_p4  |    9|          2|    1|          2|
    |ap_phi_mux_max_row_id_loc_1_phi_fu_339_p4   |    9|          2|   32|         64|
    |ap_phi_mux_max_row_id_new_1_phi_fu_328_p4   |    9|          2|   32|         64|
    |empty_15_reg_347                            |    9|          2|   32|         64|
    |empty_16_reg_369                            |    9|          2|   32|         64|
    |grp_fu_390_p0                               |   14|          3|   32|         96|
    |grp_fu_390_p1                               |   14|          3|   32|         96|
    |grp_fu_394_p0                               |   14|          3|   32|         96|
    |grp_fu_394_p1                               |   14|          3|   32|         96|
    |inp_vec_address0                            |   14|          3|    3|          9|
    |max_row_id_flag_1_reg_312                   |    9|          2|    1|          2|
    |max_row_id_flag_2_reg_378                   |    9|          2|    1|          2|
    |max_row_id_loc_0_reg_300                    |    9|          2|   32|         64|
    |max_row_id_loc_1_reg_336                    |    9|          2|   32|         64|
    |max_row_id_new_1_reg_324                    |    9|          2|   32|         64|
    |max_row_id_new_2_reg_358                    |    9|          2|   32|         64|
    |output_vec_address0                         |   14|          3|    3|          9|
    |output_vec_d0                               |   14|          3|   32|         96|
    |row_len_slot_arr_address0                   |   25|          5|    3|         15|
    |row_len_slot_arr_address1                   |   25|          5|    3|         15|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |row_len_slot_arr_d1                         |   14|          3|   32|         96|
    |slot_arr_row_len_address0                   |   14|          3|    1|          3|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   14|          3|    1|          3|
    |slot_id_reg_275                             |    9|          2|    2|          4|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |    9|          2|   32|         64|
    |slot_row_counter_1                          |    9|          2|   32|         64|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  515|        109|  762|       1794|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln25_reg_840                 |   2|   0|    2|          0|
    |ap_CS_fsm                        |  21|   0|   21|          0|
    |empty_15_reg_347                 |  32|   0|   32|          0|
    |empty_16_reg_369                 |  32|   0|   32|          0|
    |icmp_ln80_1_reg_897              |   1|   0|    1|          0|
    |icmp_ln80_reg_885                |   1|   0|    1|          0|
    |max_row_id                       |  32|   0|   32|          0|
    |max_row_id_flag_0_reg_286        |   1|   0|    1|          0|
    |max_row_id_flag_1_reg_312        |   1|   0|    1|          0|
    |max_row_id_flag_2_reg_378        |   1|   0|    1|          0|
    |max_row_id_loc_0_reg_300         |  32|   0|   32|          0|
    |max_row_id_loc_1_reg_336         |  32|   0|   32|          0|
    |max_row_id_new_1_reg_324         |  32|   0|   32|          0|
    |max_row_id_new_2_reg_358         |  32|   0|   32|          0|
    |mul_1_i_reg_974                  |  32|   0|   32|          0|
    |mul_i_reg_966                    |  32|   0|   32|          0|
    |reg_426                          |  32|   0|   32|          0|
    |reg_430                          |  32|   0|   32|          0|
    |row_len_slot_arr_addr_6_reg_848  |   1|   0|    3|          2|
    |row_len_slot_arr_addr_7_reg_853  |   1|   0|    3|          2|
    |slot_counter_0                   |  32|   0|   32|          0|
    |slot_counter_1                   |  32|   0|   32|          0|
    |slot_id_reg_275                  |   2|   0|    2|          0|
    |slot_res_arr_0                   |  32|   0|   32|          0|
    |slot_res_arr_1                   |  32|   0|   32|          0|
    |slot_row_counter_0               |  32|   0|   32|          0|
    |slot_row_counter_1               |  32|   0|   32|          0|
    |slot_row_id_0                    |   3|   0|    3|          0|
    |slot_row_id_1                    |   3|   0|    3|          0|
    |slot_row_len_id_0                |  32|   0|   32|          0|
    |slot_row_len_id_1                |  32|   0|   32|          0|
    |trunc_ln107_1_reg_936            |  32|   0|   32|          0|
    |trunc_ln107_reg_921              |  32|   0|   32|          0|
    |trunc_ln53_reg_866               |   3|   0|    3|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 713|   0|  717|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:140]   --->   Operation 33 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 34 'load' 'max_row_id_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:21]   --->   Operation 35 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 36 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%slot_id = phi i2 %add_ln25, void %.split226, i2 0, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:25]   --->   Operation 37 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %slot_id, i2 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 38 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %slot_id, i2 2" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split2, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %slot_id, i2 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp" [HLS_CISR_spmv_accel.c:37]   --->   Operation 44 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 45 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 46 'or' 'or_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln37_1 = or i4 %tmp, i4 2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'or' 'or_ln37_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln37_2 = or i4 %tmp, i4 3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'or' 'or_ln37_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 53 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_7 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 54 'getelementptr' 'row_len_slot_arr_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:25]   --->   Operation 55 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i2 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 56 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %trunc_ln29, void %branch6, void %branch7" [HLS_CISR_spmv_accel.c:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 58 'store' 'store_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split214" [HLS_CISR_spmv_accel.c:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 60 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split214" [HLS_CISR_spmv_accel.c:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %trunc_ln29, void %branch8, void %branch9" [HLS_CISR_spmv_accel.c:30]   --->   Operation 62 'br' 'br_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 63 'store' 'store_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split21418" [HLS_CISR_spmv_accel.c:30]   --->   Operation 64 'br' 'br_ln30' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 65 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split21418" [HLS_CISR_spmv_accel.c:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln29, void %branch4, void %branch5" [HLS_CISR_spmv_accel.c:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 68 'store' 'store_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split210" [HLS_CISR_spmv_accel.c:31]   --->   Operation 69 'br' 'br_ln31' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split210" [HLS_CISR_spmv_accel.c:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln29, void %branch0, void %branch1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 72 'br' 'br_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 73 'store' 'store_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split22" [HLS_CISR_spmv_accel.c:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 75 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split22" [HLS_CISR_spmv_accel.c:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %trunc_ln29, void %branch2, void %branch3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 77 'br' 'br_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 78 'store' 'store_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split226" [HLS_CISR_spmv_accel.c:33]   --->   Operation 79 'br' 'br_ln33' <Predicate = (!icmp_ln25 & !trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 80 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split226" [HLS_CISR_spmv_accel.c:33]   --->   Operation 81 'br' 'br_ln33' <Predicate = (!icmp_ln25 & trunc_ln29)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:37]   --->   Operation 83 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:37]   --->   Operation 84 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_7" [HLS_CISR_spmv_accel.c:37]   --->   Operation 85 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 87 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 88 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 89 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 3> <Delay = 7.11>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_row_id_flag_0 = phi i1 0, void, i1 1, void %initialize.exit.loopexit"   --->   Operation 90 'phi' 'max_row_id_flag_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%max_row_id_loc_0 = phi i32 %max_row_id_load, void, i32 0, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:91]   --->   Operation 91 'phi' 'max_row_id_loc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %max_row_id_loc_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 92 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 93 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 94 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 95 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 96 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:58]   --->   Operation 97 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 98 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 99 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 100 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 101 'store' 'store_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.58>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln60 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 102 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 103 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 104 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 4> <Delay = 7.11>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 105 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 106 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 107 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 107 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:55]   --->   Operation 108 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 109 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.96ns)   --->   "%xor_ln58 = xor i3 %trunc_ln58, i3 4" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'xor' 'xor_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i3 %xor_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 112 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 113 'store' 'store_ln58' <Predicate = (!icmp_ln55_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 114 'add' 'add_ln59_1' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 115 'store' 'store_ln59' <Predicate = (!icmp_ln55_1)> <Delay = 1.58>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln60 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:60]   --->   Operation 116 'br' 'br_ln60' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 117 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %slot_row_counter_0_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 118 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %store_row_len_arr.exit._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 119 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 120 'store' 'store_ln83' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 121 'load' 'slot_row_len_id_0_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i32 %slot_row_len_id_0_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 122 'zext' 'zext_ln86' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 123 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 124 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %slot_row_len_id_0_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 125 'add' 'add_ln87' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 126 'store' 'store_ln87' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_6 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln53, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:91]   --->   Operation 127 'store' 'store_ln91' <Predicate = (icmp_ln80)> <Delay = 1.58>

State 7 <SV = 5> <Delay = 5.72>
ST_7 : Operation 128 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 128 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln92 = add i32 %max_row_id_loc_0, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 129 'add' 'add_ln92' <Predicate = (icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.58ns)   --->   "%br_ln94 = br void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:94]   --->   Operation 130 'br' 'br_ln94' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%max_row_id_flag_1 = phi i1 1, void, i1 %max_row_id_flag_0, void %store_row_len_arr.exit"   --->   Operation 131 'phi' 'max_row_id_flag_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%max_row_id_new_1 = phi i32 %add_ln92, void, i32 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 132 'phi' 'max_row_id_new_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%max_row_id_loc_1 = phi i32 %add_ln92, void, i32 %max_row_id_loc_0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:92]   --->   Operation 133 'phi' 'max_row_id_loc_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %row_len_slot_arr_load, void, i32 %slot_row_counter_0_load, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:86]   --->   Operation 134 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %max_row_id_loc_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 135 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 136 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln80_1 = icmp_eq  i32 %slot_row_counter_1_load, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 137 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln80_1, void %CISR_decoder.exit, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 138 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 139 'store' 'store_ln83' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 140 'load' 'slot_row_len_id_1_load' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %slot_row_len_id_1_load" [HLS_CISR_spmv_accel.c:86]   --->   Operation 141 'trunc' 'trunc_ln86' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.96ns)   --->   "%xor_ln86 = xor i3 %trunc_ln86, i3 4" [HLS_CISR_spmv_accel.c:86]   --->   Operation 142 'xor' 'xor_ln86' <Predicate = (icmp_ln80_1)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i3 %xor_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 143 'zext' 'zext_ln86_1' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (icmp_ln80_1)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 145 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln87_1 = add i32 %slot_row_len_id_1_load, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 146 'add' 'add_ln87_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87_1, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 147 'store' 'store_ln87' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_7 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln91 = store i3 %trunc_ln80, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 148 'store' 'store_ln91' <Predicate = (icmp_ln80_1)> <Delay = 1.58>

State 8 <SV = 6> <Delay = 4.14>
ST_8 : Operation 149 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load_1 = load i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 149 'load' 'row_len_slot_arr_load_1' <Predicate = (icmp_ln80_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln92_1 = add i32 %max_row_id_loc_1, i32 1" [HLS_CISR_spmv_accel.c:92]   --->   Operation 150 'add' 'add_ln92_1' <Predicate = (icmp_ln80_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln94 = br void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:94]   --->   Operation 151 'br' 'br_ln94' <Predicate = (icmp_ln80_1)> <Delay = 1.58>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:107]   --->   Operation 152 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 153 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_8 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln115 = add i32 %empty_15, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 154 'add' 'add_ln115' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:115]   --->   Operation 155 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 9 <SV = 7> <Delay = 4.64>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%max_row_id_new_2 = phi i32 %add_ln92_1, void, i32 %max_row_id_new_1, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:92]   --->   Operation 156 'phi' 'max_row_id_new_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%empty_16 = phi i32 %row_len_slot_arr_load_1, void, i32 %slot_row_counter_1_load, void %store_row_len_arr.exit._crit_edge" [HLS_CISR_spmv_accel.c:86]   --->   Operation 157 'phi' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:107]   --->   Operation 158 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:107]   --->   Operation 159 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 160 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:111]   --->   Operation 161 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 162 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 163 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 164 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 165 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_9 : Operation 166 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln115_1 = add i32 %empty_16, i32 4294967295" [HLS_CISR_spmv_accel.c:115]   --->   Operation 166 'add' 'add_ln115_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln115 = store i32 %add_ln115_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:115]   --->   Operation 167 'store' 'store_ln115' <Predicate = true> <Delay = 1.58>

State 10 <SV = 8> <Delay = 4.64>
ST_10 : Operation 168 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:111]   --->   Operation 168 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 169 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 169 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 170 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:108]   --->   Operation 171 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 172 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 173 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 174 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln107" [HLS_CISR_spmv_accel.c:107]   --->   Operation 175 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:111]   --->   Operation 176 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 177 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 178 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 179 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 179 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln107_1" [HLS_CISR_spmv_accel.c:107]   --->   Operation 180 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 181 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 182 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 183 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 183 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 184 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 185 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln111" [HLS_CISR_spmv_accel.c:111]   --->   Operation 185 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 186 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 187 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 188 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln111_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 189 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 190 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 190 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 191 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 192 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 193 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 193 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 194 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 195 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 196 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 197 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 197 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 198 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:111]   --->   Operation 199 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 200 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:111]   --->   Operation 200 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:130]   --->   Operation 201 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:131]   --->   Operation 202 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln131 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 203 'bitcast' 'bitcast_ln131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131" [HLS_CISR_spmv_accel.c:131]   --->   Operation 204 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:131]   --->   Operation 205 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 19> <Delay = 2.32>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%max_row_id_flag_2 = phi i1 1, void, i1 %max_row_id_flag_1, void %store_row_len_arr.exit._crit_edge"   --->   Operation 206 'phi' 'max_row_id_flag_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln111 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:111]   --->   Operation 207 'store' 'store_ln111' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 208 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 209 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln131_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:131]   --->   Operation 210 'bitcast' 'bitcast_ln131_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln131_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 211 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %bitcast_ln131_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:131]   --->   Operation 212 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %max_row_id_flag_2, void %CISR_decoder.exit.new, void %mergeST"   --->   Operation 213 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln23 = store i32 %max_row_id_new_2, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 214 'store' 'store_ln23' <Predicate = (max_row_id_flag_2)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %CISR_decoder.exit.new"   --->   Operation 215 'br' 'br_ln0' <Predicate = (max_row_id_flag_2)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [HLS_CISR_spmv_accel.c:201]   --->   Operation 216 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_data_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0       (spectopmodule    ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000]
cmd_start_read          (read             ) [ 0111100000000000000000]
max_row_id_load         (load             ) [ 0111110000000000000000]
br_ln21                 (br               ) [ 0111110000000000000000]
br_ln0                  (br               ) [ 0111000000000000000000]
slot_id                 (phi              ) [ 0010000000000000000000]
add_ln25                (add              ) [ 0111000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000]
icmp_ln25               (icmp             ) [ 0011000000000000000000]
empty                   (speclooptripcount) [ 0000000000000000000000]
br_ln25                 (br               ) [ 0000000000000000000000]
tmp                     (bitconcatenate   ) [ 0000000000000000000000]
zext_ln37               (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_4 (getelementptr    ) [ 0000000000000000000000]
or_ln37                 (or               ) [ 0000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_5 (getelementptr    ) [ 0000000000000000000000]
or_ln37_1               (or               ) [ 0000000000000000000000]
tmp_2                   (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_6 (getelementptr    ) [ 0001000000000000000000]
or_ln37_2               (or               ) [ 0000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_7 (getelementptr    ) [ 0001000000000000000000]
specloopname_ln25       (specloopname     ) [ 0000000000000000000000]
trunc_ln29              (trunc            ) [ 0011000000000000000000]
br_ln29                 (br               ) [ 0000000000000000000000]
store_ln29              (store            ) [ 0000000000000000000000]
br_ln29                 (br               ) [ 0000000000000000000000]
store_ln29              (store            ) [ 0000000000000000000000]
br_ln29                 (br               ) [ 0000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000]
store_ln30              (store            ) [ 0000000000000000000000]
br_ln30                 (br               ) [ 0000000000000000000000]
br_ln31                 (br               ) [ 0000000000000000000000]
store_ln31              (store            ) [ 0000000000000000000000]
br_ln31                 (br               ) [ 0000000000000000000000]
store_ln31              (store            ) [ 0000000000000000000000]
br_ln31                 (br               ) [ 0000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000]
store_ln32              (store            ) [ 0000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000]
store_ln32              (store            ) [ 0000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000]
br_ln33                 (br               ) [ 0000000000000000000000]
store_ln33              (store            ) [ 0000000000000000000000]
br_ln33                 (br               ) [ 0000000000000000000000]
store_ln33              (store            ) [ 0000000000000000000000]
br_ln33                 (br               ) [ 0000000000000000000000]
store_ln37              (store            ) [ 0000000000000000000000]
store_ln37              (store            ) [ 0000000000000000000000]
store_ln37              (store            ) [ 0000000000000000000000]
store_ln37              (store            ) [ 0000000000000000000000]
br_ln0                  (br               ) [ 0111000000000000000000]
br_ln0                  (br               ) [ 0100110000000000000000]
slot_arr_row_len_addr   (getelementptr    ) [ 0000010000000000000000]
max_row_id_flag_0       (phi              ) [ 0000011100000000000000]
max_row_id_loc_0        (phi              ) [ 0000011100000000000000]
trunc_ln53              (trunc            ) [ 0000001000000000000000]
slot_row_count          (load             ) [ 0000000000000000000000]
slot_arr_row_len_load   (load             ) [ 0000000000000000000000]
icmp_ln55               (icmp             ) [ 0000010000000000000000]
br_ln55                 (br               ) [ 0000000000000000000000]
zext_ln58               (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr   (getelementptr    ) [ 0000000000000000000000]
store_ln58              (store            ) [ 0000000000000000000000]
add_ln59                (add              ) [ 0000000000000000000000]
store_ln59              (store            ) [ 0000000000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000]
slot_arr_row_len_addr_1 (getelementptr    ) [ 0000001000000000000000]
slot_row_count_1        (load             ) [ 0000000000000000000000]
slot_arr_row_len_load_1 (load             ) [ 0000000000000000000000]
icmp_ln55_1             (icmp             ) [ 0000001000000000000000]
br_ln55                 (br               ) [ 0000000000000000000000]
trunc_ln58              (trunc            ) [ 0000000000000000000000]
xor_ln58                (xor              ) [ 0000000000000000000000]
zext_ln58_1             (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_1 (getelementptr    ) [ 0000000000000000000000]
store_ln58              (store            ) [ 0000000000000000000000]
add_ln59_1              (add              ) [ 0000000000000000000000]
store_ln59              (store            ) [ 0000000000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000]
slot_row_counter_0_load (load             ) [ 0000001100000000000000]
icmp_ln80               (icmp             ) [ 0000001100000000000000]
br_ln80                 (br               ) [ 0000001100000000000000]
store_ln83              (store            ) [ 0000000000000000000000]
slot_row_len_id_0_load  (load             ) [ 0000000000000000000000]
zext_ln86               (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_2 (getelementptr    ) [ 0000000100000000000000]
add_ln87                (add              ) [ 0000000000000000000000]
store_ln87              (store            ) [ 0000000000000000000000]
store_ln91              (store            ) [ 0000000000000000000000]
row_len_slot_arr_load   (load             ) [ 0000000000000000000000]
add_ln92                (add              ) [ 0000000000000000000000]
br_ln94                 (br               ) [ 0000000000000000000000]
max_row_id_flag_1       (phi              ) [ 0000000111111111111111]
max_row_id_new_1        (phi              ) [ 0000000111000000000000]
max_row_id_loc_1        (phi              ) [ 0000000110000000000000]
empty_15                (phi              ) [ 0000000110000000000000]
trunc_ln80              (trunc            ) [ 0000000000000000000000]
slot_row_counter_1_load (load             ) [ 0000000111000000000000]
icmp_ln80_1             (icmp             ) [ 0000000110000000000000]
br_ln80                 (br               ) [ 0000000111111111111111]
store_ln83              (store            ) [ 0000000000000000000000]
slot_row_len_id_1_load  (load             ) [ 0000000000000000000000]
trunc_ln86              (trunc            ) [ 0000000000000000000000]
xor_ln86                (xor              ) [ 0000000000000000000000]
zext_ln86_1             (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_3 (getelementptr    ) [ 0000000010000000000000]
add_ln87_1              (add              ) [ 0000000000000000000000]
store_ln87              (store            ) [ 0000000000000000000000]
store_ln91              (store            ) [ 0000000000000000000000]
row_len_slot_arr_load_1 (load             ) [ 0000000111000000000000]
add_ln92_1              (add              ) [ 0000000111000000000000]
br_ln94                 (br               ) [ 0000000111111111111111]
slot_data_arr_addr      (getelementptr    ) [ 0000000001000000000000]
add_ln115               (add              ) [ 0000000000000000000000]
store_ln115             (store            ) [ 0000000000000000000000]
max_row_id_new_2        (phi              ) [ 0000000001111111111111]
empty_16                (phi              ) [ 0000000001000000000000]
slot_data_arr_load      (load             ) [ 0000000000000000000000]
trunc_ln107             (trunc            ) [ 0000000000110000000000]
col_index               (partselect       ) [ 0000000000000000000000]
zext_ln111              (zext             ) [ 0000000000000000000000]
inp_vec_addr            (getelementptr    ) [ 0000000000100000000000]
slot_data_arr_addr_1    (getelementptr    ) [ 0000000000100000000000]
add_ln115_1             (add              ) [ 0000000000000000000000]
store_ln115             (store            ) [ 0000000000000000000000]
inp_vec_load            (load             ) [ 0000000000010000000000]
slot_data_arr_load_1    (load             ) [ 0000000000000000000000]
trunc_ln107_1           (trunc            ) [ 0000000000011000000000]
col_index_1             (partselect       ) [ 0000000000000000000000]
zext_ln111_1            (zext             ) [ 0000000000000000000000]
inp_vec_addr_1          (getelementptr    ) [ 0000000000010000000000]
matrix_val              (bitcast          ) [ 0000000000001110000000]
bitcast_ln111           (bitcast          ) [ 0000000000001110000000]
inp_vec_load_1          (load             ) [ 0000000000001000000000]
matrix_val_1            (bitcast          ) [ 0000000000000111000000]
bitcast_ln111_1         (bitcast          ) [ 0000000000000111000000]
mul_i                   (fmul             ) [ 0000000000000001111100]
slot_res_arr_0_load     (load             ) [ 0000000000000000111100]
mul_1_i                 (fmul             ) [ 0000000000000000111110]
slot_res_arr_1_load     (load             ) [ 0000000000000000011110]
add_i                   (fadd             ) [ 0000000000000000000010]
store_ln111             (store            ) [ 0000000000000000000000]
add_1_i                 (fadd             ) [ 0000000000000000000001]
row_index               (load             ) [ 0000000000000000000000]
zext_ln131              (zext             ) [ 0000000000000000000000]
bitcast_ln131           (bitcast          ) [ 0000000000000000000000]
output_vec_addr         (getelementptr    ) [ 0000000000000000000000]
store_ln131             (store            ) [ 0000000000000000000000]
max_row_id_flag_2       (phi              ) [ 0000000000000000000001]
store_ln111             (store            ) [ 0000000000000000000000]
row_index_1             (load             ) [ 0000000000000000000000]
zext_ln131_1            (zext             ) [ 0000000000000000000000]
bitcast_ln131_1         (bitcast          ) [ 0000000000000000000000]
output_vec_addr_1       (getelementptr    ) [ 0000000000000000000000]
store_ln131             (store            ) [ 0000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000]
store_ln23              (store            ) [ 0000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000000]
ret_ln201               (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slot_counter_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_res_arr_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_id_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_res_arr_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_id_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="cmd_start_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="row_len_slot_arr_addr_4_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_4/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="row_len_slot_arr_addr_5_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="row_len_slot_arr_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_len_slot_arr_addr_7_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_7/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/2 store_ln37/2 store_ln37/3 store_ln37/3 store_ln58/5 store_ln58/6 row_len_slot_arr_load/6 row_len_slot_arr_load_1/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="slot_arr_row_len_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_arr_row_len_load/4 slot_arr_row_len_load_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="row_len_slot_arr_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="slot_arr_row_len_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr_1/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="row_len_slot_arr_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_len_slot_arr_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="row_len_slot_arr_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="slot_data_arr_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_data_arr_load/8 slot_data_arr_load_1/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="inp_vec_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_vec_load/9 inp_vec_load_1/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="slot_data_arr_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_1/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="inp_vec_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_1/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_vec_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr/20 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/20 store_ln131/21 "/>
</bind>
</comp>

<comp id="267" class="1004" name="output_vec_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_1/21 "/>
</bind>
</comp>

<comp id="275" class="1005" name="slot_id_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="1"/>
<pin id="277" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="slot_id_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="max_row_id_flag_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="max_row_id_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="max_row_id_flag_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="3"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_flag_0/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="max_row_id_loc_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_row_id_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="max_row_id_loc_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_loc_0/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="max_row_id_flag_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="14"/>
<pin id="314" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="max_row_id_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="max_row_id_flag_1_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="2"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_flag_1/7 "/>
</bind>
</comp>

<comp id="324" class="1005" name="max_row_id_new_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_row_id_new_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="max_row_id_new_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_new_1/7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="max_row_id_loc_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_row_id_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="max_row_id_loc_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="2"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_loc_1/7 "/>
</bind>
</comp>

<comp id="347" class="1005" name="empty_15_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_15_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_15/7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="max_row_id_new_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="12"/>
<pin id="360" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="max_row_id_new_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="max_row_id_new_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="2"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_new_2/9 "/>
</bind>
</comp>

<comp id="369" class="1005" name="empty_16_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="371" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_16 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="empty_16_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_16/9 "/>
</bind>
</comp>

<comp id="378" class="1005" name="max_row_id_flag_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="13"/>
<pin id="380" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="max_row_id_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="max_row_id_flag_2_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="13"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="14"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_row_id_flag_2/21 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/15 add_1_i/16 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/11 mul_1_i/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/5 icmp_ln55_1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_index/9 col_index_1/10 "/>
</bind>
</comp>

<comp id="426" class="1005" name="reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_load inp_vec_load_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_1_i "/>
</bind>
</comp>

<comp id="434" class="1004" name="max_row_id_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln25_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln25_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln37_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln37_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln37_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln37_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_2/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln29_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln30_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln30_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln31_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln31_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln32_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln32_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln33_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="3" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln33_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="0"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln53_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="slot_row_count_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln58_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln59_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln59_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="slot_row_count_1_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count_1/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln58_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln58_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln58_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln59_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln59_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="slot_row_counter_0_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln80_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="slot_row_len_id_0_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln86_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln87_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln87_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln91_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="1"/>
<pin id="649" dir="0" index="1" bw="3" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln92_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln80_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="slot_row_counter_1_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln80_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="slot_row_len_id_1_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln86_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln86_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln86_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln87_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln87_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln91_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln92_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln115_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln115_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln107_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln111_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln115_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln115_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln107_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/10 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln111_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="matrix_val_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="2"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="bitcast_ln111_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="matrix_val_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_1/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bitcast_ln111_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="slot_res_arr_0_load_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_0_load/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="slot_res_arr_1_load_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_1_load/16 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln111_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/20 "/>
</bind>
</comp>

<comp id="793" class="1004" name="row_index_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index/20 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln131_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="3" slack="0"/>
<pin id="799" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/20 "/>
</bind>
</comp>

<comp id="802" class="1004" name="bitcast_ln131_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131/20 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln111_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/21 "/>
</bind>
</comp>

<comp id="813" class="1004" name="row_index_1_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_1/21 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln131_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/21 "/>
</bind>
</comp>

<comp id="822" class="1004" name="bitcast_ln131_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln131_1/21 "/>
</bind>
</comp>

<comp id="827" class="1004" name="store_ln23_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="12"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/21 "/>
</bind>
</comp>

<comp id="833" class="1005" name="cmd_start_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="add_ln25_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="848" class="1005" name="row_len_slot_arr_addr_6_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_6 "/>
</bind>
</comp>

<comp id="853" class="1005" name="row_len_slot_arr_addr_7_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_7 "/>
</bind>
</comp>

<comp id="861" class="1005" name="slot_arr_row_len_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="trunc_ln53_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="1"/>
<pin id="868" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="874" class="1005" name="slot_arr_row_len_addr_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln80_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="889" class="1005" name="row_len_slot_arr_addr_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="1"/>
<pin id="891" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln80_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="row_len_slot_arr_addr_3_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="3" slack="1"/>
<pin id="903" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_3 "/>
</bind>
</comp>

<comp id="906" class="1005" name="row_len_slot_arr_load_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_load_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="add_ln92_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="slot_data_arr_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="trunc_ln107_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="926" class="1005" name="inp_vec_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="3" slack="1"/>
<pin id="928" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="slot_data_arr_addr_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="trunc_ln107_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="2"/>
<pin id="938" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln107_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="inp_vec_addr_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="1"/>
<pin id="943" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="matrix_val_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="951" class="1005" name="bitcast_ln111_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="956" class="1005" name="matrix_val_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="bitcast_ln111_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="mul_i_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="974" class="1005" name="mul_1_i_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="150"><net_src comp="112" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="119" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="161" pin="3"/><net_sink comp="140" pin=4"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="72" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="96" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="94" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="94" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="286" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="323"><net_src comp="315" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="345"><net_src comp="300" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="356"><net_src comp="140" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="367"><net_src comp="324" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="368"><net_src comp="361" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="312" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="88" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="161" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="100" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="218" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="102" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="104" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="231" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="390" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="279" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="279" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="64" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="279" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="467"><net_src comp="450" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="78" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="469" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="482"><net_src comp="450" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="484" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="497"><net_src comp="450" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="511"><net_src comp="279" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="44" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="44" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="16" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="44" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="18" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="44" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="26" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="22" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="30" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="90" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="24" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="90" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="32" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="304" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="14" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="577"><net_src comp="564" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="14" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="16" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="98" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="608"><net_src comp="585" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="16" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="18" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="22" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="639"><net_src comp="626" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="60" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="22" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="24" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="300" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="60" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="652" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="659"><net_src comp="652" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="663"><net_src comp="339" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="26" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="44" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="30" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="697"><net_src comp="674" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="60" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="30" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="660" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="32" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="336" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="60" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="347" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="18" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="218" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="416" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="742"><net_src comp="372" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="50" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="218" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="416" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="762"><net_src comp="759" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="766"><net_src comp="426" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="775"><net_src comp="426" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="780"><net_src comp="20" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="785"><net_src comp="28" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="791"><net_src comp="430" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="20" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="24" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="805"><net_src comp="430" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="811"><net_src comp="430" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="28" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="32" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="825"><net_src comp="430" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="831"><net_src comp="358" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="10" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="106" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="438" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="851"><net_src comp="126" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="856"><net_src comp="133" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="864"><net_src comp="153" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="869"><net_src comp="560" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="877"><net_src comp="176" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="888"><net_src comp="620" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="194" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="900"><net_src comp="668" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="202" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="909"><net_src comp="140" pin="7"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="914"><net_src comp="711" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="919"><net_src comp="210" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="924"><net_src comp="729" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="929"><net_src comp="224" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="934"><net_src comp="237" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="939"><net_src comp="750" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="944"><net_src comp="246" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="949"><net_src comp="759" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="954"><net_src comp="763" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="959"><net_src comp="768" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="964"><net_src comp="772" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="969"><net_src comp="394" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="977"><net_src comp="394" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="390" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {20 21 }
	Port: max_row_id | {21 }
	Port: row_len_slot_arr | {2 3 5 6 }
	Port: slot_counter_0 | {2 5 }
	Port: slot_counter_1 | {2 6 }
	Port: slot_row_counter_0 | {2 8 }
	Port: slot_res_arr_0 | {2 6 20 }
	Port: slot_row_len_id_0 | {2 6 }
	Port: slot_row_id_0 | {2 6 }
	Port: slot_row_counter_1 | {2 9 }
	Port: slot_res_arr_1 | {2 7 21 }
	Port: slot_row_len_id_1 | {2 7 }
	Port: slot_row_id_1 | {2 7 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {9 10 11 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {8 9 10 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {4 5 6 }
	Port: HLS_CISR_spmv_accel : max_row_id | {1 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {6 7 8 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {6 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_0 | {15 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_id_0 | {20 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {7 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_1 | {16 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {7 }
	Port: HLS_CISR_spmv_accel : slot_row_id_1 | {21 }
  - Chain level:
	State 1
	State 2
		add_ln25 : 1
		icmp_ln25 : 1
		br_ln25 : 2
		tmp : 1
		zext_ln37 : 2
		row_len_slot_arr_addr_4 : 3
		or_ln37 : 2
		tmp_1 : 2
		row_len_slot_arr_addr_5 : 3
		or_ln37_1 : 2
		tmp_2 : 2
		row_len_slot_arr_addr_6 : 3
		or_ln37_2 : 2
		tmp_3 : 2
		row_len_slot_arr_addr_7 : 3
		trunc_ln29 : 1
		br_ln29 : 2
		br_ln30 : 2
		br_ln31 : 2
		br_ln32 : 2
		br_ln33 : 2
		store_ln37 : 4
		store_ln37 : 4
	State 3
	State 4
		slot_arr_row_len_load : 1
	State 5
		trunc_ln53 : 1
		icmp_ln55 : 1
		br_ln55 : 2
		zext_ln58 : 1
		row_len_slot_arr_addr : 2
		store_ln58 : 3
		add_ln59 : 1
		store_ln59 : 2
		slot_arr_row_len_load_1 : 1
	State 6
		icmp_ln55_1 : 1
		br_ln55 : 2
		trunc_ln58 : 1
		xor_ln58 : 2
		zext_ln58_1 : 2
		row_len_slot_arr_addr_1 : 3
		store_ln58 : 4
		add_ln59_1 : 1
		store_ln59 : 2
		icmp_ln80 : 1
		br_ln80 : 2
		zext_ln86 : 1
		row_len_slot_arr_addr_2 : 2
		row_len_slot_arr_load : 3
		add_ln87 : 1
		store_ln87 : 2
	State 7
		max_row_id_flag_1 : 1
		max_row_id_new_1 : 1
		max_row_id_loc_1 : 1
		empty_15 : 1
		trunc_ln80 : 2
		icmp_ln80_1 : 1
		br_ln80 : 2
		trunc_ln86 : 1
		xor_ln86 : 2
		zext_ln86_1 : 2
		row_len_slot_arr_addr_3 : 3
		row_len_slot_arr_load_1 : 4
		add_ln87_1 : 1
		store_ln87 : 2
		store_ln91 : 3
	State 8
		slot_data_arr_load : 1
		store_ln115 : 1
	State 9
		trunc_ln107 : 1
		col_index : 1
		zext_ln111 : 2
		inp_vec_addr : 3
		inp_vec_load : 4
		slot_data_arr_load_1 : 1
		add_ln115_1 : 1
		store_ln115 : 2
	State 10
		trunc_ln107_1 : 1
		col_index_1 : 1
		zext_ln111_1 : 2
		inp_vec_addr_1 : 3
		inp_vec_load_1 : 4
	State 11
		mul_i : 1
	State 12
		mul_1_i : 1
	State 13
	State 14
	State 15
		add_i : 1
	State 16
		add_1_i : 1
	State 17
	State 18
	State 19
	State 20
		zext_ln131 : 1
		output_vec_addr : 2
		store_ln131 : 3
	State 21
		zext_ln131_1 : 1
		output_vec_addr_1 : 2
		store_ln131 : 3
		br_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_390         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_394         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln25_fu_438      |    0    |    0    |    10   |
|          |       add_ln59_fu_573      |    0    |    0    |    39   |
|          |      add_ln59_1_fu_604     |    0    |    0    |    39   |
|          |       add_ln87_fu_635      |    0    |    0    |    39   |
|    add   |       add_ln92_fu_652      |    0    |    0    |    39   |
|          |      add_ln87_1_fu_693     |    0    |    0    |    39   |
|          |      add_ln92_1_fu_711     |    0    |    0    |    39   |
|          |      add_ln115_fu_717      |    0    |    0    |    39   |
|          |     add_ln115_1_fu_738     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_410         |    0    |    0    |    18   |
|   icmp   |      icmp_ln25_fu_444      |    0    |    0    |    8    |
|          |      icmp_ln80_fu_620      |    0    |    0    |    18   |
|          |     icmp_ln80_1_fu_668     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln58_fu_593      |    0    |    0    |    3    |
|          |       xor_ln86_fu_682      |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   read   | cmd_start_read_read_fu_106 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_416         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_450         |    0    |    0    |    0    |
|bitconcatenate|        tmp_1_fu_469        |    0    |    0    |    0    |
|          |        tmp_2_fu_484        |    0    |    0    |    0    |
|          |        tmp_3_fu_499        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln37_fu_458      |    0    |    0    |    0    |
|          |      zext_ln58_fu_568      |    0    |    0    |    0    |
|          |     zext_ln58_1_fu_599     |    0    |    0    |    0    |
|          |      zext_ln86_fu_630      |    0    |    0    |    0    |
|   zext   |     zext_ln86_1_fu_688     |    0    |    0    |    0    |
|          |      zext_ln111_fu_733     |    0    |    0    |    0    |
|          |     zext_ln111_1_fu_754    |    0    |    0    |    0    |
|          |      zext_ln131_fu_797     |    0    |    0    |    0    |
|          |     zext_ln131_1_fu_817    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln37_fu_463       |    0    |    0    |    0    |
|    or    |      or_ln37_1_fu_478      |    0    |    0    |    0    |
|          |      or_ln37_2_fu_493      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln29_fu_508     |    0    |    0    |    0    |
|          |      trunc_ln53_fu_560     |    0    |    0    |    0    |
|          |      trunc_ln58_fu_589     |    0    |    0    |    0    |
|   trunc  |      trunc_ln80_fu_660     |    0    |    0    |    0    |
|          |      trunc_ln86_fu_678     |    0    |    0    |    0    |
|          |     trunc_ln107_fu_729     |    0    |    0    |    0    |
|          |    trunc_ln107_1_fu_750    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1101  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |    4   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln25_reg_840       |    2   |
|       add_ln92_1_reg_911      |   32   |
|    bitcast_ln111_1_reg_961    |   32   |
|     bitcast_ln111_reg_951     |   32   |
|     cmd_start_read_reg_833    |    1   |
|        empty_15_reg_347       |   32   |
|        empty_16_reg_369       |   32   |
|      icmp_ln80_1_reg_897      |    1   |
|       icmp_ln80_reg_885       |    1   |
|     inp_vec_addr_1_reg_941    |    3   |
|      inp_vec_addr_reg_926     |    3   |
|      matrix_val_1_reg_956     |   32   |
|       matrix_val_reg_946      |   32   |
|   max_row_id_flag_0_reg_286   |    1   |
|   max_row_id_flag_1_reg_312   |    1   |
|   max_row_id_flag_2_reg_378   |    1   |
|    max_row_id_loc_0_reg_300   |   32   |
|    max_row_id_loc_1_reg_336   |   32   |
|    max_row_id_new_1_reg_324   |   32   |
|    max_row_id_new_2_reg_358   |   32   |
|        mul_1_i_reg_974        |   32   |
|         mul_i_reg_966         |   32   |
|            reg_426            |   32   |
|            reg_430            |   32   |
|row_len_slot_arr_addr_2_reg_889|    3   |
|row_len_slot_arr_addr_3_reg_901|    3   |
|row_len_slot_arr_addr_6_reg_848|    3   |
|row_len_slot_arr_addr_7_reg_853|    3   |
|row_len_slot_arr_load_1_reg_906|   32   |
|slot_arr_row_len_addr_1_reg_874|    1   |
| slot_arr_row_len_addr_reg_861 |    1   |
|  slot_data_arr_addr_1_reg_931 |    1   |
|   slot_data_arr_addr_reg_916  |    1   |
|        slot_id_reg_275        |    2   |
|     trunc_ln107_1_reg_936     |   32   |
|      trunc_ln107_reg_921      |   32   |
|       trunc_ln53_reg_866      |    3   |
+-------------------------------+--------+
|             Total             |   611  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_140     |  p0  |   5  |   3  |   15   ||    25   |
|     grp_access_fu_140     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_140     |  p2  |   5  |   0  |    0   ||    25   |
|     grp_access_fu_140     |  p4  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_161     |  p0  |   4  |   1  |    4   ||    20   |
|     grp_access_fu_218     |  p0  |   4  |   1  |    4   ||    20   |
|     grp_access_fu_231     |  p0  |   4  |   3  |   12   ||    20   |
|     grp_access_fu_261     |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_261     |  p1  |   2  |  32  |   64   ||    9    |
| max_row_id_flag_0_reg_286 |  p0  |   3  |   1  |    3   ||    9    |
|  max_row_id_loc_0_reg_300 |  p0  |   2  |  32  |   64   ||    9    |
|  max_row_id_new_1_reg_324 |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_390        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_390        |  p1  |   2  |  32  |   64   ||    9    |
|         grp_fu_394        |  p0  |   4  |  32  |   128  ||    20   |
|         grp_fu_394        |  p1  |   4  |  32  |   128  ||    20   |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   690  || 27.4361 ||   231   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1101  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   27   |    -   |   231  |
|  Register |    -   |    -   |    -   |   611  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   27   |  1023  |  1336  |
+-----------+--------+--------+--------+--------+--------+
