Command: vcs -full64 -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed +v2k -override_timescale=1ns/100ps \
-full64 -debug_all -sverilog -l compile.log -f ../src/rtl/mul/filelist.f
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Sat Jan 20 17:15:24 2024
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../src/rtl/mul/mul_para.sv'
Parsing design file '../src/rtl/mul/mul_lod.sv'
Parsing design file '../src/rtl/mul/mul_tb.sv'

Warning-[RVOSFD] Return value discarded
../src/rtl/mul/mul_tb.sv, 32
  System function '$fscanf' is invoked as task, its return value is discarded.
  "../src/rtl/mul/mul_tb.sv", 32
  Source info:     $fscanf(STDIN, "%d %d %d", a,b,rnd);


Warning-[RVOSFD] Return value discarded
../src/rtl/mul/mul_tb.sv, 41
  System function '$fscanf' is invoked as task, its return value is discarded.
  "../src/rtl/mul/mul_tb.sv", 41
  Source info:     $fscanf(STDIN, "%d %d %d", a,b,rnd);

Parsing design file '../src/rtl/mul/mul_mask.sv'
Top Level Modules:
       mul_tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
2 unique modules to generate
2 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module mul_tb
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
_1224570_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/liuyunqi/software/vcs_2016/linux64/lib/libzerosoft_rt_stubs.so \
/home/liuyunqi/software/vcs_2016/linux64/lib/libvirsim.so /home/liuyunqi/software/vcs_2016/linux64/lib/liberrorinf.so \
/home/liuyunqi/software/vcs_2016/linux64/lib/libsnpsmalloc.so    /home/liuyunqi/software/vcs_2016/linux64/lib/libvcsnew.so \
/home/liuyunqi/software/vcs_2016/linux64/lib/libsimprofile.so /home/liuyunqi/software/vcs_2016/linux64/lib/libuclinative.so \
-Wl,-whole-archive /home/liuyunqi/software/vcs_2016/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
/home/liuyunqi/software/vcs_2016/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
