[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of HCPL-0631-500E production of BROADCOM LIMITED from the text:The content and copyrights of the attached\n material are the property of its owner.Distributed by:\nwww.Jameco.com   ✦ 1-800-831-4242\nCAUTION: It is advised that normal static precautions be taken in handling and assembly of this\ncomponent to prevent damage and/or degradation which may be induced by ESD.Features\n• 15 kV/µs minimum Common Mode Rejection (CMR) at\nVCM= 1KV for HCNW2611, HCPL-2611, HCPL-4661, HCPL-\n0611, HCPL-0661\n• High speed: 10 MBd typical\n• LSTTL/TTL compatible• Low input current capability: 5 mA\n• Guaranteed ac and dc performance over temperature:\n-40°C to +85°C\n• Available in 8-Pin DIP, SOIC-8, widebody packages• Strobable output (single channel products only)\n• Safety approval\nUL recognized - 3750 V rms for 1 minute and 5000 V rms* \nfor 1 minute per UL1577\nCSA approvedIEC/EN/DIN EN 60747-5-2  approved with \nV\nIORM = 560 V peak for 06xx Option 060\nVIORM = 630 V peak for 6N137/26xx Option 060  \nVIORM = 1414 V peak for HCNW137/26X1\n• MIL-PRF-38534 hermetic version available\n(HCPL-56XX/66XX)\nApplications\n• Isolated line receiver\n• Computer-peripheral interfaces• Microprocessor system interfaces\n• Digital isolation for A/D, D/A conversion\n• Switching power supply• Instrument input/output isolation\n• Ground loop elimination\n• Pulse transformer replacement• Power transistor isolation in motor drives\n• Isolation of high speed logic systemsFunctional Diagram\n*5000 V rms/1 Minute rating is for HCNW137/26X1 and Option 020 (6N137,\nHCPL-2601/11/30/31, HCPL-4661) products only.A 0.1 µF bypass capacitor must be\nconnected between pins 5 and 8.1\n2\n3\n48\n7\n6\n5CATHODEANODE\nGNDVVCC\nO1\n2\n3\n48\n7\n6\n5 ANODE 2CATHODE 2CATHODE 1ANODE 1\nGNDVVCC\nO2VEVO16N137, HCPL-2601/2611\nHCPL-0600/0601/0611HCPL-2630/2631/4661\nHCPL-0630/0631/0661\nNC\nNC\nLED\nON\nOFFONOFFONOFFENABLE\nH\nH\nLL\nNCNCOUTPUT\nL\nHHH\nL\nHTRUTH TABLE\n(POSITIVE LOGIC)\nLED\nON\nOFFOUTPUT\nL\nHTRUTH TABLE\n(POSITIVE LOGIC)SHIELD SHIELD6N137, HCNW137, HCNW2601, HCNW2611, HCPL-0600,\nHCPL-0601, HCPL-0611, HCPL-0630, HCPL-0631, HCPL-0661,\nHCPL-2601, HCPL-2611, HCPL-2630, HCPL-2631, HCPL-4661\nHigh CMR,  High Speed TTL C ompa tible Opt oc ouplers\nData Sheet\nDescription\nThe 6N137, HCPL-26XX/06XX/4661, HCNW137/26X1\nare optically coupled gates that combine a GaAsP lightemitting diode and an integrated high gain photodetector. An enable input allows the detector to bestrobed. The output of the detector IC is an opencollector Schottky-clamped transistor. The internalshield provides a guaranteed common mode transientimmunity specification up to 15,000 V/ µs  at Vcm=1000V.\nThis unique design provides maximum ac and dc circuit\nisolation while achieving TTL compatibility. Theoptocoupler ac and dc operational parameters areguaranteed from -40 °C to +85°C allowing troublefree\nsystem performance.\n\n2The 6N137, HCPL-26XX, HCPL-\n06XX, HCPL-4661, HCNW137,and HCNW26X1 are suitable forhigh speed logic interfacing,input/output buffering, as linereceivers in environments thatconventional line receiverscannot tolerate and are recom-mended for use in extremely highground or induced noiseenvironments.\nSelection Guide\nWidebody\nMinimum CMR 8-Pin DIP (300 Mil)          Small-Outline SO-8  (400 Mil)    Hermetic\nInput Single\nOn- Single Dual Single Dual Single and Dual\ndV/dt V CM Current Output Channel Channel Channel Channel Channel Channel\n(V/µs) (V) (mA) Enable Package Package Package Package Package Packages\n1000 10 5 YES 6N137\n5,000 1,000 5 YES HCPL-0600 HCNW137\nNO HCPL-2630 HCPL-0630\n10,000 1,000 YES HCPL-2601 HCPL-0601 HCNW2601\nNO HCPL-2631 HCPL-0631\n15,000 1,000 YES HCPL-2611 HCPL-0611 HCNW2611\nNO HCPL-4661 HCPL-0661\n1,000 50 YES HCPL-2602[1]\n3, 500 300 YES HCPL-2612[1]\n1,000 50 3 YES HCPL-261A[1] HCPL-061A[1]\nNO HCPL-263A[1] HCPL-063A[1]\n1,000[2] 1,000 YES HCPL-261N[1] HCPL-061N[1]\nNO HCPL-263N[1] HCPL-063N[1]\n1,000 50 12.5 [3] HCPL-193X [1]\nHCPL-56XX[1]\nHCPL-66XX[1]\nNotes:\n1. Technical data are on separate Avago publications.\n2. 15 kV/ µs with VCM = 1 kV can be achieved using Avago application circuit.\n3. Enable is available for single channel products only, except for HCPL-193X devices.\n3Ordering Information\nSpecify Part Number followed by Option Number (if desired).\nExample:  HCPL-2611#XXXX\n020 = 5000 V rms/1 minute UL Rating Option*\n060 = IEC/EN/DIN EN 60747-5-2 V IORM = 630 Vpeak Option**\n300 = Gull Wing Surface Mount Option†500 = Tape and Reel Packaging OptionXXXE = Lead Free Option\nOption data sheets available. Contact Avago sales representative or authorized distributor for information.Remarks: The notation “#” is used for existing products, while (new) products launched since 15th July 2001\nand lead free option will use “-”\n*For 6N137, HCPL-2601/11/30/31 and HCPL-4661 (8-pin DIP products) only.\n**For HCPL-2611 only. Combination of Option 020 and Option 060 is not available.†Gull wing surface mount option applies to through hole parts only.\nSchematic\nSHIELD8\n6\n52+\n3VF\nUSE OF A 0.1 µF BYPASS CAPACITOR CONNECTED\nBETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 5).–IF ICCVCC\nVO\nGNDIO\nVEIE76N137, HCPL-2601/2611\nHCPL-0600/0601/0611\nHCNW137, HCNW2601/2611\nSHIELD8\n7+\n2VF1\n–IF1ICCVCC\nVO1IO11\nSHIELD6\n5–\n4VF2\n+\nIF2VO2\nGNDIO23HCPL-2630/2631/4661\nHCPL-0630/0631/0661No Options or 000E = Standard 8-pin DIP Package\n4Package Outline Drawings\n8-pin DIP Package** (6N137, HCPL-2601/11/30/31, HCPL-4661)\n8-pin DIP Package with Gull Wing Surface Mount Option 300\n(6N137, HCPL-2601/11/30/31, HCPL-4661)**JEDEC Registered Data (for 6N137 only).1.080 ± 0.320\n(0.043 ± 0.013)\n2.54 ± 0.25\n(0.100 ± 0.010)0.51 (0.020) MIN.\n0.65 (0.025) MAX.4.70 (0.185) MAX.\n2.92 (0.115) MIN.5° TYP.0.254+ 0.076\n- 0.051\n(0.010+ 0.003)\n- 0.002)7.62 ± 0.25\n(0.300 ± 0.010)\n6.35 ± 0.25\n(0.250 ± 0.010)9.65 ± 0.25\n(0.380 ± 0.010)\n1.78 (0.070) MAX.1.19 (0.047) MAX.A XXXXZ\nYYWWDATE CODE\nDIMENSIONS IN MILLIMETERS AND (INCHES).5678\n4321OPTION CODE*\nUL\nRECOGNITIONURTYPE NUMBER\n*MARKING CODE LETTER FOR OPTION NUMBERS\n"L" = OPTION 020"V" = OPTION 060OPTION NUMBERS 300 AND 500 NOT MARKED.\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.3.56 ± 0.13\n(0.140 ± 0.005)\n0.635 ± 0.25\n(0.025 ± 0.010)\n12° NOM.9.65 ± 0.25\n(0.380 ± 0.010)\n0.635 ± 0.130\n(0.025 ± 0.005)7.62 ± 0.25\n(0.300 ± 0.010)5678\n43219.65 ± 0.25\n(0.380 ± 0.010)\n6.350 ± 0.25\n(0.250 ± 0.010)1.016 (0.040)\n1.27 (0.050)10.9 (0.430)\n2.0 (0.080)LAND PATTERN RECOMMENDATION\n1.080 ± 0.320\n(0.043 ± 0.013)1.780\n(0.070)\nMAX. 1.19\n(0.047)\nMAX.\n2.54\n(0.100)\nBSC\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES).0.254+ 0.076\n- 0.051\n(0.010+ 0.003)\n- 0.002)\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.3.56 ± 0.13\n(0.140 ± 0.005)\n5Small-Outline SO-8 Package (HCPL-0600/01/11/30/31/61)\n8-Pin Widebody DIP Package (HCNW137, HCNW2601/11)XXX\nYWW8765\n43215.994 ± 0.203\n(0.236 ± 0.008)\n3.937 ± 0.127\n(0.155 ± 0.005)\n0.406 ± 0.076\n(0.016 ± 0.003) 1.270\n(0.050)BSC\n5.080 ± 0.127\n(0.200 ± 0.005)\n3.175 ± 0.127\n(0.125 ± 0.005)1.524\n(0.060)45° X0.432\n(0.017)\n0.228 ± 0.025\n(0.009 ± 0.001)TYPE NUMBER\n(LAST 3 DIGITS)\nDATE CODE\n0.305\n(0.012)MIN.TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH)\n5.207 ± 0.254 (0.205 ± 0.010)\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.\nNOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.0.203 ± 0.102\n(0.008 ± 0.004)7°PIN ONE\n0 ~ 7°*\n*7.49 (0.295)\n1.9 (0.075)\n0.64 (0.025)LAND PATTERN RECOMMENDATION\n5678\n432111.15 ± 0.15\n(0.442 ± 0.006)\n1.78 ± 0.15\n(0.070 ± 0.006)5.10\n(0.201)MAX.1.55\n(0.061)\nMAX.\n2.54 (0.100)\nTYP.\nDIMENSIONS IN MILLIMETERS (INCHES).\nNOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.7° TYP.\n0.254+ 0.076\n- 0.0051\n(0.010+ 0.003)\n- 0.002)11.00\n(0.433)\n9.00 ± 0.15\n(0.354 ± 0.006)MAX.\n10.16 (0.400)\nTYP.A        \nHCNWXXXX\nYYWWDATE CODETYPE NUMBER\n0.51 (0.021) MIN.\n0.40 (0.016)\n0.56 (0.022)3.10 (0.122)3.90 (0.154)\n68-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300\n(HCNW137, HCNW2601/11)\nSolder Reflow Temperature Profile\n0\nTIME (SECONDS)TEMPERATURE ( °C)200\n100\n50 150 100 200 250300\n030\nSEC.\n50 SEC.30\nSEC.160°C\n140°C150°CPEAK\nTEMP.\n245°CPEAK\nTEMP.240°C\nPEAK\nTEMP.\n230°C\nSOLDERING\nTIME\n200°C\nPREHEATING TIME\n150°C, 90 + 30 SEC.2.5°C ± 0.5°C/SEC.\n3°C + 1°C/–0.5°C\nTIGHT\nTYPICALLOOSEROOM\nTEMPERATUREPREHEATING RATE 3 °C + 1°C/–0.5°C/SEC.\nREFLOW HEATING RATE 2.5 °C ± 0.5°C/SEC.1.00 ± 0.15\n(0.039 ± 0.006)\n7° NOM.12.30 ± 0.30\n(0.484 ± 0.012)\n0.75 ± 0.25\n(0.030 ± 0.010)11.00\n(0.433)5678\n432111.15 ± 0.15\n(0.442 ± 0.006)\n9.00 ± 0.15\n(0.354 ± 0.006)\n1.3\n(0.051)13.56\n(0.534)\n2.29\n(0.09)LAND PATTERN RECOMMENDATION\n1.78 ± 0.15\n(0.070 ± 0.006)4.00\n(0.158)MAX.1.55\n(0.061)\nMAX.\n2.54\n(0.100)\nBSC\nDIMENSIONS IN MILLIMETERS (INCHES).\nLEAD COPLANARITY = 0.10 mm (0.004 INCHES).NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.0.254+ 0.076\n- 0.0051\n(0.010+ 0.003)\n- 0.002)MAX.\nNote: Non-halide flux should be used.\n7Regulatory Information\nThe 6N137, HCPL-26XX/06XX/46XX, and HCNW137/26XX havebeen approved by the followingorganizations:UL\nRecognized under UL 1577,Component Recognition Program,File E55361.\nCSA\nApproved under CSA ComponentAcceptance Notice #5, File CA88324.Recommended Pb-free IR Profile\nIEC/EN/DIN EN 60747-5-2\nApproved underIEC 60747-5-2:1997 + A1:2002EN 60747-5-2:2001 + A1:2002DIN EN 60747-5-2 (VDE 0884    Teil 2):2003-01(Option 060 and HCNW only)217 °C\nRAMP-DOWN\n6 °C/SEC. MAX.RAMP-UP\n3 °C/SEC. MAX.\n150 - 200 °C260 +0/-5 °C\nt 25 °C to PEAK60 to 150 SEC.20-40 SEC.TIME WITHIN 5 °C of ACTUAL\nPEAK TEMPERATURE\ntp\nts\nPREHEAT\n60 to 180 SEC.tLTL\nTsmax\nTsmin\n25Tp\nTIMETEMPERATURE\nNOTES:\nTHE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.\nTsmax = 200 °C,  Tsmin = 150 °C\nInsulation and Safety Related Specifications\n8-pin DIP Widebody\n (300 Mil) SO-8 (400 Mil)\nParameter  Symbol Value Value Value Units Conditions\nMinimum External L(101) 7.1 4.9 9.6 mm Measured from input terminalsAir Gap (External to output terminals, shortestClearance) distance through air.\nMinimum External L(102) 7.4 4.8 10.0 mm Measured from input terminalsTracking (External to output terminals, shortestCreepage) distance path along body.\nMinimum Internal 0.08 0.08 1.0 mm Through insulation distance,Plastic Gap conductor to conductor, usually(Internal Clearance) the direct distance between the\nphotoemitter and photodetectorinside the optocoupler cavity.\nMinimum Internal NA NA 4.0 mm Measured from input terminalsTracking (Internal to output terminals, alongCreepage) internal cavity.\nTracking Resistance CTI 200 200 200 Volts DIN IEC 112/VDE 0303 Part 1(ComparativeTracking Index)\nIsolation Group IIIa IIIa IIIa Material Group\n(DIN VDE 0110, 1/89, Table 1)\nOption 300 - surface mount classification is Class A in accordance with CECC 00802.Note: Non-halide flux should be used.\n8IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics\n(HCPL-06xx Option 060 Only)\nDescription Symbol Characteristic Units\nInstallation classification per DIN VDE 0110/1.89, Table 1\nfor rated mains voltage ≤ 150 V rms I-IV\nfor rated mains voltage ≤ 300 V rms I-III\nfor rated mains voltage ≤ 600 V rms I-III\nClimatic Classification 55/85/21\nPollution Degree (DIN VDE 0110/1.89) 2\nMaximum Working Insulation Voltage VIORM 567 V peak\nInput to Output Test Voltage, Method b*\nVIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 1063 V peak\nPartial Discharge < 5 pC\nInput to Output Test Voltage, Method a*\nVIORM x 1.5 = VPR, Type and Sample Test, VPR 851 V peak\ntm = 60 sec, Partial Discharge < 5 pC\nHighest Allowable Overvoltage\n(Transient Overvoltage, tini = 10 sec) VIOTM 6000 V peak\nSafety Limiting Values\n(Maximum values allowed in the event of a failure)\nCase Temperature TS 150 °C\nInput Current** IS,INPUT 150 mA\nOutput Power** PS,OUTPUT 600 mW\nInsulation Resistance at TS, VIO = 500 V RS ≥109 Ω\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a\ndetailed description.\nNote: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circu its in application.\n9IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics\n(HCPL-26xx; 46xx; 6N13x Option 060 Only)\nDescription Symbol Characteristic Units\nInstallation classification per DIN VDE 0110/1.89, Table 1\nfor rated mains voltage ≤ 300 V rms I-IV\nfor rated mains voltage ≤ 450 V rms I-III\nClimatic Classification 55/85/21\nPollution Degree (DIN VDE 0110/1.89) 2\nMaximum Working Insulation Voltage VIORM 630 V peak\nInput to Output Test Voltage, Method b*\nVIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 1181 V peak\nPartial Discharge < 5 pC\nInput to Output Test Voltage, Method a*\nVIORM x 1.5 = VPR, Type and sample test, VPR 945 V peak\ntm = 60 sec, Partial Discharge < 5 pC\nHighest Allowable Overvoltage*\n(Transient Overvoltage, tini = 10 sec) VIOTM 6000 V peak\nSafety Limiting Values\n(Maximum values allowed in the event of a failure,\nalso see Figure 16, Thermal Derating curve.)\nCase Temperature TS 175 °C\nInput Current IS,INPUT 230 mA\nOutput Power PS,OUTPUT 600 mW\nInsulation Resistance at TS, VIO = 500 V RS ≥109 Ω\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a\ndetailed description.\nNote: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circu its in application.\nIEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCNW137/2601/2611 Only)\nDescription Symbol Characteristic Units\nInstallation classification per DIN VDE 0110/1.89, Table 1\nfor rated mains voltage ≤600 V rms I-IV\nfor rated mains voltage ≤1000 V rms I-III\nClimatic Classification (DIN IEC 68 part 1) 55/100/21\nPollution Degree (DIN VDE 0110/1.89) 2\nMaximum Working Insulation Voltage VIORM 1414 V peak\nInput to Output Test Voltage, Method b*\nVIORM x 1.875 = VPR, 100% Production Test with tm = 1 sec, VPR 2651 V peak\nPartial Discharge < 5 pC\nInput to Output Test Voltage, Method a*\nVIORM x 1.5 = VPR, Type and sample test, VPR 2121 V peak\ntm = 60 sec, Partial Discharge < 5 pC\nHighest Allowable Overvoltage*\n(Transient Overvoltage, tini = 10 sec) VIOTM 8000 V peak\nSafety Limiting Values\n(Maximum values allowed in the event of a failure,\nalso see Figure 16, Thermal Derating curve.)\nCase Temperature TS 150 °C\nInput Current IS,INPUT 400 mA\nOutput Power PS,OUTPUT 700 mW\nInsulation Resistance at TS, VIO = 500 V RS ≥109 Ω\n*Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a\ndetailed description.\nNote: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circu its in application.\n10Absolute Maximum Ratings* (No Derating Required up to 85 °C)\nParameter Symbol Package** Min. Max. Units Note\nStorage Temperature T S -55 125 °C\nOperating Temperature† T A -40 85 °C\nAverage Forward Input Current I F Single 8-Pin DIP 20 mA 2\nSingle SO-8\nWidebody\nDual 8-Pin DIP 15 1, 3\nDual SO-8\nReverse Input Voltage V R 8-Pin DIP, SO-8 5 V 1\nWidebody 3\nInput Power Dissipation P I Widebody 40 mW\nSupply Voltage V CC 7V\n(1 Minute Maximum)\nEnable Input Voltage (Not to V E Single 8-Pin DIP V CC + 0.5 V\nExceed V CC by more than Single SO-8\n500 mV) Widebody\nEnable Input Current I E 5m A\nOutput Collector Current I O 50 mA 1\nOutput Collector Voltage V O 7V 1\nOutput Collector Power P O Single 8-Pin DIP 85 mW\nDissipation Single SO-8\nWidebody\nDual 8-Pin DIP 60 1, 4\nDual SO-8\nLead Solder Temperature T LS 8-Pin DIP 260 °C for 10 sec.,\n(Through Hole Parts Only)  1.6 mm below seating plane\nWidebody 260 °C for 10 sec.,\nup to seating plane\nSolder Reflow Temperature SO-8 and See Package OutlineProfile (Surface Mount Parts Only) Option 300 Drawings section\n*JEDEC Registered Data (for 6N137 only).\n**Ratings apply to all devices except otherwise noted in the Package column.†0°C to 70°C on JEDEC Registration.\nRecommended Operating Conditions\nParameter Symbol Min. Max. Units\nInput Current, Low Level I FL* 0 250 µA\nInput Current, High Level[1] IFH** 5 15 mA\nPower Supply Voltage V CC 4.5 5.5 V\nLow Level Enable Voltage† V EL 00 . 8 V\nHigh Level Enable Voltage† V EH 2.0 V CC V\nOperating Temperature T A -40 85 °C\nFan Out (at R L = 1 kΩ)[1] N 5 TTL Loads\nOutput Pull-up Resistor R L 330 4 k Ω\n*The off condition can also be guaranteed by ensuring that VFL ≤0.8 volts.\n**The initial switching threshold is 5 mA or less. It is recommended that 6.3 mA to 10 mA be used for best performance and to p ermit at least a 20%\nLED degradation guardband.\n†For single channel products only.\n11Electrical Specifications\nOver recommended temperature (T A = -40°C to +85°C) unless otherwise specified. All Typicals at V CC = 5 V , T A = 25°C.\nAll enable test conditions apply to single channel products only. See note 5.\nParameter Sym. Package Min. Typ. Max. Units Test Conditions Fig.  Note\nHigh Level Output I OH* All 5.5 100 µAV CC = 5.5 V , V E = 2.0 V , 1 1, 6,\nCurrent V O = 5.5 V, I F = 250 mA 19\nInput Threshold I TH Single Channel 2.0 5.0 mA V CC = 5.5 V , V E = 2.0 V , 2, 3 19\nCurrent Widebody V O = 0.6 V,\nDual Channel 2.5 I OL (Sinking) = 13 mA\nLow Level Output V OL* 8-Pin DIP 0.35 0.6 V V CC = 5.5 V , V E = 2.0 V , 2, 3, 1, 19\nVoltage SO-8 I F = 5 mA, 4, 5\nWidebody 0.4 I OL (Sinking) = 13 mA\nHigh Level Supply I CCH Single Channel 7.0 10.0* mA V E = 0.5 V    V CC = 5.5 V 7\nCurrent 6.5 V E = V CC    IF = 0 mA\nDual Channel 10 15 Both\nChannels\nLow Level Supply I CCL Single Channel 9.0 13.0* mA V E = 0.5 V    V CC = 5.5 V 8\nCurrent 8.5 V E = V CC    IF = 10 mA\nDual Channel 13 21 Both\nChannels\nHigh Level Enable I EH Single Channel -0.7 -1.6 mA V CC = 5.5 V , V E = 2.0 V\nCurrent\nLow Level Enable I EL* -0.9 -1.6 mA V CC = 5.5 V , V E = 0.5 V 9\nCurrent\nHigh Level Enable V EH 2.0 V 19\nVoltage\nLow Level Enable V EL 0.8 V\nVoltage\nInput Forward V F 8-Pin DIP 1.4 1.5 1.75* V T A = 25°C   I F = 10 mA 6, 7 1\nVoltage SO-8 1.3 1.80\nWidebody 1.25 1.64 1.85 T A = 25°C\n1.2 2.05\nInput Reverse BV R* 8-Pin DIP 5 V I R = 10 mA 1\nBreakdown SO-8Voltage Widebody 3 I\nR = 100 µA, T A = 25°C\nInput Diode DV F/ 8-Pin DIP -1.6 mV/ °C  IF = 10 mA 7 1\nTemperature ∆TA SO-8\nCoefficient Widebody -1.9\nInput Capacitance C IN 8-Pin DIP 60 pF f = 1 MHz, V F = 0 V 1\nSO-8\nWidebody 70\n*JEDEC registered data for the 6N137 . The JEDEC Registration specifies 0 °C to +70°C. HP specifies -40 °C to +85°C.\n12Switching Specifications (AC)\nOver Recommended Temperature (T A = -40°C to +85°C), V CC = 5 V, I F = 7.5 mA unless otherwise specified.\nAll Typicals at T A = 25°C, V CC = 5 V .\nParameter Sym. Package** Min. Typ. Max. Units Test Conditions Fig.  Note\nPropagation Delay t PLH 20 48 75* ns T A = 25°C   R L = 350 Ω 8, 9, 1, 10,\nTime to High 100 C L = 15 pF 10 19\nOutput Level\nPropagation Delay t PHL 25 50 75* ns T A = 25°C 1, 11,\nTime to Low 100 19Output Level\nPulse Width |t PHL - tPLH| 8-Pin DIP 3.5 35 ns 8, 9, 13, 19\nDistortion SO-8 10,\nWidebody 40 11\nPropagation Delay t PSK 40 ns 12, 13,\nSkew 19\nOutput Rise t r 24 ns 12 1, 19\nTime (10-90%)\nOutput Fall t f 10 ns 12 1, 19\nTime (90-10%)\nPropagation Delay t ELH Single Channel 30 ns R L = 350 Ω, 13, 14\nTime of Enable C L = 15 pF, 14\nfrom V EH to V EL VEL = 0 V, V EH = 3 V\nPropagation Delay t EHL Single Channel 20 ns 15\nTime of Enable\nfrom V EL to V EH\n*JEDEC registered data for the 6N137.\n**Ratings apply to all devices except otherwise noted in the Package column.\nParameter Sym. Device Min. Typ. Units  Test Conditions Fig. Note\nLogic High |CM H| 6N137 1,000 10,000 V/ µs| V CM| = 10 V V CC = 5 V, I F = 0 mA, 15 1, 16,\nCommon HCPL-2630 5,000 10,000 |V CM| = 1 kV V O(MIN)  = 2 V, 18, 19\nMode HCPL-0600/0630 R L = 350 Ω, TA = 25°C\nTransient HCNW137\nImmunity HCPL-2601/2631 10,000 15,000 |V CM| = 1 kV\nHCPL-0601/0631\nHCNW2601\nHCPL-2611/4661 15,000 25,000 |V CM| = 1 kV\nHCPL-0611/0661\nHCNW2611\nLogic Low |CM L| 6N137 1,000 10,000 V/ µs| V CM| = 10 V V CC = 5 V, I F = 7.5 mA, 15 1, 17,\nCommon HCPL-2630 5,000 10,000 |V CM| = 1 kV V O(MAX)  = 0.8 V, 18, 19\nMode HCPL-0600/0630 R L = 350 Ω, TA = 25°C\nTransient HCNW137\nImmunity HCPL-2601/2631 10,000 15,000 |V CM| = 1 kV\nHCPL-0601/0631\nHCNW2601\nHCPL-2611/4661 15,000 25,000 |V CM| = 1 kV\nHCPL-0611/0661\nHCNW2611\n13Notes:\n1. Each channel.2. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does n ot exceed 20 mA.\n3. Peaking circuits may produce transient input currents up to 50 mA, 50 ns maximum pulse width, provided average current does n ot exceed 15 mA.\n4. Derate linearly above 80 °C free-air temperature at a rate of 2.7 mW/ °C for the SOIC-8 package.\n5. Bypassing of the power supply line is required, with a 0.1 µF ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 17. Total\nlead length between both ends of the capacitor and the isolator pins should not exceed 20 mm.\n6. The JEDEC registration for the 6N137 specifies a maximum I\nOH of 250 µA. Avago guarantees a maximum IOH of 100 µA.\n7. The JEDEC registration for the 6N137 specifies a maximum ICCH of 15 mA. Avago guarantees a maximum ICCH of 10 mA.\n8. The JEDEC registration for the 6N137 specifies a maximum ICCL of 18 mA. Avago guarantees a maximum ICCL of 13 mA.\n9. The JEDEC registration for the 6N137 specifies a maximum IEL of –2.0 mA. Avago guarantees a maximum IEL of -1.6 mA.\n10. The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising e dge of the\noutput pulse.\n11. The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling e dge of the\noutput pulse.\n12. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature and specified test conditions.\n13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information.14. The t\nELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising\nedge of the output pulse.\n15. The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on t he falling\nedge of the output pulse.\n16. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state ( i.e., VO > 2.0 V).\n17. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i .e., VO < 0.8 V).\n18. For sinusoidal voltages, (|dVCM | / dt)max = πfCMVCM(p-p).\n19. No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in improved CMR\nperformance. For single channel products only.\n20. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.\n21. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V rms for one second (leakage detection\ncurrent limit, II-O ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN\n60747-5-2 Insulation Characteristics Table, if applicable.\n22. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V rms for one second (leakage detection\ncurrent limit, II-O ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN\n60747-5-2 Insulation Characteristics Table, if applicable.\n23. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together. For dual channel products  only.\n24. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel products onlyPackage Characteristics\nAll Typicals at T A = 25°C.\nParameter Sym. Package Min. Typ. Max. Units   Test Conditions Fig. Note\nInput-Output I I-O* Single 8-Pin DIP 1 µA 45% RH, t = 5 s, 20, 21\nInsulation Single SO-8 V I-O = 3 kV dc, T A = 25°C\nInput-Output V ISO 8-Pin DIP, SO-8 3750 V rms RH ≤ 50%, t = 1 min, 20, 21\nMomentary With- Widebody 5000 T A = 25°C 20, 22\nstand Voltage** OPT 020† 5000\nInput-Output R I-O 8-Pin DIP, SO-8 1012 Ω VI-O = 500 V dc 1, 20,\nResistance Widebody 1012 1013 TA = 25°C2 3\n1011 TA = 100°C\nInput-Output C I-O 8-Pin DIP, SO-8 0.6 pF f = 1 MHz, T A = 25°C 1, 20,\nCapacitance Widebody 0.5 0.6 23\nInput-Input I I-I Dual Channel 0.005 µA RH ≤ 45%, t = 5 s, 24\nInsulation V I-I = 500 V\nLeakage Current\nResistance R I-I Dual Channel 1011 Ω 24\n(Input-Input)\nCapacitance C I-I Dual 8-Pin DIP 0.03 pF f = 1 MHz 24\n(Input-Input) Dual SO-8 0.25\n*JEDEC registered data for the 6N137. The JEDEC Registration specifies 0 °C to 70°C. Avago specifies -40 °C to 85°C.\n**The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output  continuous voltage\nrating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable) , your equipment level\nsafety specification or Avago Application Note 1074 entitled “Optocoupler Input-Output Endurance Voltage.”\n†For 6N137, HCPL-2601/2611/2630/2631/4661 only.\n14IOH – HIGH LEVEL OUTPUT CURRENT – µA\n-600\nTA – TEMPERATURE – °C1001015\n-205\n20VCC = 5.5 V\nVO = 5.5 V\nVE = 2.0 V*\nIF = 250 µA\n60 -40 0 40 80* FOR SINGLE\n  CHANNEL  PRODUCTS  ONLY\nFigure 2. Typical output voltage vs. forward input current.\nFigure 3. Typical input threshold current vs. temperature.Figure 1. Typical high level output current vs.\ntemperature.16\n2345\n1234 56\nIF – FORWARD INPUT CURRENT – mA RL = 350 Ω\nRL = 1 KΩ\nRL = 4 KΩ\n00VCC = 5 V\nTA = 25 °CVO – OUTPUT VOLTAGE – V8-PIN DIP, SO-8\n16\n2345\n1234 56\nIF – FORWARD INPUT CURRENT – mA RL = 350 Ω\nRL = 1 KΩ\nRL = 4 KΩ\n00VCC = 5 V\nTA = 25 °CVO – OUTPUT VOLTAGE – VWIDEBODY\nVCC = 5.0 V\nVO = 0.6 V6\n3\n-60 -20 20 60 100\nTA – TEMPERATURE – °C2\n80 40 0 -400ITH – INPUT THRESHOLD CURRENT – mA\nRL = 350 Ω \n145\nRL = 1 KΩ\nRL = 4 KΩWIDEBODY\nVCC = 5.0 V\nVO = 0.6 V6\n3\n-60 -20 20 60 100\nTA – TEMPERATURE – °C2\n80 40 0 -400ITH – INPUT THRESHOLD CURRENT – mA\nRL = 350 Ω\n145\nRL = 1 KΩ\nRL = 4 KΩ8-PIN DIP, SO-8\n15\nIF – FORWARD CURRENT – mA\n1.20.001\nVF – FORWARD VOLTAGE – V1.01000\n1.40.01\n1.6 1.3 1.50.110100WIDEBODY\nIF\n+\n–VF\n1.7TA = 25 °CVCC = 5.0 V\nVE = 2.0 V*\nVOL = 0.6 V70\n60\n-60 -20 20 60100\nTA – TEMPERATURE – °C50\n80 40 0 -4020IOL – LOW LEVEL OUTPUT CURRENT – mA\n40IF = 10-15 mA\nIF = 5.0 mA* FOR SINGLE\n  CHANNEL  PRODUCTS ONLY0.8\n0.4\n-60 -20 20 60 100\nTA – TEMPERATURE – °C0.2\n80 40 0 -400VOL – LOW LEVEL OUTPUT VOLTAGE – V\nIO = 16 mA\n0.10.50.7\nIO = 6.4 mAWIDEBODY\nVCC = 5.5 V\nVE = 2.0 V\nIF = 5.0 mA\n0.30.6\nIO = 12.8 mA\nIO = 9.6 mA\nFigure 7. Typical temperature coefficient of forward voltage vs. input current.Figure 4. Typical low level output voltage vs. temperature. Figure 5. Typical low level output current vs.\ntemperature.\nFigure 6. Typical input diode forward characteristic.0.8\n0.4\n-60 -20 20 60 100\nTA – TEMPERATURE – °C0.2\n80 40 0 -400VOL – LOW LEVEL OUTPUT VOLTAGE – V\nIO = 16 mA\n0.10.50.7\nIO = 6.4 mA8-PIN DIP, SO-8\nVCC = 5.5 V\nVE = 2.0 V*\nIF = 5.0 mA\n0.30.6\nIO = 12.8 mA\nIO = 9.6 mA* FOR SINGLE\n  CHANNEL  PRODUCTS ONLYIF – FORWARD CURRENT – mA\n1.10.001\nVF – FORWARD VOLTAGE – V1.01000\n1.30.01\n1.5 1.2 1.40.1TA = 25 °C\n101008-PIN DIP, SO-8\nIF\n+\n–VF\n1.6dVF/dT – FORWARD VOLTAGE \nTEMPERATURE COEFFICIENT – mV/°C\n0.1 1 10 100\nIF – PULSE INPUT CURRENT – mA-1.4-2.2\n-2.0-1.8\n-1.6\n-1.2-2.48-PIN DIP, SO-8\ndVF/dT – FORWARD VOLTAGE \nTEMPERATURE COEFFICIENT – mV/°C\n0.1 1 10 100\nIF – PULSE INPUT CURRENT – mA-1.9-2.2\n-2.1\n-2.0\n-1.8-2.3WIDEBODY\n16VCC = 5.0 V\nIF = 7.5 mA40\n30\n-20 20 60 100\nTA – TEMPERATURE – °C20\n80 40 0 -40PWD – PULSE WIDTH DISTORTION – ns\n10RL = 350 Ω \nRL = 1 kΩRL = 4 kΩ\n0\n-60-10Figure 8. Test circuit for tPHL and tPLH.\nFigure 9. Typical propagation delay vs.\ntemperature.Figure 10. Typical propagation delay vs. pulse\ninput current.\nFigure 11. Typical pulse width distortion vs.\ntemperature.Figure 12. Typical rise and fall time vs.\ntemperature.VCC = 5.0 V\nTA = 25°C105\n90\n59 1 3\nIF – PULSE INPUT CURRENT – mA75\n15 11 730tP – PROPAGATION DELAY – ns\n60\n45tPLH , RL = 4 KΩ\ntPLH , RL = 1 KΩtPLH , RL = 350 Ω \ntPHL , RL = 350 Ω\n1 KΩ\n4 KΩOUTPUT V    \nMONITORING NODEO+5 V\n7\n568\n2\n3\n41 PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nfIF\nLR\nRMCCV\n0.1µF\nBYPASS\n*CL\nGNDINPUT\nMONITORING\nNODErSINGLE CHANNEL\nOUTPUT V    \nMONITORING NODEO+5 V\n7\n568\n2\n3\n41PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nf\nIF\nLR\nRMCCV\n0.1µF\nBYPASS\nCL*\nGNDINPUT\nMONITORING\nNODEr\nDUAL CHANNEL\n1.5 VtPHL tPLHIFINPUT\nOVOUTPUTI    = 7.50 mA F\nI    = 3.75 mAF*CL IS APPROXIMATELY 15 pF WHICH INCLUDES \n       PROBE AND STRAY WIRING CAPACITANCE.\nVCC = 5.0 V\nIF = 7.5 mA100\n80\n-60 -20 20 60100\nTA – TEMPERATURE – °C60\n80 400 -400tP – PROPAGATION DELAY – ns\n40\n20tPLH , RL = 4 KΩ\ntPLH , RL = 1 KΩ\ntPLH , RL = 350 Ω tPHL , RL = 350 Ω\n1 KΩ\n4 KΩ\ntr, tf  – RISE, FALL TIME – ns\n-600\nTA – TEMPERATURE – °C100300\n-2040\n20 60 -40 0 40 8060290\n20VCC = 5.0 V\nIF = 7.5 mA\nRL = 4 kΩ\nRL = 1 kΩ\nRL = 350 Ω, 1 kΩ, 4 kΩtRISE\ntFALL\nRL = 350 Ω\n17OUTPUT V    \nMONITORING NODEO\n1.5 VtEHL tELHVEINPUT\nOVOUTPUT3.0 V\n1.5 V+5 V\n7\n568\n2\n3\n41PULSE GEN.\nZ    = 50 Ω\nt   = t   = 5 nsO \nf\nIFLRCCV\n0.1 µF\nBYPASS\n*CL\n*C    IS APPROXIMATELY 15 pF WHICH INCLUDES \n        PROBE AND STRAY WIRING CAPACITANCE.LGNDr\n7.5 mAINPUT  V E\nMONITORING NODE\nFigure 13. Test circuit for tEHL and tELH.\nFigure 14. Typical enable propagation delay\nvs. temperature.\nFigure 15. Test circuit for common mode transient immunity and typical waveforms.VO0.5 VOV    (MIN.)5 V0 VSWITCH AT A:  I   = 0 mA F\nSWITCH AT B:  I   = 7.5 mA FCMV\nHCM\nCMLOV    (MAX.)CMV      (PEAK)\nVOtE – ENABLE PROPAGATION DELAY – ns\n-600\nTA – TEMPERATURE – °C10090120\n-2030\n20 60 -40 0 40 8060VCC = 5.0 V\nVEH = 3.0 V\nVEL = 0 V\nIF = 7.5 mA\ntELH, RL = 4 kΩ\ntELH, RL = 1 kΩ\ntEHL, RL = 350 Ω, 1 kΩ, 4 kΩtELH, RL = 350 Ω\n+5 V\n7\n568\n2\n3\n41 CCV\n0.1 µF\nBYPASS\nGNDOUTPUT V    \nMONITORING NODEO\nPULSE\nGENERATOR\nZ    = 50 ΩO+IF\nB\nA\nVFF\nCMV\n–RLSINGLE CHANNEL\n+5 V\n7\n568\n2\n3\n41 CCV\n0.1 µF\nBYPASS\nGNDOUTPUT V    \nMONITORING NODEO\nPULSE\nGENERATOR\nZ    = 50 ΩO+IF\nB\nA\nVFF\nCMV\n–RLDUAL CHANNEL\n18Figure 16. Thermal derating curve, dependence of safety limiting value with case temperature per\nIEC/EN/DIN EN 60747-5-2.\nFigure 17. Recommended printed circuit board layout.\nOUTPUT POWER – PS, INPUT CURRENT – IS\n00\nTS – CASE TEMPERATURE – °C175 50400\n125 25 75 100 150600800\n200\n100300500700PS (mW)\nIS (mA)HCNWXXXX\nGND BUS (BACK)\nVCC BUS (FRONT)\nENABLE\n0.1µF\n10 mm MAX.\n(SEE NOTE 5)OUTPUTNC\nNC\nSINGLE CHANNEL\nDEVICE ILLUSTRATED.OUTPUT POWER – PS, INPUT CURRENT – IS\n00\nTS – CASE TEMPERATURE – °C200 50400\n125 25 75 100 150600800\n200\n100300500700PS (mW)\nIS (mA)HCPL-2611 OPTION 060\n175\n19VCC15 V\nGND 1D1*\nSHIELDDUAL CHANNEL DEVICE\nCHANNEL 1 SHOWN\n8\n7\n5390 Ω\n0.1 µF\nBYPASS1\n2+\n–5 V\nGND 2VCC2\n2470 Ω\n1IF\nVF*DIODE D1 (1N916 OR EQUIVALENT) IS NOT REQUIRED FOR UNITS WITH OPEN COLLECTOR OUTPUT.VCC15 V\nGND 1D1*IF\nVF\nSHIELDSINGLE CHANNEL DEVICE\n8\n6\n5390 Ω\n0.1 µF\nBYPASS2\n3+\n–5 V\nGND 2VCC2\n2470 Ω\n17VE\nFigure 18. Recommended TTL/LSTTL to TTL/LSTTL interface circuit.\nPropagation Delay, Pulse-Width\nDistortion and Propagation Delay Skew\nPropagation delay is a figure of\nmerit which describes how quicklya logic signal propagates through asystem. The propagation delayfrom low to high (t\nPLH) is the\namount of time required for aninput signal to propagate to theoutput, causing the output tochange from low to high. Similarly,the propagation delay from high tolow (t\nPHL) is the amount of time\nrequired for the input signal topropagate to the output causingthe output to change from high tolow (see Figure 8).\nPulse-width distortion (PWD)\nresults when t\nPLH and t PHL differ in\nvalue. PWD is defined as thedifference between t\nPLH and t PHL\nand often determines themaximum data rate capability of atransmission system. PWD can beexpressed in percent by dividingthe PWD (in ns) by the minimumpulse width (in ns) beingtransmitted. Typically, PWD on theorder of 20-30% of the minimumpulse width is tolerable; the exactfigure depends on the particularapplication (RS232, RS422, T-l,etc.).\nPropagation delay skew, t\nPSK, is an\nimportant parameter to considerin parallel data applications wheresynchronization of signals onparallel data lines is a concern. Ifthe parallel data is being sent\nthrough a group of optocouplers,differences in propagation delayswill cause the data to arrive at theoutputs of the optocouplers atdifferent times. If this differencein propagation delays is largeenough, it will determine themaximum rate at which paralleldata can be sent through theoptocouplers.\nPropagation delay skew is defined\nas the difference between theminimum and maximumpropagation delays, either t\nPLH or\ntPHL, for any given group of\noptocouplers which are operatingunder the same conditions (i.e.,the same drive current, supplyvoltage, output load, andoperating temperature). Asillustrated in Figure 19, if theinputs of a group of optocouplersare switched either ON or OFF atthe same time, t\nPSK is the\ndifference between the shortestpropagation delay, either t\nPLH or\ntPHL, and the longest propagation\ndelay, either t PLH or t PHL.\nAs mentioned earlier, t PSK can\ndetermine the maximum paralleldata transmission rate. Figure 20is the timing diagram of a typicalparallel data application withboth the clock and the data linesbeing sent through optocouplers.The figure shows data and clocksignals at the inputs and outputsof the optocouplers. To obtain the\nmaximum data transmission rate,both edges of the clock signal arebeing used to clock the data; ifonly one edge were used, theclock signal would need to betwice as fast.\nPropagation delay skew repre-\nsents the uncertainty of where anedge might be after being sentthrough an optocoupler. Figure 20shows that there will beuncertainty in both the data andthe clock lines. It is important thatthese two areas of uncertainty notoverlap, otherwise the clocksignal might arrive before all ofthe data outputs have settled, orsome of the data outputs maystart to change before the clocksignal has arrived. From theseconsiderations, the absoluteminimum pulse width that can besent through optocouplers in aparallel application is twice t\nPSK.\nA cautious design should use aslightly longer pulse width toensure that any additionaluncertainty in the rest of thecircuit does not cause a problem.\nThe t\nPSK specified  optocouplers\noffer the advantages ofguaranteed specifications forpropagation delays, pulsewidthdistortion and propagation delayskew over the recommendedtemperature, input current, andpower supply ranges.\nFigure 19. Illustration of propagation delay skew - t PSK. Figure 20. Parallel data transmission example.50%\n1.5 VIF\nVO\n50% IF\nVO\ntPSK1.5 VDATA\ntPSKINPUTS\nCLOCK\nDATA\nOUTPUTS\nCLOCK\ntPSK\nFor product information and a complete list of distributors, please go to our website:         www.avagotech.com\nAvago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries .\nData subject to change. Copyright © 2007 Avago Technologies Limited. All rights reserved. Obsoletes AV01-0559EN\nAV02-0170EN   March 9, 2007\n'}]
!==============================================================================!
### Component Summary: HCPL-0631-500E

#### Key Specifications:
- **Voltage Ratings:**
  - Maximum Supply Voltage (V_CC): 7V
  - Maximum Output Collector Voltage (V_O): 7V
  - Maximum Working Insulation Voltage (V_IORM): 630V peak (Option 060)
  
- **Current Ratings:**
  - Maximum Input Forward Current (I_F): 20 mA (Single Channel)
  - Maximum Output Collector Current (I_O): 50 mA
  - Enable Input Current (I_E): 5 mA

- **Power Consumption:**
  - Maximum Supply Current (I_CCH): 10 mA (Single Channel)
  - Maximum Output Power Dissipation (P_O): 85 mW (Single Channel)

- **Operating Temperature Range:**
  - Storage Temperature (T_S): -55°C to +125°C
  - Operating Temperature (T_A): -40°C to +85°C

- **Package Type:**
  - Available in 8-Pin DIP, SOIC-8, and Widebody packages.

- **Special Features:**
  - High-speed operation with a typical data rate of 10 MBd.
  - Common Mode Rejection (CMR): 15 kV/µs minimum at V_CM = 1 kV.
  - Strobable output for single-channel products.
  - UL recognized with a safety rating of 3750 V rms for 1 minute and 5000 V rms for 1 minute (specific options).
  - MIL-PRF-38534 hermetic version available.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

#### Description:
The HCPL-0631 is an optically coupled isolator (optocoupler) that integrates a GaAsP light-emitting diode and a high-gain photodetector. It is designed to provide electrical isolation between input and output while allowing for high-speed data transmission. The device features an open-collector Schottky-clamped transistor output, which is TTL compatible, making it suitable for interfacing with digital logic circuits.

#### Typical Applications:
- **Isolated Line Receiver:** Used in communication systems to isolate different parts of the circuit.
- **Computer-Peripheral Interfaces:** Facilitates communication between computers and peripheral devices while maintaining isolation.
- **Microprocessor System Interfaces:** Provides isolation in microprocessor-based systems to protect sensitive components.
- **Digital Isolation for A/D, D/A Conversion:** Ensures safe data conversion processes in mixed-signal applications.
- **Switching Power Supplies:** Used for feedback and control in power supply circuits.
- **Instrument Input/Output Isolation:** Protects measurement instruments from high voltages or noise.
- **Ground Loop Elimination:** Prevents ground loops in audio and data systems.
- **Pulse Transformer Replacement:** Acts as a modern alternative to traditional pulse transformers in signal transmission.
- **Power Transistor Isolation in Motor Drives:** Isolates control signals from high-power motor drive circuits.

This component is ideal for applications requiring high-speed data transfer with robust electrical isolation, making it a versatile choice in various electronic systems.