

Implementation tool: Xilinx Vivado v.2019.1
Project:             VIP
Solution:            VIP
Device target:       xc7k325t-ffg900-2
Report date:         Sat Nov 06 09:51:40 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:          312
LUT:            731
FF:            1047
DSP:              0
BRAM:             3
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.243
CP achieved post-implementation:    3.838
Timing met
