0.7
2020.2
Nov  8 2024
22:36:55
/home/psh/work/project_9/project_9.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/psh/work/project_9/project_9.srcs/sim_1/new/tb_dht11_cntr.v,1755493995,verilog,,,,tb_dht11_cntr,,,,,,,,
/home/psh/work/project_9/project_9.srcs/sources_1/new/clock_library.v,1755485438,verilog,,/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v,,clock_div_100,,,,,,,,
/home/psh/work/project_9/project_9.srcs/sources_1/new/controller.v,1755494995,verilog,,/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v,,btn_cntr;debounce;dht11_cntr;fnd_cntr,,,,,,,,
/home/psh/work/project_9/project_9.srcs/sources_1/new/exam02_sequential_logic2.v,1755485311,verilog,,/home/psh/work/project_9/project_9.srcs/sim_1/new/tb_dht11_cntr.v,,D_flip_flop_n;D_flip_flop_p;T_flip_flop_n;T_flip_flop_p;down_counter_asyc;down_counter_p;edge_detector_n;edge_detector_p;edge_detector_pos;ring_counter;ring_counter_led;ring_counter_p;ring_counter_shift;up_counter_asyc;up_counter_n;up_counter_p,,,,,,,,
