; ModuleID = '<stdin>'
source_filename = "<stdin>"
target triple = "x86_64-unknown-linux-gnu"

define void @mainTest(i32 %param, i32* %vals, i32 %len) #0 {
bci_15.preheader:
  %0 = insertelement <2 x i32> <i32 31, i32 undef>, i32 %param, i32 1
  br label %bci_15

bci_15:                                           ; preds = %bci_15, %bci_15.preheader
  %1 = phi <2 x i32> [ %7, %bci_15 ], [ %0, %bci_15.preheader ]
  %shuffle = shufflevector <2 x i32> %1, <2 x i32> undef, <16 x i32> <i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 1>
  %2 = extractelement <16 x i32> %shuffle, i32 0
  %3 = extractelement <16 x i32> %shuffle, i32 15
  store atomic i32 %3, i32* %vals unordered, align 4
  %4 = add <16 x i32> <i32 15, i32 14, i32 13, i32 12, i32 11, i32 10, i32 9, i32 8, i32 7, i32 6, i32 5, i32 4, i32 3, i32 2, i32 1, i32 -1>, %shuffle
  %v14 = and i32 %2, undef
  %v16 = and i32 undef, %v14
  %v18 = and i32 undef, %v16
  %v20 = and i32 undef, %v18
  %v22 = and i32 undef, %v20
  %v24 = and i32 undef, %v22
  %v26 = and i32 undef, %v24
  %v28 = and i32 undef, %v26
  %v30 = and i32 undef, %v28
  %v32 = and i32 undef, %v30
  %v34 = and i32 undef, %v32
  %v36 = and i32 undef, %v34
  %v38 = and i32 undef, %v36
  %v40 = and i32 undef, %v38
  %v42 = and i32 undef, %v40
  %rdx.shuf = shufflevector <16 x i32> %4, <16 x i32> undef, <16 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx = and <16 x i32> %4, %rdx.shuf
  %rdx.shuf1 = shufflevector <16 x i32> %bin.rdx, <16 x i32> undef, <16 x i32> <i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx2 = and <16 x i32> %bin.rdx, %rdx.shuf1
  %rdx.shuf3 = shufflevector <16 x i32> %bin.rdx2, <16 x i32> undef, <16 x i32> <i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx4 = and <16 x i32> %bin.rdx2, %rdx.shuf3
  %rdx.shuf5 = shufflevector <16 x i32> %bin.rdx4, <16 x i32> undef, <16 x i32> <i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx6 = and <16 x i32> %bin.rdx4, %rdx.shuf5
  %5 = extractelement <16 x i32> %bin.rdx6, i32 0
  %op.extra = and i32 %5, %2
  %v43 = and i32 undef, %v42
  %v44 = add i32 %2, 16
  %6 = insertelement <2 x i32> undef, i32 %v44, i32 0
  %7 = insertelement <2 x i32> %6, i32 %op.extra, i32 1
  br i1 true, label %bci_15, label %loopexit

loopexit:                                         ; preds = %bci_15
  ret void
}

attributes #0 = { "target-cpu"="skylake" }
