============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 30 2024  06:07:55 pm
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-11327 ps) Setup Check with Pin U4/alu_result_reg[28]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[1]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/alu_result_reg[28]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   10200          200     
                                              
             Setup:-    1274                  
       Uncertainty:-     300                  
     Required Time:=    8626                  
      Launch Clock:-     200                  
         Data Path:-   19753                  
             Slack:=  -11327                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[1]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[1]/Q  -       CK->Q F     DFFX1          1  35.7   571  2626    2826    (-,-) 
  U4/g440421/Y                      -       A->Y  R     INVX1          2 133.6   503  1008    3834    (-,-) 
  U4/g440420/Y                      -       A->Y  F     INVX3          2 129.2   191   360    4194    (-,-) 
  U4/g441776/Y                      -       A->Y  R     NAND2X2        1  76.7   197   429    4623    (-,-) 
  U4/fopt444625/Y                   -       A->Y  F     INVX3          4 240.0   207   396    5019    (-,-) 
  U4/fopt441777/Y                   -       A->Y  R     INVX2          2 161.9   302   562    5582    (-,-) 
  U4/g424594/Y                      -       B->Y  F     NOR2X3         2 109.0   166   336    5917    (-,-) 
  U4/g441222/Y                      -       A->Y  R     NAND2X2        1  76.7   195   413    6330    (-,-) 
  U4/fopt75/Y                       -       A->Y  F     INVX3          6 266.2   228   419    6750    (-,-) 
  U4/g427753/Y                      -       A->Y  R     NAND2X2        1  35.8   135   371    7120    (-,-) 
  U4/g440881/Y                      -       B->Y  F     NAND3X1        1  55.8   502   713    7834    (-,-) 
  U4/g440880/Y                      -       B->Y  R     NOR2X2         1  55.5   284   679    8513    (-,-) 
  U4/g427763/Y                      -       A->Y  F     NAND2X2        1  79.0   230   418    8931    (-,-) 
  U4/g422175/Y                      -       B->Y  R     NOR2X3         1  82.2   267   485    9416    (-,-) 
  U4/g422173/Y                      -       B->Y  F     NAND2X3        2 108.8   212   402    9818    (-,-) 
  U4/fopt442005/Y                   -       A->Y  R     INVX3          3 230.1   286   565   10383    (-,-) 
  U4/fopt428626/Y                   -       A->Y  F     INVX3          7 419.5   365   604   10987    (-,-) 
  U4/fopt82/Y                       -       A->Y  R     INVX3          2 124.9   186   520   11508    (-,-) 
  U4/g427322/Y                      -       A->Y  R     XOR2X1         1  35.8   443   874   12382    (-,-) 
  U4/g444684/Y                      -       B->Y  F     NAND3X1        1  55.8   510   766   13148    (-,-) 
  U4/g444682/Y                      -       B->Y  R     NOR2X2         1  55.5   286   684   13832    (-,-) 
  U4/g441868/Y                      -       A->Y  F     NAND2X2        1  79.0   230   418   14250    (-,-) 
  U4/g20/Y                          -       B->Y  R     NOR2X3         2 158.4   434   683   14933    (-,-) 
  U4/g448679/Y                      -       A->Y  F     NAND2X3        3 146.0   283   489   15422    (-,-) 
  U4/g448682/Y                      -       B->Y  R     NOR2X2         2 117.3   489   780   16202    (-,-) 
  U4/g448683/Y                      -       A->Y  F     NAND2X3        1 110.1   245   427   16629    (-,-) 
  U4/g428121/Y                      -       A->Y  R     INVX4          6 318.0   295   593   17223    (-,-) 
  U4/g400638/Y                      -       A->Y  F     NAND2X1        1  55.7   328   518   17740    (-,-) 
  U4/g425676/Y                      -       B->Y  R     NAND2X2        2  69.8   185   493   18233    (-,-) 
  U4/g425025/Y                      -       A->Y  F     AOI21X1        1  54.5   336   544   18777    (-,-) 
  U4/g428276/Y                      -       A->Y  R     NAND2X2        1  55.3   180   481   19258    (-,-) 
  U4/g428275/Y                      -       A->Y  F     NOR2X2         1  36.3   157   272   19530    (-,-) 
  U4/g428271/Y                      -       C->Y  R     NAND3X1        1  33.0   242   423   19953    (-,-) 
  U4/alu_result_reg[28]/D           <<<     -     R     DFFX1          1     -     -     0   19953    (-,-) 
#-----------------------------------------------------------------------------------------------------------

