   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cpu_c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	CPU_BitBandClr
  20              		.thumb
  21              		.thumb_func
  23              	CPU_BitBandClr:
  24              	.LFB0:
  25              		.file 1 "Libraries/uC-CPU/cpu_c.c"
   1:Libraries/uC-CPU/cpu_c.c **** /*
   2:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
   3:Libraries/uC-CPU/cpu_c.c **** *                                                uC/CPU
   4:Libraries/uC-CPU/cpu_c.c **** *                                    CPU CONFIGURATION & PORT LAYER
   5:Libraries/uC-CPU/cpu_c.c **** *
   6:Libraries/uC-CPU/cpu_c.c **** *                          (c) Copyright 2004-2011; Micrium, Inc.; Weston, FL
   7:Libraries/uC-CPU/cpu_c.c **** *
   8:Libraries/uC-CPU/cpu_c.c **** *               All rights reserved.  Protected by international copyright laws.
   9:Libraries/uC-CPU/cpu_c.c **** *
  10:Libraries/uC-CPU/cpu_c.c **** *               uC/CPU is provided in source form to registered licensees ONLY.  It is 
  11:Libraries/uC-CPU/cpu_c.c **** *               illegal to distribute this source code to any third party unless you receive 
  12:Libraries/uC-CPU/cpu_c.c **** *               written permission by an authorized Micrium representative.  Knowledge of 
  13:Libraries/uC-CPU/cpu_c.c **** *               the source code may NOT be used to develop a similar product.
  14:Libraries/uC-CPU/cpu_c.c **** *
  15:Libraries/uC-CPU/cpu_c.c **** *               Please help us continue to provide the Embedded community with the finest 
  16:Libraries/uC-CPU/cpu_c.c **** *               software available.  Your honesty is greatly appreciated.
  17:Libraries/uC-CPU/cpu_c.c **** *
  18:Libraries/uC-CPU/cpu_c.c **** *               You can contact us at www.micrium.com.
  19:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  20:Libraries/uC-CPU/cpu_c.c **** */
  21:Libraries/uC-CPU/cpu_c.c **** 
  22:Libraries/uC-CPU/cpu_c.c **** /*
  23:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  24:Libraries/uC-CPU/cpu_c.c **** *
  25:Libraries/uC-CPU/cpu_c.c **** *                                            CPU PORT FILE
  26:Libraries/uC-CPU/cpu_c.c **** *
  27:Libraries/uC-CPU/cpu_c.c **** *                                            ARM-Cortex-M3
  28:Libraries/uC-CPU/cpu_c.c **** *                                      RealView Development Suite
  29:Libraries/uC-CPU/cpu_c.c **** *                            RealView Microcontroller Development Kit (MDK)
  30:Libraries/uC-CPU/cpu_c.c **** *                                       ARM Developer Suite (ADS)
  31:Libraries/uC-CPU/cpu_c.c **** *                                            Keil uVision
  32:Libraries/uC-CPU/cpu_c.c **** *
  33:Libraries/uC-CPU/cpu_c.c **** * Filename      : cpu_c.c
  34:Libraries/uC-CPU/cpu_c.c **** * Version       : V1.28.00.00
  35:Libraries/uC-CPU/cpu_c.c **** * Programmer(s) : JJL
  36:Libraries/uC-CPU/cpu_c.c **** *                 BAN
  37:Libraries/uC-CPU/cpu_c.c **** *                 FT
  38:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  39:Libraries/uC-CPU/cpu_c.c **** */
  40:Libraries/uC-CPU/cpu_c.c **** 
  41:Libraries/uC-CPU/cpu_c.c **** 
  42:Libraries/uC-CPU/cpu_c.c **** /*
  43:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  44:Libraries/uC-CPU/cpu_c.c **** *                                            INCLUDE FILES
  45:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  46:Libraries/uC-CPU/cpu_c.c **** */
  47:Libraries/uC-CPU/cpu_c.c **** 
  48:Libraries/uC-CPU/cpu_c.c **** #include  <cpu.h>
  49:Libraries/uC-CPU/cpu_c.c **** #include  <cpu_core.h>
  50:Libraries/uC-CPU/cpu_c.c **** 
  51:Libraries/uC-CPU/cpu_c.c **** #include  <lib_def.h>
  52:Libraries/uC-CPU/cpu_c.c **** 
  53:Libraries/uC-CPU/cpu_c.c **** 
  54:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
  55:Libraries/uC-CPU/cpu_c.c **** /*
  56:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  57:Libraries/uC-CPU/cpu_c.c **** *                                            LOCAL DEFINES
  58:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  59:Libraries/uC-CPU/cpu_c.c **** */
  60:Libraries/uC-CPU/cpu_c.c **** 
  61:Libraries/uC-CPU/cpu_c.c **** #define  CPU_INT_SRC_POS_MAX                  ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 16)
  62:Libraries/uC-CPU/cpu_c.c **** 
  63:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_LO                 0x20000000
  64:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_HI                 0x200FFFFF
  65:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_BASE                   0x22000000
  66:Libraries/uC-CPU/cpu_c.c **** 
  67:Libraries/uC-CPU/cpu_c.c **** 
  68:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_LO               0x40000000
  69:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_HI               0x400FFFFF
  70:Libraries/uC-CPU/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_BASE                 0x42000000
  71:Libraries/uC-CPU/cpu_c.c **** 
  72:Libraries/uC-CPU/cpu_c.c **** 
  73:Libraries/uC-CPU/cpu_c.c **** /*
  74:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  75:Libraries/uC-CPU/cpu_c.c **** *                                           LOCAL CONSTANTS
  76:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  77:Libraries/uC-CPU/cpu_c.c **** */
  78:Libraries/uC-CPU/cpu_c.c **** 
  79:Libraries/uC-CPU/cpu_c.c **** 
  80:Libraries/uC-CPU/cpu_c.c **** /*
  81:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  82:Libraries/uC-CPU/cpu_c.c **** *                                          LOCAL DATA TYPES
  83:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  84:Libraries/uC-CPU/cpu_c.c **** */
  85:Libraries/uC-CPU/cpu_c.c **** 
  86:Libraries/uC-CPU/cpu_c.c **** 
  87:Libraries/uC-CPU/cpu_c.c **** /*
  88:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  89:Libraries/uC-CPU/cpu_c.c **** *                                            LOCAL TABLES
  90:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  91:Libraries/uC-CPU/cpu_c.c **** */
  92:Libraries/uC-CPU/cpu_c.c **** 
  93:Libraries/uC-CPU/cpu_c.c **** 
  94:Libraries/uC-CPU/cpu_c.c **** /*
  95:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  96:Libraries/uC-CPU/cpu_c.c **** *                                       LOCAL GLOBAL VARIABLES
  97:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
  98:Libraries/uC-CPU/cpu_c.c **** */
  99:Libraries/uC-CPU/cpu_c.c **** 
 100:Libraries/uC-CPU/cpu_c.c **** 
 101:Libraries/uC-CPU/cpu_c.c **** /*
 102:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 103:Libraries/uC-CPU/cpu_c.c **** *                                      LOCAL FUNCTION PROTOTYPES
 104:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 105:Libraries/uC-CPU/cpu_c.c **** */
 106:Libraries/uC-CPU/cpu_c.c **** 
 107:Libraries/uC-CPU/cpu_c.c **** 
 108:Libraries/uC-CPU/cpu_c.c **** /*
 109:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 110:Libraries/uC-CPU/cpu_c.c **** *                                     LOCAL CONFIGURATION ERRORS
 111:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 112:Libraries/uC-CPU/cpu_c.c **** */
 113:Libraries/uC-CPU/cpu_c.c **** 
 114:Libraries/uC-CPU/cpu_c.c **** 
 115:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 116:Libraries/uC-CPU/cpu_c.c **** /*
 117:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 118:Libraries/uC-CPU/cpu_c.c **** *                                          CPU_BitBandClr()
 119:Libraries/uC-CPU/cpu_c.c **** *
 120:Libraries/uC-CPU/cpu_c.c **** * Description : Clear bit in bit-band region.
 121:Libraries/uC-CPU/cpu_c.c **** *
 122:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 123:Libraries/uC-CPU/cpu_c.c **** *
 124:Libraries/uC-CPU/cpu_c.c **** *               bit_nbr         Bit number in byte.
 125:Libraries/uC-CPU/cpu_c.c **** *
 126:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 127:Libraries/uC-CPU/cpu_c.c **** *
 128:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 129:Libraries/uC-CPU/cpu_c.c **** *
 130:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : none.
 131:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 132:Libraries/uC-CPU/cpu_c.c **** */
 133:Libraries/uC-CPU/cpu_c.c **** 
 134:Libraries/uC-CPU/cpu_c.c **** void  CPU_BitBandClr (CPU_ADDR    addr,
 135:Libraries/uC-CPU/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 136:Libraries/uC-CPU/cpu_c.c **** {
  26              		.loc 1 136 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
  42 0008 0B46     		mov	r3, r1
  43 000a FB70     		strb	r3, [r7, #3]
 137:Libraries/uC-CPU/cpu_c.c ****     CPU_ADDR  bit_word_off;
 138:Libraries/uC-CPU/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 139:Libraries/uC-CPU/cpu_c.c **** 
 140:Libraries/uC-CPU/cpu_c.c **** 
 141:Libraries/uC-CPU/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
  44              		.loc 1 141 0
  45 000c 7A68     		ldr	r2, [r7, #4]
  46 000e 6FF06043 		mvn	r3, #-536870912
  47 0012 9A42     		cmp	r2, r3
  48 0014 17D9     		bls	.L2
  49              		.loc 1 141 0 is_stmt 0 discriminator 1
  50 0016 7A68     		ldr	r2, [r7, #4]
  51 0018 4FF6FF73 		movw	r3, #65535
  52 001c C2F20F03 		movt	r3, 8207
  53 0020 9A42     		cmp	r2, r3
  54 0022 10D8     		bhi	.L2
 142:Libraries/uC-CPU/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 143:Libraries/uC-CPU/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
  55              		.loc 1 143 0 is_stmt 1
  56 0024 7B68     		ldr	r3, [r7, #4]
  57 0026 4FEAC302 		lsl	r2, r3, #3
  58 002a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
  59 002c D318     		adds	r3, r2, r3
  60 002e 4FEA8303 		lsl	r3, r3, #2
  61 0032 FB60     		str	r3, [r7, #12]
 144:Libraries/uC-CPU/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
  62              		.loc 1 144 0
  63 0034 FB68     		ldr	r3, [r7, #12]
  64 0036 03F10853 		add	r3, r3, #570425344
  65 003a BB60     		str	r3, [r7, #8]
 145:Libraries/uC-CPU/cpu_c.c **** 
 146:Libraries/uC-CPU/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  66              		.loc 1 146 0
  67 003c BB68     		ldr	r3, [r7, #8]
  68 003e 4FF00002 		mov	r2, #0
  69 0042 1A60     		str	r2, [r3, #0]
  70 0044 1BE0     		b	.L1
  71              	.L2:
 147:Libraries/uC-CPU/cpu_c.c **** 
 148:Libraries/uC-CPU/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
  72              		.loc 1 148 0
  73 0046 7A68     		ldr	r2, [r7, #4]
  74 0048 6FF04043 		mvn	r3, #-1073741824
  75 004c 9A42     		cmp	r2, r3
  76 004e 16D9     		bls	.L1
  77              		.loc 1 148 0 is_stmt 0 discriminator 1
  78 0050 7A68     		ldr	r2, [r7, #4]
  79 0052 4FF6FF73 		movw	r3, #65535
  80 0056 C4F20F03 		movt	r3, 16399
  81 005a 9A42     		cmp	r2, r3
  82 005c 0FD8     		bhi	.L1
 149:Libraries/uC-CPU/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 150:Libraries/uC-CPU/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
  83              		.loc 1 150 0 is_stmt 1
  84 005e 7B68     		ldr	r3, [r7, #4]
  85 0060 4FEAC302 		lsl	r2, r3, #3
  86 0064 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
  87 0066 D318     		adds	r3, r2, r3
  88 0068 4FEA8303 		lsl	r3, r3, #2
  89 006c FB60     		str	r3, [r7, #12]
 151:Libraries/uC-CPU/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
  90              		.loc 1 151 0
  91 006e FB68     		ldr	r3, [r7, #12]
  92 0070 03F18443 		add	r3, r3, #1107296256
  93 0074 BB60     		str	r3, [r7, #8]
 152:Libraries/uC-CPU/cpu_c.c **** 
 153:Libraries/uC-CPU/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  94              		.loc 1 153 0
  95 0076 BB68     		ldr	r3, [r7, #8]
  96 0078 4FF00002 		mov	r2, #0
  97 007c 1A60     		str	r2, [r3, #0]
  98              	.L1:
 154:Libraries/uC-CPU/cpu_c.c ****     }
 155:Libraries/uC-CPU/cpu_c.c **** }
  99              		.loc 1 155 0
 100 007e 07F11407 		add	r7, r7, #20
 101 0082 BD46     		mov	sp, r7
 102 0084 80BC     		pop	{r7}
 103 0086 7047     		bx	lr
 104              		.cfi_endproc
 105              	.LFE0:
 107              		.align	2
 108              		.global	CPU_BitBandSet
 109              		.thumb
 110              		.thumb_func
 112              	CPU_BitBandSet:
 113              	.LFB1:
 156:Libraries/uC-CPU/cpu_c.c **** 
 157:Libraries/uC-CPU/cpu_c.c **** 
 158:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 159:Libraries/uC-CPU/cpu_c.c **** /*
 160:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 161:Libraries/uC-CPU/cpu_c.c **** *                                          CPU_BitBandSet()
 162:Libraries/uC-CPU/cpu_c.c **** *
 163:Libraries/uC-CPU/cpu_c.c **** * Description : Set bit in bit-band region.
 164:Libraries/uC-CPU/cpu_c.c **** *
 165:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 166:Libraries/uC-CPU/cpu_c.c **** *
 167:Libraries/uC-CPU/cpu_c.c **** *               bit_nbr         Bit number in byte.
 168:Libraries/uC-CPU/cpu_c.c **** *
 169:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 170:Libraries/uC-CPU/cpu_c.c **** *
 171:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 172:Libraries/uC-CPU/cpu_c.c **** *
 173:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : none.
 174:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 175:Libraries/uC-CPU/cpu_c.c **** */
 176:Libraries/uC-CPU/cpu_c.c **** 
 177:Libraries/uC-CPU/cpu_c.c **** void  CPU_BitBandSet (CPU_ADDR    addr,
 178:Libraries/uC-CPU/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 179:Libraries/uC-CPU/cpu_c.c **** {
 114              		.loc 1 179 0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 16
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 0088 80B4     		push	{r7}
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 008a 85B0     		sub	sp, sp, #20
 124              	.LCFI4:
 125              		.cfi_def_cfa_offset 24
 126 008c 00AF     		add	r7, sp, #0
 127              	.LCFI5:
 128              		.cfi_def_cfa_register 7
 129 008e 7860     		str	r0, [r7, #4]
 130 0090 0B46     		mov	r3, r1
 131 0092 FB70     		strb	r3, [r7, #3]
 180:Libraries/uC-CPU/cpu_c.c ****     CPU_ADDR  bit_word_off;
 181:Libraries/uC-CPU/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 182:Libraries/uC-CPU/cpu_c.c **** 
 183:Libraries/uC-CPU/cpu_c.c **** 
 184:Libraries/uC-CPU/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
 132              		.loc 1 184 0
 133 0094 7A68     		ldr	r2, [r7, #4]
 134 0096 6FF06043 		mvn	r3, #-536870912
 135 009a 9A42     		cmp	r2, r3
 136 009c 17D9     		bls	.L5
 137              		.loc 1 184 0 is_stmt 0 discriminator 1
 138 009e 7A68     		ldr	r2, [r7, #4]
 139 00a0 4FF6FF73 		movw	r3, #65535
 140 00a4 C2F20F03 		movt	r3, 8207
 141 00a8 9A42     		cmp	r2, r3
 142 00aa 10D8     		bhi	.L5
 185:Libraries/uC-CPU/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 186:Libraries/uC-CPU/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
 143              		.loc 1 186 0 is_stmt 1
 144 00ac 7B68     		ldr	r3, [r7, #4]
 145 00ae 4FEAC302 		lsl	r2, r3, #3
 146 00b2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 147 00b4 D318     		adds	r3, r2, r3
 148 00b6 4FEA8303 		lsl	r3, r3, #2
 149 00ba FB60     		str	r3, [r7, #12]
 187:Libraries/uC-CPU/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 150              		.loc 1 187 0
 151 00bc FB68     		ldr	r3, [r7, #12]
 152 00be 03F10853 		add	r3, r3, #570425344
 153 00c2 BB60     		str	r3, [r7, #8]
 188:Libraries/uC-CPU/cpu_c.c **** 
 189:Libraries/uC-CPU/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 154              		.loc 1 189 0
 155 00c4 BB68     		ldr	r3, [r7, #8]
 156 00c6 4FF00102 		mov	r2, #1
 157 00ca 1A60     		str	r2, [r3, #0]
 158 00cc 1BE0     		b	.L4
 159              	.L5:
 190:Libraries/uC-CPU/cpu_c.c **** 
 191:Libraries/uC-CPU/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
 160              		.loc 1 191 0
 161 00ce 7A68     		ldr	r2, [r7, #4]
 162 00d0 6FF04043 		mvn	r3, #-1073741824
 163 00d4 9A42     		cmp	r2, r3
 164 00d6 16D9     		bls	.L4
 165              		.loc 1 191 0 is_stmt 0 discriminator 1
 166 00d8 7A68     		ldr	r2, [r7, #4]
 167 00da 4FF6FF73 		movw	r3, #65535
 168 00de C4F20F03 		movt	r3, 16399
 169 00e2 9A42     		cmp	r2, r3
 170 00e4 0FD8     		bhi	.L4
 192:Libraries/uC-CPU/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 193:Libraries/uC-CPU/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
 171              		.loc 1 193 0 is_stmt 1
 172 00e6 7B68     		ldr	r3, [r7, #4]
 173 00e8 4FEAC302 		lsl	r2, r3, #3
 174 00ec FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 175 00ee D318     		adds	r3, r2, r3
 176 00f0 4FEA8303 		lsl	r3, r3, #2
 177 00f4 FB60     		str	r3, [r7, #12]
 194:Libraries/uC-CPU/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 178              		.loc 1 194 0
 179 00f6 FB68     		ldr	r3, [r7, #12]
 180 00f8 03F18443 		add	r3, r3, #1107296256
 181 00fc BB60     		str	r3, [r7, #8]
 195:Libraries/uC-CPU/cpu_c.c **** 
 196:Libraries/uC-CPU/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 182              		.loc 1 196 0
 183 00fe BB68     		ldr	r3, [r7, #8]
 184 0100 4FF00102 		mov	r2, #1
 185 0104 1A60     		str	r2, [r3, #0]
 186              	.L4:
 197:Libraries/uC-CPU/cpu_c.c ****     }
 198:Libraries/uC-CPU/cpu_c.c **** }
 187              		.loc 1 198 0
 188 0106 07F11407 		add	r7, r7, #20
 189 010a BD46     		mov	sp, r7
 190 010c 80BC     		pop	{r7}
 191 010e 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE1:
 195              		.align	2
 196              		.global	CPU_IntSrcDis
 197              		.thumb
 198              		.thumb_func
 200              	CPU_IntSrcDis:
 201              	.LFB2:
 199:Libraries/uC-CPU/cpu_c.c **** 
 200:Libraries/uC-CPU/cpu_c.c **** 
 201:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 202:Libraries/uC-CPU/cpu_c.c **** /*
 203:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 204:Libraries/uC-CPU/cpu_c.c **** *                                           CPU_IntSrcDis()
 205:Libraries/uC-CPU/cpu_c.c **** *
 206:Libraries/uC-CPU/cpu_c.c **** * Description : Disable an interrupt source.
 207:Libraries/uC-CPU/cpu_c.c **** *
 208:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table :
 209:Libraries/uC-CPU/cpu_c.c **** *
 210:Libraries/uC-CPU/cpu_c.c **** *                           0       Invalid (see Note #1a).
 211:Libraries/uC-CPU/cpu_c.c **** *                           1       Invalid (see Note #1b).
 212:Libraries/uC-CPU/cpu_c.c **** *                           2       Non-maskable interrupt.
 213:Libraries/uC-CPU/cpu_c.c **** *                           3       Hard Fault.
 214:Libraries/uC-CPU/cpu_c.c **** *                           4       Memory Management.
 215:Libraries/uC-CPU/cpu_c.c **** *                           5       Bus Fault.
 216:Libraries/uC-CPU/cpu_c.c **** *                           6       Usage Fault.
 217:Libraries/uC-CPU/cpu_c.c **** *                           7-10    Reserved.
 218:Libraries/uC-CPU/cpu_c.c **** *                           11      SVCall
 219:Libraries/uC-CPU/cpu_c.c **** *                           12      Debug monitor.
 220:Libraries/uC-CPU/cpu_c.c **** *                           13      Reserved
 221:Libraries/uC-CPU/cpu_c.c **** *                           14      PendSV.
 222:Libraries/uC-CPU/cpu_c.c **** *                           15      SysTick.
 223:Libraries/uC-CPU/cpu_c.c **** *                           16+     External Interrupt.
 224:Libraries/uC-CPU/cpu_c.c **** *
 225:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 226:Libraries/uC-CPU/cpu_c.c **** *
 227:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 228:Libraries/uC-CPU/cpu_c.c **** *
 229:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : (1) Several table positions do not contain interrupt sources :
 230:Libraries/uC-CPU/cpu_c.c **** *
 231:Libraries/uC-CPU/cpu_c.c **** *                   (a) Position 0 contains the stack pointer.
 232:Libraries/uC-CPU/cpu_c.c **** *                   (b) Positions 7-10, 13 are reserved.
 233:Libraries/uC-CPU/cpu_c.c **** *
 234:Libraries/uC-CPU/cpu_c.c **** *               (2) Several interrupts cannot be disabled/enabled :
 235:Libraries/uC-CPU/cpu_c.c **** *
 236:Libraries/uC-CPU/cpu_c.c **** *                   (a) Reset.
 237:Libraries/uC-CPU/cpu_c.c **** *                   (b) NMI.
 238:Libraries/uC-CPU/cpu_c.c **** *                   (c) Hard fault.
 239:Libraries/uC-CPU/cpu_c.c **** *                   (d) SVCall.
 240:Libraries/uC-CPU/cpu_c.c **** *                   (e) Debug monitor.
 241:Libraries/uC-CPU/cpu_c.c **** *                   (f) PendSV.
 242:Libraries/uC-CPU/cpu_c.c **** *
 243:Libraries/uC-CPU/cpu_c.c **** *               (3) The maximum Cortex-M3 table position is 256.  A particular Cortex-M3 may have f
 244:Libraries/uC-CPU/cpu_c.c **** *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
 245:Libraries/uC-CPU/cpu_c.c **** *                   This function assumes that the specified table position is valid if the interru
 246:Libraries/uC-CPU/cpu_c.c **** *                   controller type register's INTLINESNUM field is large enough so that the positi
 247:Libraries/uC-CPU/cpu_c.c **** *                   COULD be valid.
 248:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 249:Libraries/uC-CPU/cpu_c.c **** */
 250:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 251:Libraries/uC-CPU/cpu_c.c **** void  CPU_IntSrcDis (CPU_INT08U  pos)
 252:Libraries/uC-CPU/cpu_c.c **** {
 202              		.loc 1 252 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 16
 205              		@ frame_needed = 1, uses_anonymous_args = 0
 206 0110 80B5     		push	{r7, lr}
 207              	.LCFI6:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 14, -4
 210              		.cfi_offset 7, -8
 211 0112 84B0     		sub	sp, sp, #16
 212              	.LCFI7:
 213              		.cfi_def_cfa_offset 24
 214 0114 00AF     		add	r7, sp, #0
 215              	.LCFI8:
 216              		.cfi_def_cfa_register 7
 217 0116 0346     		mov	r3, r0
 218 0118 FB71     		strb	r3, [r7, #7]
 253:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  group;
 254:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  pos_max;
 255:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  nbr;
 256:Libraries/uC-CPU/cpu_c.c ****     CPU_SR_ALLOC();
 219              		.loc 1 256 0
 220 011a 4FF00003 		mov	r3, #0
 221 011e FB60     		str	r3, [r7, #12]
 257:Libraries/uC-CPU/cpu_c.c **** 
 258:Libraries/uC-CPU/cpu_c.c **** 
 259:Libraries/uC-CPU/cpu_c.c ****     switch (pos) {
 222              		.loc 1 259 0
 223 0120 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 224 0122 0F2B     		cmp	r3, #15
 225 0124 7ED8     		bhi	.L8
 226 0126 01A2     		adr	r2, .L15
 227 0128 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 228              		.align	2
 229              	.L15:
 230 012c AF020000 		.word	.L18+1
 231 0130 AF020000 		.word	.L18+1
 232 0134 AF020000 		.word	.L18+1
 233 0138 AF020000 		.word	.L18+1
 234 013c 6D010000 		.word	.L11+1
 235 0140 9B010000 		.word	.L12+1
 236 0144 C9010000 		.word	.L13+1
 237 0148 AF020000 		.word	.L18+1
 238 014c AF020000 		.word	.L18+1
 239 0150 AF020000 		.word	.L18+1
 240 0154 AF020000 		.word	.L18+1
 241 0158 AF020000 		.word	.L18+1
 242 015c AF020000 		.word	.L18+1
 243 0160 AF020000 		.word	.L18+1
 244 0164 AF020000 		.word	.L18+1
 245 0168 F7010000 		.word	.L14+1
 246              	.L11:
 260:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 261:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_07:
 262:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_08:
 263:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_09:
 264:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_10:
 265:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_13:
 266:Libraries/uC-CPU/cpu_c.c ****              break;
 267:Libraries/uC-CPU/cpu_c.c **** 
 268:Libraries/uC-CPU/cpu_c.c **** 
 269:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 270:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 271:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 272:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 273:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 274:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 275:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 276:Libraries/uC-CPU/cpu_c.c ****              break;
 277:Libraries/uC-CPU/cpu_c.c **** 
 278:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 279:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 247              		.loc 1 279 0
 248 016c FFF7FEFF 		bl	CPU_SR_Save
 249 0170 F860     		str	r0, [r7, #12]
 250 0172 FFF7FEFF 		bl	CPU_IntDisMeasStart
 280:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_MEMFAULTENA;
 251              		.loc 1 280 0
 252 0176 4EF62453 		movw	r3, #60708
 253 017a CEF20003 		movt	r3, 57344
 254 017e 4EF62452 		movw	r2, #60708
 255 0182 CEF20002 		movt	r2, 57344
 256 0186 1268     		ldr	r2, [r2, #0]
 257 0188 22F48032 		bic	r2, r2, #65536
 258 018c 1A60     		str	r2, [r3, #0]
 281:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 259              		.loc 1 281 0
 260 018e FFF7FEFF 		bl	CPU_IntDisMeasStop
 261 0192 F868     		ldr	r0, [r7, #12]
 262 0194 FFF7FEFF 		bl	CPU_SR_Restore
 282:Libraries/uC-CPU/cpu_c.c ****              break;
 263              		.loc 1 282 0
 264 0198 8CE0     		b	.L7
 265              	.L12:
 283:Libraries/uC-CPU/cpu_c.c **** 
 284:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 285:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 266              		.loc 1 285 0
 267 019a FFF7FEFF 		bl	CPU_SR_Save
 268 019e F860     		str	r0, [r7, #12]
 269 01a0 FFF7FEFF 		bl	CPU_IntDisMeasStart
 286:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_BUSFAULTENA;
 270              		.loc 1 286 0
 271 01a4 4EF62453 		movw	r3, #60708
 272 01a8 CEF20003 		movt	r3, 57344
 273 01ac 4EF62452 		movw	r2, #60708
 274 01b0 CEF20002 		movt	r2, 57344
 275 01b4 1268     		ldr	r2, [r2, #0]
 276 01b6 22F40032 		bic	r2, r2, #131072
 277 01ba 1A60     		str	r2, [r3, #0]
 287:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 278              		.loc 1 287 0
 279 01bc FFF7FEFF 		bl	CPU_IntDisMeasStop
 280 01c0 F868     		ldr	r0, [r7, #12]
 281 01c2 FFF7FEFF 		bl	CPU_SR_Restore
 288:Libraries/uC-CPU/cpu_c.c ****              break;
 282              		.loc 1 288 0
 283 01c6 75E0     		b	.L7
 284              	.L13:
 289:Libraries/uC-CPU/cpu_c.c **** 
 290:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 291:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 285              		.loc 1 291 0
 286 01c8 FFF7FEFF 		bl	CPU_SR_Save
 287 01cc F860     		str	r0, [r7, #12]
 288 01ce FFF7FEFF 		bl	CPU_IntDisMeasStart
 292:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_USGFAULTENA;
 289              		.loc 1 292 0
 290 01d2 4EF62453 		movw	r3, #60708
 291 01d6 CEF20003 		movt	r3, 57344
 292 01da 4EF62452 		movw	r2, #60708
 293 01de CEF20002 		movt	r2, 57344
 294 01e2 1268     		ldr	r2, [r2, #0]
 295 01e4 22F48022 		bic	r2, r2, #262144
 296 01e8 1A60     		str	r2, [r3, #0]
 293:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 297              		.loc 1 293 0
 298 01ea FFF7FEFF 		bl	CPU_IntDisMeasStop
 299 01ee F868     		ldr	r0, [r7, #12]
 300 01f0 FFF7FEFF 		bl	CPU_SR_Restore
 294:Libraries/uC-CPU/cpu_c.c ****              break;
 301              		.loc 1 294 0
 302 01f4 5EE0     		b	.L7
 303              	.L14:
 295:Libraries/uC-CPU/cpu_c.c **** 
 296:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 297:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 304              		.loc 1 297 0
 305 01f6 FFF7FEFF 		bl	CPU_SR_Save
 306 01fa F860     		str	r0, [r7, #12]
 307 01fc FFF7FEFF 		bl	CPU_IntDisMeasStart
 298:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
 308              		.loc 1 298 0
 309 0200 4EF21003 		movw	r3, #57360
 310 0204 CEF20003 		movt	r3, 57344
 311 0208 4EF21002 		movw	r2, #57360
 312 020c CEF20002 		movt	r2, 57344
 313 0210 1268     		ldr	r2, [r2, #0]
 314 0212 22F00102 		bic	r2, r2, #1
 315 0216 1A60     		str	r2, [r3, #0]
 299:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 316              		.loc 1 299 0
 317 0218 FFF7FEFF 		bl	CPU_IntDisMeasStop
 318 021c F868     		ldr	r0, [r7, #12]
 319 021e FFF7FEFF 		bl	CPU_SR_Restore
 300:Libraries/uC-CPU/cpu_c.c ****              break;
 320              		.loc 1 300 0
 321 0222 47E0     		b	.L7
 322              	.L8:
 301:Libraries/uC-CPU/cpu_c.c **** 
 302:Libraries/uC-CPU/cpu_c.c **** 
 303:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 304:Libraries/uC-CPU/cpu_c.c ****         default:
 305:Libraries/uC-CPU/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 323              		.loc 1 305 0
 324 0224 4EF20403 		movw	r3, #57348
 325 0228 CEF20003 		movt	r3, 57344
 326 022c 1B68     		ldr	r3, [r3, #0]
 327 022e 03F10103 		add	r3, r3, #1
 328 0232 DBB2     		uxtb	r3, r3
 329 0234 03F01F03 		and	r3, r3, #31
 330 0238 DBB2     		uxtb	r3, r3
 331 023a 4FEA4313 		lsl	r3, r3, #5
 332 023e DBB2     		uxtb	r3, r3
 333 0240 03F11003 		add	r3, r3, #16
 334 0244 FB72     		strb	r3, [r7, #11]
 306:Libraries/uC-CPU/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 335              		.loc 1 306 0
 336 0246 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 337 0248 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 338 024a 9A42     		cmp	r2, r3
 339 024c 31D2     		bcs	.L19
 307:Libraries/uC-CPU/cpu_c.c ****                  group = (pos - 16) / 32;
 340              		.loc 1 307 0
 341 024e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 342 0250 A3F11003 		sub	r3, r3, #16
 343 0254 03F11F02 		add	r2, r3, #31
 344 0258 002B     		cmp	r3, #0
 345 025a B8BF     		it	lt
 346 025c 1346     		movlt	r3, r2
 347 025e 4FEA6313 		asr	r3, r3, #5
 348 0262 BB72     		strb	r3, [r7, #10]
 308:Libraries/uC-CPU/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 349              		.loc 1 308 0
 350 0264 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 351 0266 A3F11002 		sub	r2, r3, #16
 352 026a 4FEAE273 		asr	r3, r2, #31
 353 026e 4FEAD363 		lsr	r3, r3, #27
 354 0272 D218     		adds	r2, r2, r3
 355 0274 02F01F02 		and	r2, r2, #31
 356 0278 D31A     		subs	r3, r2, r3
 357 027a 7B72     		strb	r3, [r7, #9]
 309:Libraries/uC-CPU/cpu_c.c **** 
 310:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 358              		.loc 1 310 0
 359 027c FFF7FEFF 		bl	CPU_SR_Save
 360 0280 F860     		str	r0, [r7, #12]
 361 0282 FFF7FEFF 		bl	CPU_IntDisMeasStart
 311:Libraries/uC-CPU/cpu_c.c ****                  CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
 362              		.loc 1 311 0
 363 0286 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 364 0288 43F66003 		movw	r3, #14432
 365 028c C3F60003 		movt	r3, 14336
 366 0290 D318     		adds	r3, r2, r3
 367 0292 4FEA8303 		lsl	r3, r3, #2
 368 0296 7A7A     		ldrb	r2, [r7, #9]	@ zero_extendqisi2
 369 0298 4FF00101 		mov	r1, #1
 370 029c 01FA02F2 		lsl	r2, r1, r2
 371 02a0 1A60     		str	r2, [r3, #0]
 312:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 372              		.loc 1 312 0
 373 02a2 FFF7FEFF 		bl	CPU_IntDisMeasStop
 374 02a6 F868     		ldr	r0, [r7, #12]
 375 02a8 FFF7FEFF 		bl	CPU_SR_Restore
 313:Libraries/uC-CPU/cpu_c.c ****              }
 314:Libraries/uC-CPU/cpu_c.c ****              break;
 376              		.loc 1 314 0
 377 02ac 01E0     		b	.L19
 378              	.L18:
 266:Libraries/uC-CPU/cpu_c.c ****              break;
 379              		.loc 1 266 0
 380 02ae 00BF     		nop
 381 02b0 00E0     		b	.L7
 382              	.L19:
 383              		.loc 1 314 0
 384 02b2 00BF     		nop
 385              	.L7:
 315:Libraries/uC-CPU/cpu_c.c ****     }
 316:Libraries/uC-CPU/cpu_c.c **** }
 386              		.loc 1 316 0
 387 02b4 07F11007 		add	r7, r7, #16
 388 02b8 BD46     		mov	sp, r7
 389 02ba 80BD     		pop	{r7, pc}
 390              		.cfi_endproc
 391              	.LFE2:
 393              		.align	2
 394              		.global	CPU_IntSrcEn
 395              		.thumb
 396              		.thumb_func
 398              	CPU_IntSrcEn:
 399              	.LFB3:
 317:Libraries/uC-CPU/cpu_c.c **** 
 318:Libraries/uC-CPU/cpu_c.c **** 
 319:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 320:Libraries/uC-CPU/cpu_c.c **** /*
 321:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 322:Libraries/uC-CPU/cpu_c.c **** *                                           CPU_IntSrcEn()
 323:Libraries/uC-CPU/cpu_c.c **** *
 324:Libraries/uC-CPU/cpu_c.c **** * Description : Enable an interrupt source.
 325:Libraries/uC-CPU/cpu_c.c **** *
 326:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 327:Libraries/uC-CPU/cpu_c.c **** *
 328:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 329:Libraries/uC-CPU/cpu_c.c **** *
 330:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 331:Libraries/uC-CPU/cpu_c.c **** *
 332:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 333:Libraries/uC-CPU/cpu_c.c **** *
 334:Libraries/uC-CPU/cpu_c.c **** *               (2) See 'CPU_IntSrcDis()  Note #2'.
 335:Libraries/uC-CPU/cpu_c.c **** *
 336:Libraries/uC-CPU/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 337:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 338:Libraries/uC-CPU/cpu_c.c **** */
 339:Libraries/uC-CPU/cpu_c.c **** 
 340:Libraries/uC-CPU/cpu_c.c **** void  CPU_IntSrcEn (CPU_INT08U  pos)
 341:Libraries/uC-CPU/cpu_c.c **** {
 400              		.loc 1 341 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 16
 403              		@ frame_needed = 1, uses_anonymous_args = 0
 404 02bc 80B5     		push	{r7, lr}
 405              	.LCFI9:
 406              		.cfi_def_cfa_offset 8
 407              		.cfi_offset 14, -4
 408              		.cfi_offset 7, -8
 409 02be 84B0     		sub	sp, sp, #16
 410              	.LCFI10:
 411              		.cfi_def_cfa_offset 24
 412 02c0 00AF     		add	r7, sp, #0
 413              	.LCFI11:
 414              		.cfi_def_cfa_register 7
 415 02c2 0346     		mov	r3, r0
 416 02c4 FB71     		strb	r3, [r7, #7]
 342:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  group;
 343:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  nbr;
 344:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  pos_max;
 345:Libraries/uC-CPU/cpu_c.c ****     CPU_SR_ALLOC();
 417              		.loc 1 345 0
 418 02c6 4FF00003 		mov	r3, #0
 419 02ca FB60     		str	r3, [r7, #12]
 346:Libraries/uC-CPU/cpu_c.c **** 
 347:Libraries/uC-CPU/cpu_c.c **** 
 348:Libraries/uC-CPU/cpu_c.c ****     switch (pos) {
 420              		.loc 1 348 0
 421 02cc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 422 02ce 0F2B     		cmp	r3, #15
 423 02d0 7ED8     		bhi	.L21
 424 02d2 01A2     		adr	r2, .L28
 425 02d4 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 426              		.align	2
 427              	.L28:
 428 02d8 5B040000 		.word	.L31+1
 429 02dc 5B040000 		.word	.L31+1
 430 02e0 5B040000 		.word	.L31+1
 431 02e4 5B040000 		.word	.L31+1
 432 02e8 19030000 		.word	.L24+1
 433 02ec 47030000 		.word	.L25+1
 434 02f0 75030000 		.word	.L26+1
 435 02f4 5B040000 		.word	.L31+1
 436 02f8 5B040000 		.word	.L31+1
 437 02fc 5B040000 		.word	.L31+1
 438 0300 5B040000 		.word	.L31+1
 439 0304 5B040000 		.word	.L31+1
 440 0308 5B040000 		.word	.L31+1
 441 030c 5B040000 		.word	.L31+1
 442 0310 5B040000 		.word	.L31+1
 443 0314 A3030000 		.word	.L27+1
 444              	.L24:
 349:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 350:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_07:
 351:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_08:
 352:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_09:
 353:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_10:
 354:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_13:
 355:Libraries/uC-CPU/cpu_c.c ****              break;
 356:Libraries/uC-CPU/cpu_c.c **** 
 357:Libraries/uC-CPU/cpu_c.c **** 
 358:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 359:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 360:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 361:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 362:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 363:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 364:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 365:Libraries/uC-CPU/cpu_c.c ****              break;
 366:Libraries/uC-CPU/cpu_c.c **** 
 367:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 368:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 445              		.loc 1 368 0
 446 0318 FFF7FEFF 		bl	CPU_SR_Save
 447 031c F860     		str	r0, [r7, #12]
 448 031e FFF7FEFF 		bl	CPU_IntDisMeasStart
 369:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
 449              		.loc 1 369 0
 450 0322 4EF62453 		movw	r3, #60708
 451 0326 CEF20003 		movt	r3, 57344
 452 032a 4EF62452 		movw	r2, #60708
 453 032e CEF20002 		movt	r2, 57344
 454 0332 1268     		ldr	r2, [r2, #0]
 455 0334 42F48032 		orr	r2, r2, #65536
 456 0338 1A60     		str	r2, [r3, #0]
 370:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 457              		.loc 1 370 0
 458 033a FFF7FEFF 		bl	CPU_IntDisMeasStop
 459 033e F868     		ldr	r0, [r7, #12]
 460 0340 FFF7FEFF 		bl	CPU_SR_Restore
 371:Libraries/uC-CPU/cpu_c.c ****              break;
 461              		.loc 1 371 0
 462 0344 8CE0     		b	.L20
 463              	.L25:
 372:Libraries/uC-CPU/cpu_c.c **** 
 373:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 374:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 464              		.loc 1 374 0
 465 0346 FFF7FEFF 		bl	CPU_SR_Save
 466 034a F860     		str	r0, [r7, #12]
 467 034c FFF7FEFF 		bl	CPU_IntDisMeasStart
 375:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
 468              		.loc 1 375 0
 469 0350 4EF62453 		movw	r3, #60708
 470 0354 CEF20003 		movt	r3, 57344
 471 0358 4EF62452 		movw	r2, #60708
 472 035c CEF20002 		movt	r2, 57344
 473 0360 1268     		ldr	r2, [r2, #0]
 474 0362 42F40032 		orr	r2, r2, #131072
 475 0366 1A60     		str	r2, [r3, #0]
 376:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 476              		.loc 1 376 0
 477 0368 FFF7FEFF 		bl	CPU_IntDisMeasStop
 478 036c F868     		ldr	r0, [r7, #12]
 479 036e FFF7FEFF 		bl	CPU_SR_Restore
 377:Libraries/uC-CPU/cpu_c.c ****              break;
 480              		.loc 1 377 0
 481 0372 75E0     		b	.L20
 482              	.L26:
 378:Libraries/uC-CPU/cpu_c.c **** 
 379:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 380:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 483              		.loc 1 380 0
 484 0374 FFF7FEFF 		bl	CPU_SR_Save
 485 0378 F860     		str	r0, [r7, #12]
 486 037a FFF7FEFF 		bl	CPU_IntDisMeasStart
 381:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
 487              		.loc 1 381 0
 488 037e 4EF62453 		movw	r3, #60708
 489 0382 CEF20003 		movt	r3, 57344
 490 0386 4EF62452 		movw	r2, #60708
 491 038a CEF20002 		movt	r2, 57344
 492 038e 1268     		ldr	r2, [r2, #0]
 493 0390 42F48022 		orr	r2, r2, #262144
 494 0394 1A60     		str	r2, [r3, #0]
 382:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 495              		.loc 1 382 0
 496 0396 FFF7FEFF 		bl	CPU_IntDisMeasStop
 497 039a F868     		ldr	r0, [r7, #12]
 498 039c FFF7FEFF 		bl	CPU_SR_Restore
 383:Libraries/uC-CPU/cpu_c.c ****              break;
 499              		.loc 1 383 0
 500 03a0 5EE0     		b	.L20
 501              	.L27:
 384:Libraries/uC-CPU/cpu_c.c **** 
 385:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 386:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 502              		.loc 1 386 0
 503 03a2 FFF7FEFF 		bl	CPU_SR_Save
 504 03a6 F860     		str	r0, [r7, #12]
 505 03a8 FFF7FEFF 		bl	CPU_IntDisMeasStart
 387:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 506              		.loc 1 387 0
 507 03ac 4EF21003 		movw	r3, #57360
 508 03b0 CEF20003 		movt	r3, 57344
 509 03b4 4EF21002 		movw	r2, #57360
 510 03b8 CEF20002 		movt	r2, 57344
 511 03bc 1268     		ldr	r2, [r2, #0]
 512 03be 42F00102 		orr	r2, r2, #1
 513 03c2 1A60     		str	r2, [r3, #0]
 388:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 514              		.loc 1 388 0
 515 03c4 FFF7FEFF 		bl	CPU_IntDisMeasStop
 516 03c8 F868     		ldr	r0, [r7, #12]
 517 03ca FFF7FEFF 		bl	CPU_SR_Restore
 389:Libraries/uC-CPU/cpu_c.c ****              break;
 518              		.loc 1 389 0
 519 03ce 47E0     		b	.L20
 520              	.L21:
 390:Libraries/uC-CPU/cpu_c.c **** 
 391:Libraries/uC-CPU/cpu_c.c **** 
 392:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 393:Libraries/uC-CPU/cpu_c.c ****         default:
 394:Libraries/uC-CPU/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 521              		.loc 1 394 0
 522 03d0 4EF20403 		movw	r3, #57348
 523 03d4 CEF20003 		movt	r3, 57344
 524 03d8 1B68     		ldr	r3, [r3, #0]
 525 03da 03F10103 		add	r3, r3, #1
 526 03de DBB2     		uxtb	r3, r3
 527 03e0 03F01F03 		and	r3, r3, #31
 528 03e4 DBB2     		uxtb	r3, r3
 529 03e6 4FEA4313 		lsl	r3, r3, #5
 530 03ea DBB2     		uxtb	r3, r3
 531 03ec 03F11003 		add	r3, r3, #16
 532 03f0 FB72     		strb	r3, [r7, #11]
 395:Libraries/uC-CPU/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 533              		.loc 1 395 0
 534 03f2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 535 03f4 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 536 03f6 9A42     		cmp	r2, r3
 537 03f8 31D2     		bcs	.L32
 396:Libraries/uC-CPU/cpu_c.c ****                  group = (pos - 16) / 32;
 538              		.loc 1 396 0
 539 03fa FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 540 03fc A3F11003 		sub	r3, r3, #16
 541 0400 03F11F02 		add	r2, r3, #31
 542 0404 002B     		cmp	r3, #0
 543 0406 B8BF     		it	lt
 544 0408 1346     		movlt	r3, r2
 545 040a 4FEA6313 		asr	r3, r3, #5
 546 040e BB72     		strb	r3, [r7, #10]
 397:Libraries/uC-CPU/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 547              		.loc 1 397 0
 548 0410 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 549 0412 A3F11002 		sub	r2, r3, #16
 550 0416 4FEAE273 		asr	r3, r2, #31
 551 041a 4FEAD363 		lsr	r3, r3, #27
 552 041e D218     		adds	r2, r2, r3
 553 0420 02F01F02 		and	r2, r2, #31
 554 0424 D31A     		subs	r3, r2, r3
 555 0426 7B72     		strb	r3, [r7, #9]
 398:Libraries/uC-CPU/cpu_c.c **** 
 399:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 556              		.loc 1 399 0
 557 0428 FFF7FEFF 		bl	CPU_SR_Save
 558 042c F860     		str	r0, [r7, #12]
 559 042e FFF7FEFF 		bl	CPU_IntDisMeasStart
 400:Libraries/uC-CPU/cpu_c.c ****                  CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 560              		.loc 1 400 0
 561 0432 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 562 0434 4FF46153 		mov	r3, #14400
 563 0438 C3F60003 		movt	r3, 14336
 564 043c D318     		adds	r3, r2, r3
 565 043e 4FEA8303 		lsl	r3, r3, #2
 566 0442 7A7A     		ldrb	r2, [r7, #9]	@ zero_extendqisi2
 567 0444 4FF00101 		mov	r1, #1
 568 0448 01FA02F2 		lsl	r2, r1, r2
 569 044c 1A60     		str	r2, [r3, #0]
 401:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 570              		.loc 1 401 0
 571 044e FFF7FEFF 		bl	CPU_IntDisMeasStop
 572 0452 F868     		ldr	r0, [r7, #12]
 573 0454 FFF7FEFF 		bl	CPU_SR_Restore
 402:Libraries/uC-CPU/cpu_c.c ****              }
 403:Libraries/uC-CPU/cpu_c.c ****              break;
 574              		.loc 1 403 0
 575 0458 01E0     		b	.L32
 576              	.L31:
 355:Libraries/uC-CPU/cpu_c.c ****              break;
 577              		.loc 1 355 0
 578 045a 00BF     		nop
 579 045c 00E0     		b	.L20
 580              	.L32:
 581              		.loc 1 403 0
 582 045e 00BF     		nop
 583              	.L20:
 404:Libraries/uC-CPU/cpu_c.c ****     }
 405:Libraries/uC-CPU/cpu_c.c **** }
 584              		.loc 1 405 0
 585 0460 07F11007 		add	r7, r7, #16
 586 0464 BD46     		mov	sp, r7
 587 0466 80BD     		pop	{r7, pc}
 588              		.cfi_endproc
 589              	.LFE3:
 591              		.align	2
 592              		.global	CPU_IntSrcPendClr
 593              		.thumb
 594              		.thumb_func
 596              	CPU_IntSrcPendClr:
 597              	.LFB4:
 406:Libraries/uC-CPU/cpu_c.c **** 
 407:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 408:Libraries/uC-CPU/cpu_c.c **** /*
 409:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 410:Libraries/uC-CPU/cpu_c.c **** *                                         CPU_IntSrcPendClr()
 411:Libraries/uC-CPU/cpu_c.c **** *
 412:Libraries/uC-CPU/cpu_c.c **** * Description : Clear a pending interrupt.
 413:Libraries/uC-CPU/cpu_c.c **** *
 414:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 415:Libraries/uC-CPU/cpu_c.c **** *
 416:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 417:Libraries/uC-CPU/cpu_c.c **** *
 418:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 419:Libraries/uC-CPU/cpu_c.c **** *
 420:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 421:Libraries/uC-CPU/cpu_c.c **** *
 422:Libraries/uC-CPU/cpu_c.c **** *               (2) The pending status of several interrupts cannot be clear/set :
 423:Libraries/uC-CPU/cpu_c.c **** *
 424:Libraries/uC-CPU/cpu_c.c **** *                   (a) Reset.
 425:Libraries/uC-CPU/cpu_c.c **** *                   (b) NMI.
 426:Libraries/uC-CPU/cpu_c.c **** *                   (c) Hard fault.
 427:Libraries/uC-CPU/cpu_c.c **** *                   (d) Memory Managment.
 428:Libraries/uC-CPU/cpu_c.c **** *                   (e) Bus Fault.
 429:Libraries/uC-CPU/cpu_c.c **** *                   (f) Usage Fault.
 430:Libraries/uC-CPU/cpu_c.c **** *                   (g) SVCall.
 431:Libraries/uC-CPU/cpu_c.c **** *                   (h) Debug monitor.
 432:Libraries/uC-CPU/cpu_c.c **** *                   (i) PendSV.
 433:Libraries/uC-CPU/cpu_c.c **** *                   (j) Systick 
 434:Libraries/uC-CPU/cpu_c.c **** *
 435:Libraries/uC-CPU/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 436:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 437:Libraries/uC-CPU/cpu_c.c **** */
 438:Libraries/uC-CPU/cpu_c.c **** 
 439:Libraries/uC-CPU/cpu_c.c **** void  CPU_IntSrcPendClr (CPU_INT08U  pos)
 440:Libraries/uC-CPU/cpu_c.c **** 
 441:Libraries/uC-CPU/cpu_c.c **** {
 598              		.loc 1 441 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 16
 601              		@ frame_needed = 1, uses_anonymous_args = 0
 602 0468 80B5     		push	{r7, lr}
 603              	.LCFI12:
 604              		.cfi_def_cfa_offset 8
 605              		.cfi_offset 14, -4
 606              		.cfi_offset 7, -8
 607 046a 84B0     		sub	sp, sp, #16
 608              	.LCFI13:
 609              		.cfi_def_cfa_offset 24
 610 046c 00AF     		add	r7, sp, #0
 611              	.LCFI14:
 612              		.cfi_def_cfa_register 7
 613 046e 0346     		mov	r3, r0
 614 0470 FB71     		strb	r3, [r7, #7]
 442:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  group;
 443:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  nbr;
 444:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  pos_max;
 445:Libraries/uC-CPU/cpu_c.c ****     CPU_SR_ALLOC();
 615              		.loc 1 445 0
 616 0472 4FF00003 		mov	r3, #0
 617 0476 FB60     		str	r3, [r7, #12]
 446:Libraries/uC-CPU/cpu_c.c **** 
 447:Libraries/uC-CPU/cpu_c.c **** 
 448:Libraries/uC-CPU/cpu_c.c ****     switch (pos) {
 618              		.loc 1 448 0
 619 0478 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 620 047a 0F2B     		cmp	r3, #15
 621 047c 0FD8     		bhi	.L34
 622 047e 4FF00002 		mov	r2, #0
 623 0482 C7F61B62 		movt	r2, 32283
 624 0486 02FA03F2 		lsl	r2, r2, r3
 625 048a 002A     		cmp	r2, #0
 626 048c 4CDB     		blt	.L39
 627 048e 4FF00002 		mov	r2, #0
 628 0492 C8F2E412 		movt	r2, 33252
 629 0496 02FA03F3 		lsl	r3, r2, r3
 630 049a 002B     		cmp	r3, #0
 631 049c 46DB     		blt	.L40
 632              	.L34:
 449:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 450:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_07:
 451:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_08:
 452:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_09:
 453:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_10:
 454:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_13:
 455:Libraries/uC-CPU/cpu_c.c ****              break;
 456:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 457:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 458:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 459:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 460:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management (see Note #2).
 461:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 462:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 463:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 464:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 465:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 466:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 467:Libraries/uC-CPU/cpu_c.c ****              break;
 468:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 469:Libraries/uC-CPU/cpu_c.c ****         default:
 470:Libraries/uC-CPU/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 633              		.loc 1 470 0
 634 049e 4EF20403 		movw	r3, #57348
 635 04a2 CEF20003 		movt	r3, 57344
 636 04a6 1B68     		ldr	r3, [r3, #0]
 637 04a8 03F10103 		add	r3, r3, #1
 638 04ac DBB2     		uxtb	r3, r3
 639 04ae 03F01F03 		and	r3, r3, #31
 640 04b2 DBB2     		uxtb	r3, r3
 641 04b4 4FEA4313 		lsl	r3, r3, #5
 642 04b8 DBB2     		uxtb	r3, r3
 643 04ba 03F11003 		add	r3, r3, #16
 644 04be FB72     		strb	r3, [r7, #11]
 471:Libraries/uC-CPU/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 645              		.loc 1 471 0
 646 04c0 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 647 04c2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 648 04c4 9A42     		cmp	r2, r3
 649 04c6 33D2     		bcs	.L41
 472:Libraries/uC-CPU/cpu_c.c ****                  group = (pos - 16) / 32;
 650              		.loc 1 472 0
 651 04c8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 652 04ca A3F11003 		sub	r3, r3, #16
 653 04ce 03F11F02 		add	r2, r3, #31
 654 04d2 002B     		cmp	r3, #0
 655 04d4 B8BF     		it	lt
 656 04d6 1346     		movlt	r3, r2
 657 04d8 4FEA6313 		asr	r3, r3, #5
 658 04dc BB72     		strb	r3, [r7, #10]
 473:Libraries/uC-CPU/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 659              		.loc 1 473 0
 660 04de FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 661 04e0 A3F11002 		sub	r2, r3, #16
 662 04e4 4FEAE273 		asr	r3, r2, #31
 663 04e8 4FEAD363 		lsr	r3, r3, #27
 664 04ec D218     		adds	r2, r2, r3
 665 04ee 02F01F02 		and	r2, r2, #31
 666 04f2 D31A     		subs	r3, r2, r3
 667 04f4 7B72     		strb	r3, [r7, #9]
 474:Libraries/uC-CPU/cpu_c.c **** 
 475:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 668              		.loc 1 475 0
 669 04f6 FFF7FEFF 		bl	CPU_SR_Save
 670 04fa F860     		str	r0, [r7, #12]
 671 04fc FFF7FEFF 		bl	CPU_IntDisMeasStart
 476:Libraries/uC-CPU/cpu_c.c ****                  CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
 672              		.loc 1 476 0
 673 0500 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 674 0502 43F6A003 		movw	r3, #14496
 675 0506 C3F60003 		movt	r3, 14336
 676 050a D318     		adds	r3, r2, r3
 677 050c 4FEA8303 		lsl	r3, r3, #2
 678 0510 7A7A     		ldrb	r2, [r7, #9]	@ zero_extendqisi2
 679 0512 4FF00101 		mov	r1, #1
 680 0516 01FA02F2 		lsl	r2, r1, r2
 681 051a 1A60     		str	r2, [r3, #0]
 477:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 682              		.loc 1 477 0
 683 051c FFF7FEFF 		bl	CPU_IntDisMeasStop
 684 0520 F868     		ldr	r0, [r7, #12]
 685 0522 FFF7FEFF 		bl	CPU_SR_Restore
 478:Libraries/uC-CPU/cpu_c.c ****              }
 479:Libraries/uC-CPU/cpu_c.c ****              break;
 686              		.loc 1 479 0
 687 0526 03E0     		b	.L41
 688              	.L39:
 467:Libraries/uC-CPU/cpu_c.c ****              break;
 689              		.loc 1 467 0
 690 0528 00BF     		nop
 691 052a 02E0     		b	.L33
 692              	.L40:
 455:Libraries/uC-CPU/cpu_c.c ****              break;
 693              		.loc 1 455 0
 694 052c 00BF     		nop
 695 052e 00E0     		b	.L33
 696              	.L41:
 697              		.loc 1 479 0
 698 0530 00BF     		nop
 699              	.L33:
 480:Libraries/uC-CPU/cpu_c.c ****     }
 481:Libraries/uC-CPU/cpu_c.c **** }
 700              		.loc 1 481 0
 701 0532 07F11007 		add	r7, r7, #16
 702 0536 BD46     		mov	sp, r7
 703 0538 80BD     		pop	{r7, pc}
 704              		.cfi_endproc
 705              	.LFE4:
 707 053a 00BF     		.align	2
 708              		.global	CPU_IntSrcPrioSet
 709              		.thumb
 710              		.thumb_func
 712              	CPU_IntSrcPrioSet:
 713              	.LFB5:
 482:Libraries/uC-CPU/cpu_c.c **** 
 483:Libraries/uC-CPU/cpu_c.c **** 
 484:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 485:Libraries/uC-CPU/cpu_c.c **** /*
 486:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 487:Libraries/uC-CPU/cpu_c.c **** *                                         CPU_IntSrcPrioSet()
 488:Libraries/uC-CPU/cpu_c.c **** *
 489:Libraries/uC-CPU/cpu_c.c **** * Description : Set priority of an interrupt source.
 490:Libraries/uC-CPU/cpu_c.c **** *
 491:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 492:Libraries/uC-CPU/cpu_c.c **** *
 493:Libraries/uC-CPU/cpu_c.c **** *               prio    Priority.  Use a lower priority number for a higher priority.
 494:Libraries/uC-CPU/cpu_c.c **** *
 495:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : none.
 496:Libraries/uC-CPU/cpu_c.c **** *
 497:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 498:Libraries/uC-CPU/cpu_c.c **** *
 499:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 500:Libraries/uC-CPU/cpu_c.c **** *
 501:Libraries/uC-CPU/cpu_c.c **** *               (2) Several interrupts priorities CANNOT be set :
 502:Libraries/uC-CPU/cpu_c.c **** *
 503:Libraries/uC-CPU/cpu_c.c **** *                   (a) Reset (always -3).
 504:Libraries/uC-CPU/cpu_c.c **** *                   (b) NMI (always -2).
 505:Libraries/uC-CPU/cpu_c.c **** *                   (c) Hard fault (always -1).
 506:Libraries/uC-CPU/cpu_c.c **** *
 507:Libraries/uC-CPU/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 508:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 509:Libraries/uC-CPU/cpu_c.c **** */
 510:Libraries/uC-CPU/cpu_c.c **** 
 511:Libraries/uC-CPU/cpu_c.c **** void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
 512:Libraries/uC-CPU/cpu_c.c ****                          CPU_INT08U  prio)
 513:Libraries/uC-CPU/cpu_c.c **** {
 714              		.loc 1 513 0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 24
 717              		@ frame_needed = 1, uses_anonymous_args = 0
 718 053c 80B5     		push	{r7, lr}
 719              	.LCFI15:
 720              		.cfi_def_cfa_offset 8
 721              		.cfi_offset 14, -4
 722              		.cfi_offset 7, -8
 723 053e 86B0     		sub	sp, sp, #24
 724              	.LCFI16:
 725              		.cfi_def_cfa_offset 32
 726 0540 00AF     		add	r7, sp, #0
 727              	.LCFI17:
 728              		.cfi_def_cfa_register 7
 729 0542 0246     		mov	r2, r0
 730 0544 0B46     		mov	r3, r1
 731 0546 FA71     		strb	r2, [r7, #7]
 732 0548 BB71     		strb	r3, [r7, #6]
 514:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  group;
 515:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  nbr;
 516:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  pos_max;
 517:Libraries/uC-CPU/cpu_c.c ****     CPU_INT32U  prio_32;
 518:Libraries/uC-CPU/cpu_c.c ****     CPU_INT32U  temp;
 519:Libraries/uC-CPU/cpu_c.c ****     CPU_SR_ALLOC();
 733              		.loc 1 519 0
 734 054a 4FF00003 		mov	r3, #0
 735 054e 7B61     		str	r3, [r7, #20]
 520:Libraries/uC-CPU/cpu_c.c **** 
 521:Libraries/uC-CPU/cpu_c.c **** 
 522:Libraries/uC-CPU/cpu_c.c ****     prio_32 = CPU_RevBits((CPU_INT08U)prio);
 736              		.loc 1 522 0
 737 0550 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 738 0552 1846     		mov	r0, r3
 739 0554 FFF7FEFF 		bl	CPU_RevBits
 740 0558 3861     		str	r0, [r7, #16]
 523:Libraries/uC-CPU/cpu_c.c ****     prio    = (CPU_INT08U)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
 741              		.loc 1 523 0
 742 055a 3B69     		ldr	r3, [r7, #16]
 743 055c 4FEA1363 		lsr	r3, r3, #24
 744 0560 BB71     		strb	r3, [r7, #6]
 524:Libraries/uC-CPU/cpu_c.c **** 
 525:Libraries/uC-CPU/cpu_c.c ****     switch (pos) {
 745              		.loc 1 525 0
 746 0562 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 747 0564 0F2B     		cmp	r3, #15
 748 0566 00F20681 		bhi	.L43
 749 056a 01A2     		adr	r2, .L53
 750 056c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 751              		.align	2
 752              	.L53:
 753 0570 33080000 		.word	.L56+1
 754 0574 33080000 		.word	.L56+1
 755 0578 33080000 		.word	.L56+1
 756 057c 33080000 		.word	.L56+1
 757 0580 B1050000 		.word	.L46+1
 758 0584 EF050000 		.word	.L47+1
 759 0588 31060000 		.word	.L48+1
 760 058c 33080000 		.word	.L56+1
 761 0590 33080000 		.word	.L56+1
 762 0594 33080000 		.word	.L56+1
 763 0598 33080000 		.word	.L56+1
 764 059c 73060000 		.word	.L49+1
 765 05a0 B5060000 		.word	.L50+1
 766 05a4 33080000 		.word	.L56+1
 767 05a8 F3060000 		.word	.L51+1
 768 05ac 35070000 		.word	.L52+1
 769              	.L46:
 526:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 527:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_07:
 528:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_08:
 529:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_09:
 530:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_10:
 531:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_13:
 532:Libraries/uC-CPU/cpu_c.c ****              break;
 533:Libraries/uC-CPU/cpu_c.c **** 
 534:Libraries/uC-CPU/cpu_c.c **** 
 535:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 536:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 537:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 538:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 539:Libraries/uC-CPU/cpu_c.c ****              break;
 540:Libraries/uC-CPU/cpu_c.c **** 
 541:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 542:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 770              		.loc 1 542 0
 771 05b0 FFF7FEFF 		bl	CPU_SR_Save
 772 05b4 7861     		str	r0, [r7, #20]
 773 05b6 FFF7FEFF 		bl	CPU_IntDisMeasStart
 543:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 774              		.loc 1 543 0
 775 05ba 4EF61853 		movw	r3, #60696
 776 05be CEF20003 		movt	r3, 57344
 777 05c2 1B68     		ldr	r3, [r3, #0]
 778 05c4 FB60     		str	r3, [r7, #12]
 544:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
 779              		.loc 1 544 0
 780 05c6 FB68     		ldr	r3, [r7, #12]
 781 05c8 23F0FF03 		bic	r3, r3, #255
 782 05cc FB60     		str	r3, [r7, #12]
 545:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
 783              		.loc 1 545 0
 784 05ce BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 785 05d0 FA68     		ldr	r2, [r7, #12]
 786 05d2 1343     		orrs	r3, r3, r2
 787 05d4 FB60     		str	r3, [r7, #12]
 546:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 788              		.loc 1 546 0
 789 05d6 4EF61853 		movw	r3, #60696
 790 05da CEF20003 		movt	r3, 57344
 791 05de FA68     		ldr	r2, [r7, #12]
 792 05e0 1A60     		str	r2, [r3, #0]
 547:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 793              		.loc 1 547 0
 794 05e2 FFF7FEFF 		bl	CPU_IntDisMeasStop
 795 05e6 7869     		ldr	r0, [r7, #20]
 796 05e8 FFF7FEFF 		bl	CPU_SR_Restore
 548:Libraries/uC-CPU/cpu_c.c ****              break;
 797              		.loc 1 548 0
 798 05ec 24E1     		b	.L42
 799              	.L47:
 549:Libraries/uC-CPU/cpu_c.c **** 
 550:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 551:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 800              		.loc 1 551 0
 801 05ee FFF7FEFF 		bl	CPU_SR_Save
 802 05f2 7861     		str	r0, [r7, #20]
 803 05f4 FFF7FEFF 		bl	CPU_IntDisMeasStart
 552:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 804              		.loc 1 552 0
 805 05f8 4EF61853 		movw	r3, #60696
 806 05fc CEF20003 		movt	r3, 57344
 807 0600 1B68     		ldr	r3, [r3, #0]
 808 0602 FB60     		str	r3, [r7, #12]
 553:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
 809              		.loc 1 553 0
 810 0604 FB68     		ldr	r3, [r7, #12]
 811 0606 23F47F43 		bic	r3, r3, #65280
 812 060a FB60     		str	r3, [r7, #12]
 554:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
 813              		.loc 1 554 0
 814 060c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 815 060e 4FEA0323 		lsl	r3, r3, #8
 816 0612 FA68     		ldr	r2, [r7, #12]
 817 0614 1343     		orrs	r3, r3, r2
 818 0616 FB60     		str	r3, [r7, #12]
 555:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 819              		.loc 1 555 0
 820 0618 4EF61853 		movw	r3, #60696
 821 061c CEF20003 		movt	r3, 57344
 822 0620 FA68     		ldr	r2, [r7, #12]
 823 0622 1A60     		str	r2, [r3, #0]
 556:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 824              		.loc 1 556 0
 825 0624 FFF7FEFF 		bl	CPU_IntDisMeasStop
 826 0628 7869     		ldr	r0, [r7, #20]
 827 062a FFF7FEFF 		bl	CPU_SR_Restore
 557:Libraries/uC-CPU/cpu_c.c ****              break;
 828              		.loc 1 557 0
 829 062e 03E1     		b	.L42
 830              	.L48:
 558:Libraries/uC-CPU/cpu_c.c **** 
 559:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 560:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 831              		.loc 1 560 0
 832 0630 FFF7FEFF 		bl	CPU_SR_Save
 833 0634 7861     		str	r0, [r7, #20]
 834 0636 FFF7FEFF 		bl	CPU_IntDisMeasStart
 561:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 835              		.loc 1 561 0
 836 063a 4EF61853 		movw	r3, #60696
 837 063e CEF20003 		movt	r3, 57344
 838 0642 1B68     		ldr	r3, [r3, #0]
 839 0644 FB60     		str	r3, [r7, #12]
 562:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 840              		.loc 1 562 0
 841 0646 FB68     		ldr	r3, [r7, #12]
 842 0648 23F47F03 		bic	r3, r3, #16711680
 843 064c FB60     		str	r3, [r7, #12]
 563:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 844              		.loc 1 563 0
 845 064e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 846 0650 4FEA0343 		lsl	r3, r3, #16
 847 0654 FA68     		ldr	r2, [r7, #12]
 848 0656 1343     		orrs	r3, r3, r2
 849 0658 FB60     		str	r3, [r7, #12]
 564:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 850              		.loc 1 564 0
 851 065a 4EF61853 		movw	r3, #60696
 852 065e CEF20003 		movt	r3, 57344
 853 0662 FA68     		ldr	r2, [r7, #12]
 854 0664 1A60     		str	r2, [r3, #0]
 565:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 855              		.loc 1 565 0
 856 0666 FFF7FEFF 		bl	CPU_IntDisMeasStop
 857 066a 7869     		ldr	r0, [r7, #20]
 858 066c FFF7FEFF 		bl	CPU_SR_Restore
 566:Libraries/uC-CPU/cpu_c.c ****              break;
 859              		.loc 1 566 0
 860 0670 E2E0     		b	.L42
 861              	.L49:
 567:Libraries/uC-CPU/cpu_c.c **** 
 568:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall.                         
 569:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 862              		.loc 1 569 0
 863 0672 FFF7FEFF 		bl	CPU_SR_Save
 864 0676 7861     		str	r0, [r7, #20]
 865 0678 FFF7FEFF 		bl	CPU_IntDisMeasStart
 570:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI2;
 866              		.loc 1 570 0
 867 067c 4EF61C53 		movw	r3, #60700
 868 0680 CEF20003 		movt	r3, 57344
 869 0684 1B68     		ldr	r3, [r3, #0]
 870 0686 FB60     		str	r3, [r7, #12]
 571:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 871              		.loc 1 571 0
 872 0688 FB68     		ldr	r3, [r7, #12]
 873 068a 23F07F43 		bic	r3, r3, #-16777216
 874 068e FB60     		str	r3, [r7, #12]
 572:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 875              		.loc 1 572 0
 876 0690 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 877 0692 4FEA0363 		lsl	r3, r3, #24
 878 0696 FA68     		ldr	r2, [r7, #12]
 879 0698 1343     		orrs	r3, r3, r2
 880 069a FB60     		str	r3, [r7, #12]
 573:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI2  = temp;
 881              		.loc 1 573 0
 882 069c 4EF61C53 		movw	r3, #60700
 883 06a0 CEF20003 		movt	r3, 57344
 884 06a4 FA68     		ldr	r2, [r7, #12]
 885 06a6 1A60     		str	r2, [r3, #0]
 574:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 886              		.loc 1 574 0
 887 06a8 FFF7FEFF 		bl	CPU_IntDisMeasStop
 888 06ac 7869     		ldr	r0, [r7, #20]
 889 06ae FFF7FEFF 		bl	CPU_SR_Restore
 575:Libraries/uC-CPU/cpu_c.c ****              break;
 890              		.loc 1 575 0
 891 06b2 C1E0     		b	.L42
 892              	.L50:
 576:Libraries/uC-CPU/cpu_c.c **** 
 577:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor.                  
 578:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 893              		.loc 1 578 0
 894 06b4 FFF7FEFF 		bl	CPU_SR_Save
 895 06b8 7861     		str	r0, [r7, #20]
 896 06ba FFF7FEFF 		bl	CPU_IntDisMeasStart
 579:Libraries/uC-CPU/cpu_c.c ****              temp                = CPU_REG_NVIC_SHPRI3;
 897              		.loc 1 579 0
 898 06be 4EF62053 		movw	r3, #60704
 899 06c2 CEF20003 		movt	r3, 57344
 900 06c6 1B68     		ldr	r3, [r3, #0]
 901 06c8 FB60     		str	r3, [r7, #12]
 580:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
 902              		.loc 1 580 0
 903 06ca FB68     		ldr	r3, [r7, #12]
 904 06cc 23F0FF03 		bic	r3, r3, #255
 905 06d0 FB60     		str	r3, [r7, #12]
 581:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
 906              		.loc 1 581 0
 907 06d2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 908 06d4 FA68     		ldr	r2, [r7, #12]
 909 06d6 1343     		orrs	r3, r3, r2
 910 06d8 FB60     		str	r3, [r7, #12]
 582:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 911              		.loc 1 582 0
 912 06da 4EF62053 		movw	r3, #60704
 913 06de CEF20003 		movt	r3, 57344
 914 06e2 FA68     		ldr	r2, [r7, #12]
 915 06e4 1A60     		str	r2, [r3, #0]
 583:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 916              		.loc 1 583 0
 917 06e6 FFF7FEFF 		bl	CPU_IntDisMeasStop
 918 06ea 7869     		ldr	r0, [r7, #20]
 919 06ec FFF7FEFF 		bl	CPU_SR_Restore
 584:Libraries/uC-CPU/cpu_c.c ****              break;
 920              		.loc 1 584 0
 921 06f0 A2E0     		b	.L42
 922              	.L51:
 585:Libraries/uC-CPU/cpu_c.c **** 
 586:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV.                         
 587:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 923              		.loc 1 587 0
 924 06f2 FFF7FEFF 		bl	CPU_SR_Save
 925 06f6 7861     		str	r0, [r7, #20]
 926 06f8 FFF7FEFF 		bl	CPU_IntDisMeasStart
 588:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI3;
 927              		.loc 1 588 0
 928 06fc 4EF62053 		movw	r3, #60704
 929 0700 CEF20003 		movt	r3, 57344
 930 0704 1B68     		ldr	r3, [r3, #0]
 931 0706 FB60     		str	r3, [r7, #12]
 589:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 932              		.loc 1 589 0
 933 0708 FB68     		ldr	r3, [r7, #12]
 934 070a 23F47F03 		bic	r3, r3, #16711680
 935 070e FB60     		str	r3, [r7, #12]
 590:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 936              		.loc 1 590 0
 937 0710 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 938 0712 4FEA0343 		lsl	r3, r3, #16
 939 0716 FA68     		ldr	r2, [r7, #12]
 940 0718 1343     		orrs	r3, r3, r2
 941 071a FB60     		str	r3, [r7, #12]
 591:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 942              		.loc 1 591 0
 943 071c 4EF62053 		movw	r3, #60704
 944 0720 CEF20003 		movt	r3, 57344
 945 0724 FA68     		ldr	r2, [r7, #12]
 946 0726 1A60     		str	r2, [r3, #0]
 592:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 947              		.loc 1 592 0
 948 0728 FFF7FEFF 		bl	CPU_IntDisMeasStop
 949 072c 7869     		ldr	r0, [r7, #20]
 950 072e FFF7FEFF 		bl	CPU_SR_Restore
 593:Libraries/uC-CPU/cpu_c.c ****              break;
 951              		.loc 1 593 0
 952 0732 81E0     		b	.L42
 953              	.L52:
 594:Libraries/uC-CPU/cpu_c.c **** 
 595:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 596:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 954              		.loc 1 596 0
 955 0734 FFF7FEFF 		bl	CPU_SR_Save
 956 0738 7861     		str	r0, [r7, #20]
 957 073a FFF7FEFF 		bl	CPU_IntDisMeasStart
 597:Libraries/uC-CPU/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI3;
 958              		.loc 1 597 0
 959 073e 4EF62053 		movw	r3, #60704
 960 0742 CEF20003 		movt	r3, 57344
 961 0746 1B68     		ldr	r3, [r3, #0]
 962 0748 FB60     		str	r3, [r7, #12]
 598:Libraries/uC-CPU/cpu_c.c ****              temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 963              		.loc 1 598 0
 964 074a FB68     		ldr	r3, [r7, #12]
 965 074c 23F07F43 		bic	r3, r3, #-16777216
 966 0750 FB60     		str	r3, [r7, #12]
 599:Libraries/uC-CPU/cpu_c.c ****              temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 967              		.loc 1 599 0
 968 0752 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 969 0754 4FEA0363 		lsl	r3, r3, #24
 970 0758 FA68     		ldr	r2, [r7, #12]
 971 075a 1343     		orrs	r3, r3, r2
 972 075c FB60     		str	r3, [r7, #12]
 600:Libraries/uC-CPU/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 973              		.loc 1 600 0
 974 075e 4EF62053 		movw	r3, #60704
 975 0762 CEF20003 		movt	r3, 57344
 976 0766 FA68     		ldr	r2, [r7, #12]
 977 0768 1A60     		str	r2, [r3, #0]
 601:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 978              		.loc 1 601 0
 979 076a FFF7FEFF 		bl	CPU_IntDisMeasStop
 980 076e 7869     		ldr	r0, [r7, #20]
 981 0770 FFF7FEFF 		bl	CPU_SR_Restore
 602:Libraries/uC-CPU/cpu_c.c ****              break;
 982              		.loc 1 602 0
 983 0774 60E0     		b	.L42
 984              	.L43:
 603:Libraries/uC-CPU/cpu_c.c **** 
 604:Libraries/uC-CPU/cpu_c.c **** 
 605:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 606:Libraries/uC-CPU/cpu_c.c ****         default:
 607:Libraries/uC-CPU/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 985              		.loc 1 607 0
 986 0776 4EF20403 		movw	r3, #57348
 987 077a CEF20003 		movt	r3, 57344
 988 077e 1B68     		ldr	r3, [r3, #0]
 989 0780 03F10103 		add	r3, r3, #1
 990 0784 DBB2     		uxtb	r3, r3
 991 0786 03F01F03 		and	r3, r3, #31
 992 078a DBB2     		uxtb	r3, r3
 993 078c 4FEA4313 		lsl	r3, r3, #5
 994 0790 DBB2     		uxtb	r3, r3
 995 0792 03F11003 		add	r3, r3, #16
 996 0796 FB72     		strb	r3, [r7, #11]
 608:Libraries/uC-CPU/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 997              		.loc 1 608 0
 998 0798 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 999 079a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1000 079c 9A42     		cmp	r2, r3
 1001 079e 4AD2     		bcs	.L57
 609:Libraries/uC-CPU/cpu_c.c ****                  group                    = (pos - 16) / 4;
 1002              		.loc 1 609 0
 1003 07a0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1004 07a2 A3F11003 		sub	r3, r3, #16
 1005 07a6 03F10302 		add	r2, r3, #3
 1006 07aa 002B     		cmp	r3, #0
 1007 07ac B8BF     		it	lt
 1008 07ae 1346     		movlt	r3, r2
 1009 07b0 4FEAA303 		asr	r3, r3, #2
 1010 07b4 BB72     		strb	r3, [r7, #10]
 610:Libraries/uC-CPU/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 1011              		.loc 1 610 0
 1012 07b6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1013 07b8 A3F11002 		sub	r2, r3, #16
 1014 07bc 4FEAE273 		asr	r3, r2, #31
 1015 07c0 4FEA9373 		lsr	r3, r3, #30
 1016 07c4 D218     		adds	r2, r2, r3
 1017 07c6 02F00302 		and	r2, r2, #3
 1018 07ca D31A     		subs	r3, r2, r3
 1019 07cc 7B72     		strb	r3, [r7, #9]
 611:Libraries/uC-CPU/cpu_c.c **** 
 612:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 1020              		.loc 1 612 0
 1021 07ce FFF7FEFF 		bl	CPU_SR_Save
 1022 07d2 7861     		str	r0, [r7, #20]
 1023 07d4 FFF7FEFF 		bl	CPU_IntDisMeasStart
 613:Libraries/uC-CPU/cpu_c.c ****                  temp                     = CPU_REG_NVIC_PRIO(group);
 1024              		.loc 1 613 0
 1025 07d8 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1026 07da 03F16053 		add	r3, r3, #939524096
 1027 07de 03F56453 		add	r3, r3, #14592
 1028 07e2 4FEA8303 		lsl	r3, r3, #2
 1029 07e6 1B68     		ldr	r3, [r3, #0]
 1030 07e8 FB60     		str	r3, [r7, #12]
 614:Libraries/uC-CPU/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 1031              		.loc 1 614 0
 1032 07ea 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 1033 07ec 4FEAC303 		lsl	r3, r3, #3
 1034 07f0 4FF0FF02 		mov	r2, #255
 1035 07f4 02FA03F3 		lsl	r3, r2, r3
 1036 07f8 6FEA0303 		mvn	r3, r3
 1037 07fc FA68     		ldr	r2, [r7, #12]
 1038 07fe 1340     		ands	r3, r3, r2
 1039 0800 FB60     		str	r3, [r7, #12]
 615:Libraries/uC-CPU/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 1040              		.loc 1 615 0
 1041 0802 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1042 0804 7B7A     		ldrb	r3, [r7, #9]	@ zero_extendqisi2
 1043 0806 4FEAC303 		lsl	r3, r3, #3
 1044 080a 02FA03F3 		lsl	r3, r2, r3
 1045 080e FA68     		ldr	r2, [r7, #12]
 1046 0810 1343     		orrs	r3, r3, r2
 1047 0812 FB60     		str	r3, [r7, #12]
 616:Libraries/uC-CPU/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 1048              		.loc 1 616 0
 1049 0814 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1050 0816 03F16053 		add	r3, r3, #939524096
 1051 081a 03F56453 		add	r3, r3, #14592
 1052 081e 4FEA8303 		lsl	r3, r3, #2
 1053 0822 FA68     		ldr	r2, [r7, #12]
 1054 0824 1A60     		str	r2, [r3, #0]
 617:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 1055              		.loc 1 617 0
 1056 0826 FFF7FEFF 		bl	CPU_IntDisMeasStop
 1057 082a 7869     		ldr	r0, [r7, #20]
 1058 082c FFF7FEFF 		bl	CPU_SR_Restore
 618:Libraries/uC-CPU/cpu_c.c ****              }
 619:Libraries/uC-CPU/cpu_c.c ****              break;
 1059              		.loc 1 619 0
 1060 0830 01E0     		b	.L57
 1061              	.L56:
 532:Libraries/uC-CPU/cpu_c.c ****              break;
 1062              		.loc 1 532 0
 1063 0832 00BF     		nop
 1064 0834 00E0     		b	.L42
 1065              	.L57:
 1066              		.loc 1 619 0
 1067 0836 00BF     		nop
 1068              	.L42:
 620:Libraries/uC-CPU/cpu_c.c ****     }
 621:Libraries/uC-CPU/cpu_c.c **** }
 1069              		.loc 1 621 0
 1070 0838 07F11807 		add	r7, r7, #24
 1071 083c BD46     		mov	sp, r7
 1072 083e 80BD     		pop	{r7, pc}
 1073              		.cfi_endproc
 1074              	.LFE5:
 1076              		.align	2
 1077              		.global	CPU_IntSrcPrioGet
 1078              		.thumb
 1079              		.thumb_func
 1081              	CPU_IntSrcPrioGet:
 1082              	.LFB6:
 622:Libraries/uC-CPU/cpu_c.c **** 
 623:Libraries/uC-CPU/cpu_c.c **** 
 624:Libraries/uC-CPU/cpu_c.c **** /*$PAGE*/
 625:Libraries/uC-CPU/cpu_c.c **** /*
 626:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 627:Libraries/uC-CPU/cpu_c.c **** *                                         CPU_IntSrcPrioGet()
 628:Libraries/uC-CPU/cpu_c.c **** *
 629:Libraries/uC-CPU/cpu_c.c **** * Description : Get priority of an interrupt source.
 630:Libraries/uC-CPU/cpu_c.c **** *
 631:Libraries/uC-CPU/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 632:Libraries/uC-CPU/cpu_c.c **** *
 633:Libraries/uC-CPU/cpu_c.c **** * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
 634:Libraries/uC-CPU/cpu_c.c **** *               DEF_INT_16S_MIN_VAL is returned.
 635:Libraries/uC-CPU/cpu_c.c **** *
 636:Libraries/uC-CPU/cpu_c.c **** * Caller(s)   : Application.
 637:Libraries/uC-CPU/cpu_c.c **** *
 638:Libraries/uC-CPU/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()      Note #1'.
 639:Libraries/uC-CPU/cpu_c.c **** *
 640:Libraries/uC-CPU/cpu_c.c **** *               (2) See 'CPU_IntSrcPrioSet()  Note #2'.
 641:Libraries/uC-CPU/cpu_c.c **** *
 642:Libraries/uC-CPU/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()      Note #3'.
 643:Libraries/uC-CPU/cpu_c.c **** ***************************************************************************************************
 644:Libraries/uC-CPU/cpu_c.c **** */
 645:Libraries/uC-CPU/cpu_c.c **** 
 646:Libraries/uC-CPU/cpu_c.c **** CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
 647:Libraries/uC-CPU/cpu_c.c **** {
 1083              		.loc 1 647 0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 32
 1086              		@ frame_needed = 1, uses_anonymous_args = 0
 1087 0840 80B5     		push	{r7, lr}
 1088              	.LCFI18:
 1089              		.cfi_def_cfa_offset 8
 1090              		.cfi_offset 14, -4
 1091              		.cfi_offset 7, -8
 1092 0842 88B0     		sub	sp, sp, #32
 1093              	.LCFI19:
 1094              		.cfi_def_cfa_offset 40
 1095 0844 00AF     		add	r7, sp, #0
 1096              	.LCFI20:
 1097              		.cfi_def_cfa_register 7
 1098 0846 0346     		mov	r3, r0
 1099 0848 FB71     		strb	r3, [r7, #7]
 648:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  group;
 649:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  nbr;
 650:Libraries/uC-CPU/cpu_c.c ****     CPU_INT08U  pos_max;
 651:Libraries/uC-CPU/cpu_c.c ****     CPU_INT16S  prio;
 652:Libraries/uC-CPU/cpu_c.c ****     CPU_INT32U  prio_32;
 653:Libraries/uC-CPU/cpu_c.c ****     CPU_INT32U  temp;
 654:Libraries/uC-CPU/cpu_c.c ****     CPU_SR_ALLOC();
 1100              		.loc 1 654 0
 1101 084a 4FF00003 		mov	r3, #0
 1102 084e BB61     		str	r3, [r7, #24]
 655:Libraries/uC-CPU/cpu_c.c **** 
 656:Libraries/uC-CPU/cpu_c.c **** 
 657:Libraries/uC-CPU/cpu_c.c ****     switch (pos) {
 1103              		.loc 1 657 0
 1104 0850 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1105 0852 0F2B     		cmp	r3, #15
 1106 0854 00F2C880 		bhi	.L59
 1107 0858 01A2     		adr	r2, .L71
 1108 085a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1109 085e 00BF     		.align	2
 1110              	.L71:
 1111 0860 A1080000 		.word	.L60+1
 1112 0864 A9080000 		.word	.L61+1
 1113 0868 B1080000 		.word	.L62+1
 1114 086c B9080000 		.word	.L63+1
 1115 0870 C1080000 		.word	.L64+1
 1116 0874 EB080000 		.word	.L65+1
 1117 0878 19090000 		.word	.L66+1
 1118 087c A1080000 		.word	.L60+1
 1119 0880 A1080000 		.word	.L60+1
 1120 0884 A1080000 		.word	.L60+1
 1121 0888 A1080000 		.word	.L60+1
 1122 088c 3D090000 		.word	.L67+1
 1123 0890 67090000 		.word	.L68+1
 1124 0894 A1080000 		.word	.L60+1
 1125 0898 91090000 		.word	.L69+1
 1126 089c BF090000 		.word	.L70+1
 1127              	.L60:
 658:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 659:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_07:
 660:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_08:
 661:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_09:
 662:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_10:
 663:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RSVD_13:
 664:Libraries/uC-CPU/cpu_c.c ****              prio = DEF_INT_16S_MIN_VAL;
 1128              		.loc 1 664 0
 1129 08a0 4FF40043 		mov	r3, #32768
 1130 08a4 FB83     		strh	r3, [r7, #30]	@ movhi
 665:Libraries/uC-CPU/cpu_c.c ****              break;
 1131              		.loc 1 665 0
 1132 08a6 ECE0     		b	.L72
 1133              	.L61:
 666:Libraries/uC-CPU/cpu_c.c **** 
 667:Libraries/uC-CPU/cpu_c.c **** 
 668:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 669:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 670:Libraries/uC-CPU/cpu_c.c ****              prio = -3;
 1134              		.loc 1 670 0
 1135 08a8 4FF6FD73 		movw	r3, #65533
 1136 08ac FB83     		strh	r3, [r7, #30]	@ movhi
 671:Libraries/uC-CPU/cpu_c.c ****              break;
 1137              		.loc 1 671 0
 1138 08ae E8E0     		b	.L72
 1139              	.L62:
 672:Libraries/uC-CPU/cpu_c.c **** 
 673:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 674:Libraries/uC-CPU/cpu_c.c ****              prio = -2;
 1140              		.loc 1 674 0
 1141 08b0 4FF6FE73 		movw	r3, #65534
 1142 08b4 FB83     		strh	r3, [r7, #30]	@ movhi
 675:Libraries/uC-CPU/cpu_c.c ****              break;
 1143              		.loc 1 675 0
 1144 08b6 E4E0     		b	.L72
 1145              	.L63:
 676:Libraries/uC-CPU/cpu_c.c **** 
 677:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 678:Libraries/uC-CPU/cpu_c.c ****              prio = -1;
 1146              		.loc 1 678 0
 1147 08b8 4FF6FF73 		movw	r3, #65535
 1148 08bc FB83     		strh	r3, [r7, #30]	@ movhi
 679:Libraries/uC-CPU/cpu_c.c ****              break;
 1149              		.loc 1 679 0
 1150 08be E0E0     		b	.L72
 1151              	.L64:
 680:Libraries/uC-CPU/cpu_c.c **** 
 681:Libraries/uC-CPU/cpu_c.c **** 
 682:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 683:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1152              		.loc 1 683 0
 1153 08c0 FFF7FEFF 		bl	CPU_SR_Save
 1154 08c4 B861     		str	r0, [r7, #24]
 1155 08c6 FFF7FEFF 		bl	CPU_IntDisMeasStart
 684:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1156              		.loc 1 684 0
 1157 08ca 4EF61853 		movw	r3, #60696
 1158 08ce CEF20003 		movt	r3, 57344
 1159 08d2 1B68     		ldr	r3, [r3, #0]
 1160 08d4 7B61     		str	r3, [r7, #20]
 685:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1161              		.loc 1 685 0
 1162 08d6 7B69     		ldr	r3, [r7, #20]
 1163 08d8 9BB2     		uxth	r3, r3
 1164 08da DBB2     		uxtb	r3, r3
 1165 08dc FB83     		strh	r3, [r7, #30]	@ movhi
 686:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1166              		.loc 1 686 0
 1167 08de FFF7FEFF 		bl	CPU_IntDisMeasStop
 1168 08e2 B869     		ldr	r0, [r7, #24]
 1169 08e4 FFF7FEFF 		bl	CPU_SR_Restore
 687:Libraries/uC-CPU/cpu_c.c ****              break;
 1170              		.loc 1 687 0
 1171 08e8 CBE0     		b	.L72
 1172              	.L65:
 688:Libraries/uC-CPU/cpu_c.c **** 
 689:Libraries/uC-CPU/cpu_c.c **** 
 690:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 691:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1173              		.loc 1 691 0
 1174 08ea FFF7FEFF 		bl	CPU_SR_Save
 1175 08ee B861     		str	r0, [r7, #24]
 1176 08f0 FFF7FEFF 		bl	CPU_IntDisMeasStart
 692:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1177              		.loc 1 692 0
 1178 08f4 4EF61853 		movw	r3, #60696
 1179 08f8 CEF20003 		movt	r3, 57344
 1180 08fc 1B68     		ldr	r3, [r3, #0]
 1181 08fe 7B61     		str	r3, [r7, #20]
 693:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1182              		.loc 1 693 0
 1183 0900 7B69     		ldr	r3, [r7, #20]
 1184 0902 4FEA1323 		lsr	r3, r3, #8
 1185 0906 9BB2     		uxth	r3, r3
 1186 0908 DBB2     		uxtb	r3, r3
 1187 090a FB83     		strh	r3, [r7, #30]	@ movhi
 694:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1188              		.loc 1 694 0
 1189 090c FFF7FEFF 		bl	CPU_IntDisMeasStop
 1190 0910 B869     		ldr	r0, [r7, #24]
 1191 0912 FFF7FEFF 		bl	CPU_SR_Restore
 695:Libraries/uC-CPU/cpu_c.c ****              break;
 1192              		.loc 1 695 0
 1193 0916 B4E0     		b	.L72
 1194              	.L66:
 696:Libraries/uC-CPU/cpu_c.c **** 
 697:Libraries/uC-CPU/cpu_c.c **** 
 698:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 699:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1195              		.loc 1 699 0
 1196 0918 FFF7FEFF 		bl	CPU_SR_Save
 1197 091c B861     		str	r0, [r7, #24]
 1198 091e FFF7FEFF 		bl	CPU_IntDisMeasStart
 700:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1199              		.loc 1 700 0
 1200 0922 4EF61853 		movw	r3, #60696
 1201 0926 CEF20003 		movt	r3, 57344
 1202 092a 1B68     		ldr	r3, [r3, #0]
 1203 092c 7B61     		str	r3, [r7, #20]
 701:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1204              		.loc 1 701 0
 1205 092e 7B69     		ldr	r3, [r7, #20]
 1206 0930 4FEA1343 		lsr	r3, r3, #16
 1207 0934 9BB2     		uxth	r3, r3
 1208 0936 DBB2     		uxtb	r3, r3
 1209 0938 FB83     		strh	r3, [r7, #30]	@ movhi
 702:Libraries/uC-CPU/cpu_c.c ****              break;
 1210              		.loc 1 702 0
 1211 093a A2E0     		b	.L72
 1212              	.L67:
 703:Libraries/uC-CPU/cpu_c.c **** 
 704:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall.                         
 705:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1213              		.loc 1 705 0
 1214 093c FFF7FEFF 		bl	CPU_SR_Save
 1215 0940 B861     		str	r0, [r7, #24]
 1216 0942 FFF7FEFF 		bl	CPU_IntDisMeasStart
 706:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI2;
 1217              		.loc 1 706 0
 1218 0946 4EF61C53 		movw	r3, #60700
 1219 094a CEF20003 		movt	r3, 57344
 1220 094e 1B68     		ldr	r3, [r3, #0]
 1221 0950 7B61     		str	r3, [r7, #20]
 707:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1222              		.loc 1 707 0
 1223 0952 7B69     		ldr	r3, [r7, #20]
 1224 0954 4FEA1363 		lsr	r3, r3, #24
 1225 0958 FB83     		strh	r3, [r7, #30]	@ movhi
 708:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1226              		.loc 1 708 0
 1227 095a FFF7FEFF 		bl	CPU_IntDisMeasStop
 1228 095e B869     		ldr	r0, [r7, #24]
 1229 0960 FFF7FEFF 		bl	CPU_SR_Restore
 709:Libraries/uC-CPU/cpu_c.c ****              break;
 1230              		.loc 1 709 0
 1231 0964 8DE0     		b	.L72
 1232              	.L68:
 710:Libraries/uC-CPU/cpu_c.c **** 
 711:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor.                  
 712:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1233              		.loc 1 712 0
 1234 0966 FFF7FEFF 		bl	CPU_SR_Save
 1235 096a B861     		str	r0, [r7, #24]
 1236 096c FFF7FEFF 		bl	CPU_IntDisMeasStart
 713:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1237              		.loc 1 713 0
 1238 0970 4EF62053 		movw	r3, #60704
 1239 0974 CEF20003 		movt	r3, 57344
 1240 0978 1B68     		ldr	r3, [r3, #0]
 1241 097a 7B61     		str	r3, [r7, #20]
 714:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1242              		.loc 1 714 0
 1243 097c 7B69     		ldr	r3, [r7, #20]
 1244 097e 9BB2     		uxth	r3, r3
 1245 0980 DBB2     		uxtb	r3, r3
 1246 0982 FB83     		strh	r3, [r7, #30]	@ movhi
 715:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1247              		.loc 1 715 0
 1248 0984 FFF7FEFF 		bl	CPU_IntDisMeasStop
 1249 0988 B869     		ldr	r0, [r7, #24]
 1250 098a FFF7FEFF 		bl	CPU_SR_Restore
 716:Libraries/uC-CPU/cpu_c.c ****              break;
 1251              		.loc 1 716 0
 1252 098e 78E0     		b	.L72
 1253              	.L69:
 717:Libraries/uC-CPU/cpu_c.c **** 
 718:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV.                         
 719:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1254              		.loc 1 719 0
 1255 0990 FFF7FEFF 		bl	CPU_SR_Save
 1256 0994 B861     		str	r0, [r7, #24]
 1257 0996 FFF7FEFF 		bl	CPU_IntDisMeasStart
 720:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1258              		.loc 1 720 0
 1259 099a 4EF62053 		movw	r3, #60704
 1260 099e CEF20003 		movt	r3, 57344
 1261 09a2 1B68     		ldr	r3, [r3, #0]
 1262 09a4 7B61     		str	r3, [r7, #20]
 721:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1263              		.loc 1 721 0
 1264 09a6 7B69     		ldr	r3, [r7, #20]
 1265 09a8 4FEA1343 		lsr	r3, r3, #16
 1266 09ac 9BB2     		uxth	r3, r3
 1267 09ae DBB2     		uxtb	r3, r3
 1268 09b0 FB83     		strh	r3, [r7, #30]	@ movhi
 722:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1269              		.loc 1 722 0
 1270 09b2 FFF7FEFF 		bl	CPU_IntDisMeasStop
 1271 09b6 B869     		ldr	r0, [r7, #24]
 1272 09b8 FFF7FEFF 		bl	CPU_SR_Restore
 723:Libraries/uC-CPU/cpu_c.c ****              break;
 1273              		.loc 1 723 0
 1274 09bc 61E0     		b	.L72
 1275              	.L70:
 724:Libraries/uC-CPU/cpu_c.c **** 
 725:Libraries/uC-CPU/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 726:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1276              		.loc 1 726 0
 1277 09be FFF7FEFF 		bl	CPU_SR_Save
 1278 09c2 B861     		str	r0, [r7, #24]
 1279 09c4 FFF7FEFF 		bl	CPU_IntDisMeasStart
 727:Libraries/uC-CPU/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1280              		.loc 1 727 0
 1281 09c8 4EF62053 		movw	r3, #60704
 1282 09cc CEF20003 		movt	r3, 57344
 1283 09d0 1B68     		ldr	r3, [r3, #0]
 1284 09d2 7B61     		str	r3, [r7, #20]
 728:Libraries/uC-CPU/cpu_c.c ****              prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1285              		.loc 1 728 0
 1286 09d4 7B69     		ldr	r3, [r7, #20]
 1287 09d6 4FEA1363 		lsr	r3, r3, #24
 1288 09da FB83     		strh	r3, [r7, #30]	@ movhi
 729:Libraries/uC-CPU/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1289              		.loc 1 729 0
 1290 09dc FFF7FEFF 		bl	CPU_IntDisMeasStop
 1291 09e0 B869     		ldr	r0, [r7, #24]
 1292 09e2 FFF7FEFF 		bl	CPU_SR_Restore
 730:Libraries/uC-CPU/cpu_c.c ****              break;
 1293              		.loc 1 730 0
 1294 09e6 4CE0     		b	.L72
 1295              	.L59:
 731:Libraries/uC-CPU/cpu_c.c **** 
 732:Libraries/uC-CPU/cpu_c.c **** 
 733:Libraries/uC-CPU/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 734:Libraries/uC-CPU/cpu_c.c ****         default:
 735:Libraries/uC-CPU/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 1296              		.loc 1 735 0
 1297 09e8 4EF20403 		movw	r3, #57348
 1298 09ec CEF20003 		movt	r3, 57344
 1299 09f0 1B68     		ldr	r3, [r3, #0]
 1300 09f2 03F10103 		add	r3, r3, #1
 1301 09f6 DBB2     		uxtb	r3, r3
 1302 09f8 03F01F03 		and	r3, r3, #31
 1303 09fc DBB2     		uxtb	r3, r3
 1304 09fe 4FEA4313 		lsl	r3, r3, #5
 1305 0a02 DBB2     		uxtb	r3, r3
 1306 0a04 03F11003 		add	r3, r3, #16
 1307 0a08 FB74     		strb	r3, [r7, #19]
 736:Libraries/uC-CPU/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 1308              		.loc 1 736 0
 1309 0a0a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1310 0a0c FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 1311 0a0e 9A42     		cmp	r2, r3
 1312 0a10 33D2     		bcs	.L73
 737:Libraries/uC-CPU/cpu_c.c ****                  group = (pos - 16) / 4;
 1313              		.loc 1 737 0
 1314 0a12 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1315 0a14 A3F11003 		sub	r3, r3, #16
 1316 0a18 03F10302 		add	r2, r3, #3
 1317 0a1c 002B     		cmp	r3, #0
 1318 0a1e B8BF     		it	lt
 1319 0a20 1346     		movlt	r3, r2
 1320 0a22 4FEAA303 		asr	r3, r3, #2
 1321 0a26 BB74     		strb	r3, [r7, #18]
 738:Libraries/uC-CPU/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 1322              		.loc 1 738 0
 1323 0a28 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1324 0a2a A3F11002 		sub	r2, r3, #16
 1325 0a2e 4FEAE273 		asr	r3, r2, #31
 1326 0a32 4FEA9373 		lsr	r3, r3, #30
 1327 0a36 D218     		adds	r2, r2, r3
 1328 0a38 02F00302 		and	r2, r2, #3
 1329 0a3c D31A     		subs	r3, r2, r3
 1330 0a3e 7B74     		strb	r3, [r7, #17]
 739:Libraries/uC-CPU/cpu_c.c **** 
 740:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 1331              		.loc 1 740 0
 1332 0a40 FFF7FEFF 		bl	CPU_SR_Save
 1333 0a44 B861     		str	r0, [r7, #24]
 1334 0a46 FFF7FEFF 		bl	CPU_IntDisMeasStart
 741:Libraries/uC-CPU/cpu_c.c ****                  temp  = CPU_REG_NVIC_PRIO(group);
 1335              		.loc 1 741 0
 1336 0a4a BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 1337 0a4c 03F16053 		add	r3, r3, #939524096
 1338 0a50 03F56453 		add	r3, r3, #14592
 1339 0a54 4FEA8303 		lsl	r3, r3, #2
 1340 0a58 1B68     		ldr	r3, [r3, #0]
 1341 0a5a 7B61     		str	r3, [r7, #20]
 742:Libraries/uC-CPU/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 1342              		.loc 1 742 0
 1343 0a5c FFF7FEFF 		bl	CPU_IntDisMeasStop
 1344 0a60 B869     		ldr	r0, [r7, #24]
 1345 0a62 FFF7FEFF 		bl	CPU_SR_Restore
 743:Libraries/uC-CPU/cpu_c.c **** 
 744:Libraries/uC-CPU/cpu_c.c ****                  prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1346              		.loc 1 744 0
 1347 0a66 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 1348 0a68 4FEAC303 		lsl	r3, r3, #3
 1349 0a6c 7A69     		ldr	r2, [r7, #20]
 1350 0a6e 22FA03F3 		lsr	r3, r2, r3
 1351 0a72 9BB2     		uxth	r3, r3
 1352 0a74 DBB2     		uxtb	r3, r3
 1353 0a76 FB83     		strh	r3, [r7, #30]	@ movhi
 745:Libraries/uC-CPU/cpu_c.c ****              } else {
 746:Libraries/uC-CPU/cpu_c.c ****                  prio  = DEF_INT_16S_MIN_VAL;
 747:Libraries/uC-CPU/cpu_c.c ****              }
 748:Libraries/uC-CPU/cpu_c.c ****              break;
 1354              		.loc 1 748 0
 1355 0a78 02E0     		b	.L76
 1356              	.L73:
 746:Libraries/uC-CPU/cpu_c.c ****                  prio  = DEF_INT_16S_MIN_VAL;
 1357              		.loc 1 746 0
 1358 0a7a 4FF40043 		mov	r3, #32768
 1359 0a7e FB83     		strh	r3, [r7, #30]	@ movhi
 1360              	.L76:
 1361              		.loc 1 748 0
 1362 0a80 00BF     		nop
 1363              	.L72:
 749:Libraries/uC-CPU/cpu_c.c ****     }
 750:Libraries/uC-CPU/cpu_c.c **** 
 751:Libraries/uC-CPU/cpu_c.c ****     if (prio >= 0) {
 1364              		.loc 1 751 0
 1365 0a82 B7F91E30 		ldrsh	r3, [r7, #30]
 1366 0a86 002B     		cmp	r3, #0
 1367 0a88 09DB     		blt	.L75
 752:Libraries/uC-CPU/cpu_c.c ****         prio_32 = CPU_RevBits((CPU_INT32U)prio);
 1368              		.loc 1 752 0
 1369 0a8a B7F91E30 		ldrsh	r3, [r7, #30]
 1370 0a8e 1846     		mov	r0, r3
 1371 0a90 FFF7FEFF 		bl	CPU_RevBits
 1372 0a94 F860     		str	r0, [r7, #12]
 753:Libraries/uC-CPU/cpu_c.c ****         prio    = (CPU_INT16S)(prio_32 >> (3 * DEF_OCTET_NBR_BITS));
 1373              		.loc 1 753 0
 1374 0a96 FB68     		ldr	r3, [r7, #12]
 1375 0a98 4FEA1363 		lsr	r3, r3, #24
 1376 0a9c FB83     		strh	r3, [r7, #30]	@ movhi
 1377              	.L75:
 754:Libraries/uC-CPU/cpu_c.c ****     }
 755:Libraries/uC-CPU/cpu_c.c **** 
 756:Libraries/uC-CPU/cpu_c.c ****     return (prio);
 1378              		.loc 1 756 0
 1379 0a9e FB8B     		ldrh	r3, [r7, #30]
 1380 0aa0 1BB2     		sxth	r3, r3
 757:Libraries/uC-CPU/cpu_c.c **** }
 1381              		.loc 1 757 0
 1382 0aa2 1846     		mov	r0, r3
 1383 0aa4 07F12007 		add	r7, r7, #32
 1384 0aa8 BD46     		mov	sp, r7
 1385 0aaa 80BD     		pop	{r7, pc}
 1386              		.cfi_endproc
 1387              	.LFE6:
 1389              	.Letext0:
 1390              		.file 2 "Libraries/uC-CPU/cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_c.c
     /tmp/ccKGnLnA.s:18     .text:00000000 $t
     /tmp/ccKGnLnA.s:23     .text:00000000 CPU_BitBandClr
     /tmp/ccKGnLnA.s:112    .text:00000088 CPU_BitBandSet
     /tmp/ccKGnLnA.s:200    .text:00000110 CPU_IntSrcDis
     /tmp/ccKGnLnA.s:230    .text:0000012c $d
     /tmp/ccKGnLnA.s:248    .text:0000016c $t
     /tmp/ccKGnLnA.s:398    .text:000002bc CPU_IntSrcEn
     /tmp/ccKGnLnA.s:428    .text:000002d8 $d
     /tmp/ccKGnLnA.s:446    .text:00000318 $t
     /tmp/ccKGnLnA.s:596    .text:00000468 CPU_IntSrcPendClr
     /tmp/ccKGnLnA.s:712    .text:0000053c CPU_IntSrcPrioSet
     /tmp/ccKGnLnA.s:753    .text:00000570 $d
     /tmp/ccKGnLnA.s:771    .text:000005b0 $t
     /tmp/ccKGnLnA.s:1081   .text:00000840 CPU_IntSrcPrioGet
     /tmp/ccKGnLnA.s:1111   .text:00000860 $d
     /tmp/ccKGnLnA.s:1129   .text:000008a0 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_IntDisMeasStart
CPU_IntDisMeasStop
CPU_SR_Restore
CPU_RevBits
