// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "03/08/2024 22:49:56"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_OKBE (
	clk,
	btn,
	led,
	led2,
	tx,
	rx);
input 	clk;
input 	btn;
output 	led;
output 	led2;
output 	tx;
input 	rx;

// Design Ports Information
// led	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \led~output_o ;
wire \led2~output_o ;
wire \tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \TX_inst|bit_cnt[0]~4_combout ;
wire \TX_inst|Add1~0_combout ;
wire \TX_inst|clock_cnt~1_combout ;
wire \TX_inst|Add1~1 ;
wire \TX_inst|Add1~2_combout ;
wire \TX_inst|Add1~3 ;
wire \TX_inst|Add1~4_combout ;
wire \TX_inst|Add1~5 ;
wire \TX_inst|Add1~6_combout ;
wire \TX_inst|clock_cnt~0_combout ;
wire \TX_inst|Add1~7 ;
wire \TX_inst|Add1~8_combout ;
wire \TX_inst|clock_cnt~2_combout ;
wire \TX_inst|Add1~9 ;
wire \TX_inst|Add1~10_combout ;
wire \TX_inst|Add1~11 ;
wire \TX_inst|Add1~12_combout ;
wire \TX_inst|clock_cnt~3_combout ;
wire \TX_inst|Add1~13 ;
wire \TX_inst|Add1~14_combout ;
wire \TX_inst|Add1~15 ;
wire \TX_inst|Add1~16_combout ;
wire \TX_inst|Add1~17 ;
wire \TX_inst|Add1~18_combout ;
wire \TX_inst|Add1~19 ;
wire \TX_inst|Add1~20_combout ;
wire \TX_inst|clock_cnt~4_combout ;
wire \TX_inst|Add1~21 ;
wire \TX_inst|Add1~22_combout ;
wire \TX_inst|Add1~23 ;
wire \TX_inst|Add1~24_combout ;
wire \TX_inst|clock_cnt~5_combout ;
wire \TX_inst|Add1~25 ;
wire \TX_inst|Add1~26_combout ;
wire \TX_inst|Add1~27 ;
wire \TX_inst|Add1~28_combout ;
wire \TX_inst|Add1~29 ;
wire \TX_inst|Add1~30_combout ;
wire \TX_inst|Add1~31 ;
wire \TX_inst|Add1~32_combout ;
wire \TX_inst|Add1~33 ;
wire \TX_inst|Add1~34_combout ;
wire \TX_inst|Add1~35 ;
wire \TX_inst|Add1~36_combout ;
wire \TX_inst|Add1~37 ;
wire \TX_inst|Add1~38_combout ;
wire \TX_inst|Add1~39 ;
wire \TX_inst|Add1~40_combout ;
wire \TX_inst|Add1~41 ;
wire \TX_inst|Add1~42_combout ;
wire \TX_inst|Add1~43 ;
wire \TX_inst|Add1~44_combout ;
wire \TX_inst|Add1~45 ;
wire \TX_inst|Add1~46_combout ;
wire \TX_inst|Add1~47 ;
wire \TX_inst|Add1~48_combout ;
wire \TX_inst|Add1~49 ;
wire \TX_inst|Add1~50_combout ;
wire \TX_inst|Add1~51 ;
wire \TX_inst|Add1~52_combout ;
wire \TX_inst|Add1~53 ;
wire \TX_inst|Add1~54_combout ;
wire \TX_inst|Add1~55 ;
wire \TX_inst|Add1~56_combout ;
wire \TX_inst|Add1~57 ;
wire \TX_inst|Add1~58_combout ;
wire \TX_inst|Add1~59 ;
wire \TX_inst|Add1~60_combout ;
wire \TX_inst|Add1~61 ;
wire \TX_inst|Add1~62_combout ;
wire \TX_inst|Equal0~9_combout ;
wire \TX_inst|Equal0~8_combout ;
wire \TX_inst|Equal0~6_combout ;
wire \TX_inst|Equal0~5_combout ;
wire \TX_inst|Equal0~7_combout ;
wire \TX_inst|Equal0~0_combout ;
wire \TX_inst|Equal0~1_combout ;
wire \TX_inst|Equal0~2_combout ;
wire \TX_inst|Equal0~3_combout ;
wire \TX_inst|Equal0~4_combout ;
wire \TX_inst|Equal0~10_combout ;
wire \TX_inst|bit_cnt[0]~0_combout ;
wire \TX_inst|bit_cnt~2_combout ;
wire \TX_inst|bit_cnt~1_combout ;
wire \TX_inst|bit_cnt[2]~3_combout ;
wire \TX_inst|Equal1~0_combout ;
wire \data_tx_valid~0_combout ;
wire \data_tx_valid~q ;
wire \TX_inst|state.write~2_combout ;
wire \TX_inst|state.write~q ;
wire \always0~0_combout ;
wire \rx~input_o ;
wire \rx_inst|prev_ss~q ;
wire \rx_inst|clock_cnt[31]~4_combout ;
wire \rx_inst|Add0~0_combout ;
wire \rx_inst|clock_cnt[31]~2_combout ;
wire \rx_inst|Selector32~0_combout ;
wire \rx_inst|clock_cnt[0]~3_combout ;
wire \rx_inst|Add0~1 ;
wire \rx_inst|Add0~2_combout ;
wire \rx_inst|clock_cnt[1]~5_combout ;
wire \rx_inst|Add0~3 ;
wire \rx_inst|Add0~4_combout ;
wire \rx_inst|clock_cnt[2]~27_combout ;
wire \rx_inst|Add0~5 ;
wire \rx_inst|Add0~6_combout ;
wire \rx_inst|clock_cnt[3]~32_combout ;
wire \rx_inst|Add0~7 ;
wire \rx_inst|Add0~9 ;
wire \rx_inst|Add0~11 ;
wire \rx_inst|Add0~12_combout ;
wire \rx_inst|clock_cnt[6]~34_combout ;
wire \rx_inst|Add0~13 ;
wire \rx_inst|Add0~14_combout ;
wire \rx_inst|clock_cnt[7]~6_combout ;
wire \rx_inst|Add0~15 ;
wire \rx_inst|Add0~16_combout ;
wire \rx_inst|clock_cnt[8]~7_combout ;
wire \rx_inst|Add0~17 ;
wire \rx_inst|Add0~18_combout ;
wire \rx_inst|clock_cnt[9]~29_combout ;
wire \rx_inst|Add0~19 ;
wire \rx_inst|Add0~20_combout ;
wire \rx_inst|clock_cnt[10]~35_combout ;
wire \rx_inst|Add0~21 ;
wire \rx_inst|Add0~22_combout ;
wire \rx_inst|clock_cnt[11]~30_combout ;
wire \rx_inst|Add0~23 ;
wire \rx_inst|Add0~24_combout ;
wire \rx_inst|clock_cnt[12]~31_combout ;
wire \rx_inst|Add0~25 ;
wire \rx_inst|Add0~26_combout ;
wire \rx_inst|clock_cnt[13]~8_combout ;
wire \rx_inst|Add0~27 ;
wire \rx_inst|Add0~28_combout ;
wire \rx_inst|clock_cnt[14]~9_combout ;
wire \rx_inst|Add0~29 ;
wire \rx_inst|Add0~30_combout ;
wire \rx_inst|clock_cnt[15]~10_combout ;
wire \rx_inst|Add0~31 ;
wire \rx_inst|Add0~32_combout ;
wire \rx_inst|clock_cnt[16]~11_combout ;
wire \rx_inst|Add0~33 ;
wire \rx_inst|Add0~34_combout ;
wire \rx_inst|clock_cnt[17]~12_combout ;
wire \rx_inst|Add0~35 ;
wire \rx_inst|Add0~36_combout ;
wire \rx_inst|clock_cnt[18]~13_combout ;
wire \rx_inst|Add0~37 ;
wire \rx_inst|Add0~38_combout ;
wire \rx_inst|clock_cnt[19]~14_combout ;
wire \rx_inst|Add0~39 ;
wire \rx_inst|Add0~40_combout ;
wire \rx_inst|clock_cnt[20]~15_combout ;
wire \rx_inst|Add0~41 ;
wire \rx_inst|Add0~42_combout ;
wire \rx_inst|clock_cnt[21]~16_combout ;
wire \rx_inst|Add0~43 ;
wire \rx_inst|Add0~44_combout ;
wire \rx_inst|clock_cnt[22]~17_combout ;
wire \rx_inst|Add0~45 ;
wire \rx_inst|Add0~46_combout ;
wire \rx_inst|clock_cnt[23]~18_combout ;
wire \rx_inst|Add0~47 ;
wire \rx_inst|Add0~48_combout ;
wire \rx_inst|clock_cnt[24]~19_combout ;
wire \rx_inst|Add0~49 ;
wire \rx_inst|Add0~50_combout ;
wire \rx_inst|clock_cnt[25]~20_combout ;
wire \rx_inst|Add0~51 ;
wire \rx_inst|Add0~52_combout ;
wire \rx_inst|clock_cnt[26]~21_combout ;
wire \rx_inst|Add0~53 ;
wire \rx_inst|Add0~54_combout ;
wire \rx_inst|clock_cnt[27]~22_combout ;
wire \rx_inst|Add0~55 ;
wire \rx_inst|Add0~56_combout ;
wire \rx_inst|clock_cnt[28]~23_combout ;
wire \rx_inst|Add0~57 ;
wire \rx_inst|Add0~58_combout ;
wire \rx_inst|clock_cnt[29]~24_combout ;
wire \rx_inst|Add0~59 ;
wire \rx_inst|Add0~60_combout ;
wire \rx_inst|clock_cnt[30]~25_combout ;
wire \rx_inst|Add0~61 ;
wire \rx_inst|Add0~62_combout ;
wire \rx_inst|clock_cnt[31]~26_combout ;
wire \rx_inst|Equal0~5_combout ;
wire \rx_inst|Equal0~6_combout ;
wire \rx_inst|Equal0~0_combout ;
wire \rx_inst|Equal0~2_combout ;
wire \rx_inst|Equal0~1_combout ;
wire \rx_inst|Equal0~3_combout ;
wire \rx_inst|Equal0~4_combout ;
wire \rx_inst|Equal0~9_combout ;
wire \rx_inst|Equal0~10_combout ;
wire \rx_inst|Add1~0_combout ;
wire \rx_inst|bit_cnt[4]~0_combout ;
wire \rx_inst|Add1~1 ;
wire \rx_inst|Add1~2_combout ;
wire \rx_inst|Add1~3 ;
wire \rx_inst|Add1~4_combout ;
wire \rx_inst|Add1~5 ;
wire \rx_inst|Add1~6_combout ;
wire \rx_inst|bit_cnt~1_combout ;
wire \rx_inst|Add1~7 ;
wire \rx_inst|Add1~8_combout ;
wire \rx_inst|Equal2~0_combout ;
wire \rx_inst|Selector33~0_combout ;
wire \rx_inst|Selector35~0_combout ;
wire \rx_inst|state.stop~q ;
wire \rx_inst|clock_cnt[31]~0_combout ;
wire \rx_inst|clock_cnt[31]~1_combout ;
wire \rx_inst|Add0~10_combout ;
wire \rx_inst|clock_cnt[5]~28_combout ;
wire \rx_inst|Equal0~7_combout ;
wire \rx_inst|Equal3~0_combout ;
wire \rx_inst|Equal3~1_combout ;
wire \rx_inst|Equal3~2_combout ;
wire \rx_inst|Selector0~0_combout ;
wire \rx_inst|Selector33~2_combout ;
wire \rx_inst|state.00~q ;
wire \rx_inst|Selector32~1_combout ;
wire \rx_inst|Add0~8_combout ;
wire \rx_inst|clock_cnt[4]~33_combout ;
wire \rx_inst|Equal0~8_combout ;
wire \rx_inst|Equal1~0_combout ;
wire \rx_inst|Equal1~1_combout ;
wire \rx_inst|Equal1~2_combout ;
wire \rx_inst|Selector33~1_combout ;
wire \rx_inst|Selector34~0_combout ;
wire \rx_inst|state.read~q ;
wire \rx_inst|Selector0~1_combout ;
wire \rx_inst|data_valid~q ;
wire \btn~input_o ;
wire \state[0]~0_combout ;
wire \rx_inst|data_r[7]~feeder_combout ;
wire \rx_inst|data_r[6]~feeder_combout ;
wire \rx_inst|data_r[3]~feeder_combout ;
wire \data~4_combout ;
wire \data[7]~1_combout ;
wire \TX_inst|data[4]~2_combout ;
wire \data~3_combout ;
wire \TX_inst|Mux0~1_combout ;
wire \data~2_combout ;
wire \TX_inst|data[6]~1_combout ;
wire \data~5_combout ;
wire \TX_inst|Mux0~2_combout ;
wire \data~7_combout ;
wire \TX_inst|data[2]~3_combout ;
wire \data~6_combout ;
wire \TX_inst|Mux0~3_combout ;
wire \rx_inst|data_r[0]~feeder_combout ;
wire \data~8_combout ;
wire \TX_inst|Mux0~4_combout ;
wire \TX_inst|Mux0~5_combout ;
wire \TX_inst|data[9]~feeder_combout ;
wire \data~0_combout ;
wire \TX_inst|data[8]~0_combout ;
wire \TX_inst|Mux0~0_combout ;
wire \TX_inst|Mux0~6_combout ;
wire [4:0] \rx_inst|bit_cnt ;
wire [1:0] state;
wire [9:0] \TX_inst|data ;
wire [31:0] \rx_inst|clock_cnt ;
wire [3:0] \TX_inst|bit_cnt ;
wire [7:0] data;
wire [7:0] \rx_inst|data_r ;
wire [31:0] \TX_inst|clock_cnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \led~output (
	.i(!state[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led~output_o ),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \led2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \tx~output (
	.i(\TX_inst|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \TX_inst|bit_cnt[0]~4 (
// Equation(s):
// \TX_inst|bit_cnt[0]~4_combout  = !\TX_inst|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\TX_inst|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\TX_inst|bit_cnt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|bit_cnt[0]~4 .lut_mask = 16'h0F0F;
defparam \TX_inst|bit_cnt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneive_lcell_comb \TX_inst|Add1~0 (
// Equation(s):
// \TX_inst|Add1~0_combout  = \TX_inst|clock_cnt [0] $ (VCC)
// \TX_inst|Add1~1  = CARRY(\TX_inst|clock_cnt [0])

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TX_inst|Add1~0_combout ),
	.cout(\TX_inst|Add1~1 ));
// synopsys translate_off
defparam \TX_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \TX_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N22
cycloneive_lcell_comb \TX_inst|clock_cnt~1 (
// Equation(s):
// \TX_inst|clock_cnt~1_combout  = (\TX_inst|Add1~0_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TX_inst|Add1~0_combout ),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~1 .lut_mask = 16'h00F0;
defparam \TX_inst|clock_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N23
dffeas \TX_inst|clock_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[0] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneive_lcell_comb \TX_inst|Add1~2 (
// Equation(s):
// \TX_inst|Add1~2_combout  = (\TX_inst|clock_cnt [1] & (!\TX_inst|Add1~1 )) # (!\TX_inst|clock_cnt [1] & ((\TX_inst|Add1~1 ) # (GND)))
// \TX_inst|Add1~3  = CARRY((!\TX_inst|Add1~1 ) # (!\TX_inst|clock_cnt [1]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~1 ),
	.combout(\TX_inst|Add1~2_combout ),
	.cout(\TX_inst|Add1~3 ));
// synopsys translate_off
defparam \TX_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N3
dffeas \TX_inst|clock_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[1] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N4
cycloneive_lcell_comb \TX_inst|Add1~4 (
// Equation(s):
// \TX_inst|Add1~4_combout  = (\TX_inst|clock_cnt [2] & (\TX_inst|Add1~3  $ (GND))) # (!\TX_inst|clock_cnt [2] & (!\TX_inst|Add1~3  & VCC))
// \TX_inst|Add1~5  = CARRY((\TX_inst|clock_cnt [2] & !\TX_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~3 ),
	.combout(\TX_inst|Add1~4_combout ),
	.cout(\TX_inst|Add1~5 ));
// synopsys translate_off
defparam \TX_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N5
dffeas \TX_inst|clock_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[2] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N6
cycloneive_lcell_comb \TX_inst|Add1~6 (
// Equation(s):
// \TX_inst|Add1~6_combout  = (\TX_inst|clock_cnt [3] & (!\TX_inst|Add1~5 )) # (!\TX_inst|clock_cnt [3] & ((\TX_inst|Add1~5 ) # (GND)))
// \TX_inst|Add1~7  = CARRY((!\TX_inst|Add1~5 ) # (!\TX_inst|clock_cnt [3]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~5 ),
	.combout(\TX_inst|Add1~6_combout ),
	.cout(\TX_inst|Add1~7 ));
// synopsys translate_off
defparam \TX_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneive_lcell_comb \TX_inst|clock_cnt~0 (
// Equation(s):
// \TX_inst|clock_cnt~0_combout  = (\TX_inst|Add1~6_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TX_inst|Add1~6_combout ),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~0 .lut_mask = 16'h00F0;
defparam \TX_inst|clock_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N13
dffeas \TX_inst|clock_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[3] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N8
cycloneive_lcell_comb \TX_inst|Add1~8 (
// Equation(s):
// \TX_inst|Add1~8_combout  = (\TX_inst|clock_cnt [4] & (\TX_inst|Add1~7  $ (GND))) # (!\TX_inst|clock_cnt [4] & (!\TX_inst|Add1~7  & VCC))
// \TX_inst|Add1~9  = CARRY((\TX_inst|clock_cnt [4] & !\TX_inst|Add1~7 ))

	.dataa(\TX_inst|clock_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~7 ),
	.combout(\TX_inst|Add1~8_combout ),
	.cout(\TX_inst|Add1~9 ));
// synopsys translate_off
defparam \TX_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \TX_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N2
cycloneive_lcell_comb \TX_inst|clock_cnt~2 (
// Equation(s):
// \TX_inst|clock_cnt~2_combout  = (\TX_inst|Add1~8_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TX_inst|Add1~8_combout ),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~2 .lut_mask = 16'h00F0;
defparam \TX_inst|clock_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N3
dffeas \TX_inst|clock_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[4] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N10
cycloneive_lcell_comb \TX_inst|Add1~10 (
// Equation(s):
// \TX_inst|Add1~10_combout  = (\TX_inst|clock_cnt [5] & (!\TX_inst|Add1~9 )) # (!\TX_inst|clock_cnt [5] & ((\TX_inst|Add1~9 ) # (GND)))
// \TX_inst|Add1~11  = CARRY((!\TX_inst|Add1~9 ) # (!\TX_inst|clock_cnt [5]))

	.dataa(\TX_inst|clock_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~9 ),
	.combout(\TX_inst|Add1~10_combout ),
	.cout(\TX_inst|Add1~11 ));
// synopsys translate_off
defparam \TX_inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N11
dffeas \TX_inst|clock_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[5] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneive_lcell_comb \TX_inst|Add1~12 (
// Equation(s):
// \TX_inst|Add1~12_combout  = (\TX_inst|clock_cnt [6] & (\TX_inst|Add1~11  $ (GND))) # (!\TX_inst|clock_cnt [6] & (!\TX_inst|Add1~11  & VCC))
// \TX_inst|Add1~13  = CARRY((\TX_inst|clock_cnt [6] & !\TX_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~11 ),
	.combout(\TX_inst|Add1~12_combout ),
	.cout(\TX_inst|Add1~13 ));
// synopsys translate_off
defparam \TX_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
cycloneive_lcell_comb \TX_inst|clock_cnt~3 (
// Equation(s):
// \TX_inst|clock_cnt~3_combout  = (\TX_inst|Add1~12_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(\TX_inst|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~3 .lut_mask = 16'h00AA;
defparam \TX_inst|clock_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N25
dffeas \TX_inst|clock_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[6] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N14
cycloneive_lcell_comb \TX_inst|Add1~14 (
// Equation(s):
// \TX_inst|Add1~14_combout  = (\TX_inst|clock_cnt [7] & (!\TX_inst|Add1~13 )) # (!\TX_inst|clock_cnt [7] & ((\TX_inst|Add1~13 ) # (GND)))
// \TX_inst|Add1~15  = CARRY((!\TX_inst|Add1~13 ) # (!\TX_inst|clock_cnt [7]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~13 ),
	.combout(\TX_inst|Add1~14_combout ),
	.cout(\TX_inst|Add1~15 ));
// synopsys translate_off
defparam \TX_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N15
dffeas \TX_inst|clock_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[7] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N16
cycloneive_lcell_comb \TX_inst|Add1~16 (
// Equation(s):
// \TX_inst|Add1~16_combout  = (\TX_inst|clock_cnt [8] & (\TX_inst|Add1~15  $ (GND))) # (!\TX_inst|clock_cnt [8] & (!\TX_inst|Add1~15  & VCC))
// \TX_inst|Add1~17  = CARRY((\TX_inst|clock_cnt [8] & !\TX_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~15 ),
	.combout(\TX_inst|Add1~16_combout ),
	.cout(\TX_inst|Add1~17 ));
// synopsys translate_off
defparam \TX_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N17
dffeas \TX_inst|clock_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[8] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneive_lcell_comb \TX_inst|Add1~18 (
// Equation(s):
// \TX_inst|Add1~18_combout  = (\TX_inst|clock_cnt [9] & (!\TX_inst|Add1~17 )) # (!\TX_inst|clock_cnt [9] & ((\TX_inst|Add1~17 ) # (GND)))
// \TX_inst|Add1~19  = CARRY((!\TX_inst|Add1~17 ) # (!\TX_inst|clock_cnt [9]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~17 ),
	.combout(\TX_inst|Add1~18_combout ),
	.cout(\TX_inst|Add1~19 ));
// synopsys translate_off
defparam \TX_inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N19
dffeas \TX_inst|clock_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[9] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N20
cycloneive_lcell_comb \TX_inst|Add1~20 (
// Equation(s):
// \TX_inst|Add1~20_combout  = (\TX_inst|clock_cnt [10] & (\TX_inst|Add1~19  $ (GND))) # (!\TX_inst|clock_cnt [10] & (!\TX_inst|Add1~19  & VCC))
// \TX_inst|Add1~21  = CARRY((\TX_inst|clock_cnt [10] & !\TX_inst|Add1~19 ))

	.dataa(\TX_inst|clock_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~19 ),
	.combout(\TX_inst|Add1~20_combout ),
	.cout(\TX_inst|Add1~21 ));
// synopsys translate_off
defparam \TX_inst|Add1~20 .lut_mask = 16'hA50A;
defparam \TX_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneive_lcell_comb \TX_inst|clock_cnt~4 (
// Equation(s):
// \TX_inst|clock_cnt~4_combout  = (\TX_inst|Add1~20_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(\TX_inst|Add1~20_combout ),
	.datac(gnd),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~4 .lut_mask = 16'h00CC;
defparam \TX_inst|clock_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N21
dffeas \TX_inst|clock_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[10] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N22
cycloneive_lcell_comb \TX_inst|Add1~22 (
// Equation(s):
// \TX_inst|Add1~22_combout  = (\TX_inst|clock_cnt [11] & (!\TX_inst|Add1~21 )) # (!\TX_inst|clock_cnt [11] & ((\TX_inst|Add1~21 ) # (GND)))
// \TX_inst|Add1~23  = CARRY((!\TX_inst|Add1~21 ) # (!\TX_inst|clock_cnt [11]))

	.dataa(\TX_inst|clock_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~21 ),
	.combout(\TX_inst|Add1~22_combout ),
	.cout(\TX_inst|Add1~23 ));
// synopsys translate_off
defparam \TX_inst|Add1~22 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N23
dffeas \TX_inst|clock_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[11] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneive_lcell_comb \TX_inst|Add1~24 (
// Equation(s):
// \TX_inst|Add1~24_combout  = (\TX_inst|clock_cnt [12] & (\TX_inst|Add1~23  $ (GND))) # (!\TX_inst|clock_cnt [12] & (!\TX_inst|Add1~23  & VCC))
// \TX_inst|Add1~25  = CARRY((\TX_inst|clock_cnt [12] & !\TX_inst|Add1~23 ))

	.dataa(\TX_inst|clock_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~23 ),
	.combout(\TX_inst|Add1~24_combout ),
	.cout(\TX_inst|Add1~25 ));
// synopsys translate_off
defparam \TX_inst|Add1~24 .lut_mask = 16'hA50A;
defparam \TX_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
cycloneive_lcell_comb \TX_inst|clock_cnt~5 (
// Equation(s):
// \TX_inst|clock_cnt~5_combout  = (\TX_inst|Add1~24_combout  & !\TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(\TX_inst|Add1~24_combout ),
	.datac(gnd),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|clock_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|clock_cnt~5 .lut_mask = 16'h00CC;
defparam \TX_inst|clock_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N5
dffeas \TX_inst|clock_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|clock_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[12] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneive_lcell_comb \TX_inst|Add1~26 (
// Equation(s):
// \TX_inst|Add1~26_combout  = (\TX_inst|clock_cnt [13] & (!\TX_inst|Add1~25 )) # (!\TX_inst|clock_cnt [13] & ((\TX_inst|Add1~25 ) # (GND)))
// \TX_inst|Add1~27  = CARRY((!\TX_inst|Add1~25 ) # (!\TX_inst|clock_cnt [13]))

	.dataa(\TX_inst|clock_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~25 ),
	.combout(\TX_inst|Add1~26_combout ),
	.cout(\TX_inst|Add1~27 ));
// synopsys translate_off
defparam \TX_inst|Add1~26 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N27
dffeas \TX_inst|clock_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[13] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneive_lcell_comb \TX_inst|Add1~28 (
// Equation(s):
// \TX_inst|Add1~28_combout  = (\TX_inst|clock_cnt [14] & (\TX_inst|Add1~27  $ (GND))) # (!\TX_inst|clock_cnt [14] & (!\TX_inst|Add1~27  & VCC))
// \TX_inst|Add1~29  = CARRY((\TX_inst|clock_cnt [14] & !\TX_inst|Add1~27 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~27 ),
	.combout(\TX_inst|Add1~28_combout ),
	.cout(\TX_inst|Add1~29 ));
// synopsys translate_off
defparam \TX_inst|Add1~28 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N29
dffeas \TX_inst|clock_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[14] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneive_lcell_comb \TX_inst|Add1~30 (
// Equation(s):
// \TX_inst|Add1~30_combout  = (\TX_inst|clock_cnt [15] & (!\TX_inst|Add1~29 )) # (!\TX_inst|clock_cnt [15] & ((\TX_inst|Add1~29 ) # (GND)))
// \TX_inst|Add1~31  = CARRY((!\TX_inst|Add1~29 ) # (!\TX_inst|clock_cnt [15]))

	.dataa(\TX_inst|clock_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~29 ),
	.combout(\TX_inst|Add1~30_combout ),
	.cout(\TX_inst|Add1~31 ));
// synopsys translate_off
defparam \TX_inst|Add1~30 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N31
dffeas \TX_inst|clock_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[15] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \TX_inst|Add1~32 (
// Equation(s):
// \TX_inst|Add1~32_combout  = (\TX_inst|clock_cnt [16] & (\TX_inst|Add1~31  $ (GND))) # (!\TX_inst|clock_cnt [16] & (!\TX_inst|Add1~31  & VCC))
// \TX_inst|Add1~33  = CARRY((\TX_inst|clock_cnt [16] & !\TX_inst|Add1~31 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~31 ),
	.combout(\TX_inst|Add1~32_combout ),
	.cout(\TX_inst|Add1~33 ));
// synopsys translate_off
defparam \TX_inst|Add1~32 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N1
dffeas \TX_inst|clock_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[16] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \TX_inst|Add1~34 (
// Equation(s):
// \TX_inst|Add1~34_combout  = (\TX_inst|clock_cnt [17] & (!\TX_inst|Add1~33 )) # (!\TX_inst|clock_cnt [17] & ((\TX_inst|Add1~33 ) # (GND)))
// \TX_inst|Add1~35  = CARRY((!\TX_inst|Add1~33 ) # (!\TX_inst|clock_cnt [17]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~33 ),
	.combout(\TX_inst|Add1~34_combout ),
	.cout(\TX_inst|Add1~35 ));
// synopsys translate_off
defparam \TX_inst|Add1~34 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N3
dffeas \TX_inst|clock_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[17] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \TX_inst|Add1~36 (
// Equation(s):
// \TX_inst|Add1~36_combout  = (\TX_inst|clock_cnt [18] & (\TX_inst|Add1~35  $ (GND))) # (!\TX_inst|clock_cnt [18] & (!\TX_inst|Add1~35  & VCC))
// \TX_inst|Add1~37  = CARRY((\TX_inst|clock_cnt [18] & !\TX_inst|Add1~35 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~35 ),
	.combout(\TX_inst|Add1~36_combout ),
	.cout(\TX_inst|Add1~37 ));
// synopsys translate_off
defparam \TX_inst|Add1~36 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \TX_inst|clock_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[18] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \TX_inst|Add1~38 (
// Equation(s):
// \TX_inst|Add1~38_combout  = (\TX_inst|clock_cnt [19] & (!\TX_inst|Add1~37 )) # (!\TX_inst|clock_cnt [19] & ((\TX_inst|Add1~37 ) # (GND)))
// \TX_inst|Add1~39  = CARRY((!\TX_inst|Add1~37 ) # (!\TX_inst|clock_cnt [19]))

	.dataa(\TX_inst|clock_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~37 ),
	.combout(\TX_inst|Add1~38_combout ),
	.cout(\TX_inst|Add1~39 ));
// synopsys translate_off
defparam \TX_inst|Add1~38 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \TX_inst|clock_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[19] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N8
cycloneive_lcell_comb \TX_inst|Add1~40 (
// Equation(s):
// \TX_inst|Add1~40_combout  = (\TX_inst|clock_cnt [20] & (\TX_inst|Add1~39  $ (GND))) # (!\TX_inst|clock_cnt [20] & (!\TX_inst|Add1~39  & VCC))
// \TX_inst|Add1~41  = CARRY((\TX_inst|clock_cnt [20] & !\TX_inst|Add1~39 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~39 ),
	.combout(\TX_inst|Add1~40_combout ),
	.cout(\TX_inst|Add1~41 ));
// synopsys translate_off
defparam \TX_inst|Add1~40 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N9
dffeas \TX_inst|clock_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[20] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \TX_inst|Add1~42 (
// Equation(s):
// \TX_inst|Add1~42_combout  = (\TX_inst|clock_cnt [21] & (!\TX_inst|Add1~41 )) # (!\TX_inst|clock_cnt [21] & ((\TX_inst|Add1~41 ) # (GND)))
// \TX_inst|Add1~43  = CARRY((!\TX_inst|Add1~41 ) # (!\TX_inst|clock_cnt [21]))

	.dataa(\TX_inst|clock_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~41 ),
	.combout(\TX_inst|Add1~42_combout ),
	.cout(\TX_inst|Add1~43 ));
// synopsys translate_off
defparam \TX_inst|Add1~42 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N11
dffeas \TX_inst|clock_cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[21] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \TX_inst|Add1~44 (
// Equation(s):
// \TX_inst|Add1~44_combout  = (\TX_inst|clock_cnt [22] & (\TX_inst|Add1~43  $ (GND))) # (!\TX_inst|clock_cnt [22] & (!\TX_inst|Add1~43  & VCC))
// \TX_inst|Add1~45  = CARRY((\TX_inst|clock_cnt [22] & !\TX_inst|Add1~43 ))

	.dataa(\TX_inst|clock_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~43 ),
	.combout(\TX_inst|Add1~44_combout ),
	.cout(\TX_inst|Add1~45 ));
// synopsys translate_off
defparam \TX_inst|Add1~44 .lut_mask = 16'hA50A;
defparam \TX_inst|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N13
dffeas \TX_inst|clock_cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[22] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneive_lcell_comb \TX_inst|Add1~46 (
// Equation(s):
// \TX_inst|Add1~46_combout  = (\TX_inst|clock_cnt [23] & (!\TX_inst|Add1~45 )) # (!\TX_inst|clock_cnt [23] & ((\TX_inst|Add1~45 ) # (GND)))
// \TX_inst|Add1~47  = CARRY((!\TX_inst|Add1~45 ) # (!\TX_inst|clock_cnt [23]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~45 ),
	.combout(\TX_inst|Add1~46_combout ),
	.cout(\TX_inst|Add1~47 ));
// synopsys translate_off
defparam \TX_inst|Add1~46 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N15
dffeas \TX_inst|clock_cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[23] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \TX_inst|Add1~48 (
// Equation(s):
// \TX_inst|Add1~48_combout  = (\TX_inst|clock_cnt [24] & (\TX_inst|Add1~47  $ (GND))) # (!\TX_inst|clock_cnt [24] & (!\TX_inst|Add1~47  & VCC))
// \TX_inst|Add1~49  = CARRY((\TX_inst|clock_cnt [24] & !\TX_inst|Add1~47 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~47 ),
	.combout(\TX_inst|Add1~48_combout ),
	.cout(\TX_inst|Add1~49 ));
// synopsys translate_off
defparam \TX_inst|Add1~48 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N17
dffeas \TX_inst|clock_cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[24] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \TX_inst|Add1~50 (
// Equation(s):
// \TX_inst|Add1~50_combout  = (\TX_inst|clock_cnt [25] & (!\TX_inst|Add1~49 )) # (!\TX_inst|clock_cnt [25] & ((\TX_inst|Add1~49 ) # (GND)))
// \TX_inst|Add1~51  = CARRY((!\TX_inst|Add1~49 ) # (!\TX_inst|clock_cnt [25]))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~49 ),
	.combout(\TX_inst|Add1~50_combout ),
	.cout(\TX_inst|Add1~51 ));
// synopsys translate_off
defparam \TX_inst|Add1~50 .lut_mask = 16'h3C3F;
defparam \TX_inst|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N19
dffeas \TX_inst|clock_cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[25] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N20
cycloneive_lcell_comb \TX_inst|Add1~52 (
// Equation(s):
// \TX_inst|Add1~52_combout  = (\TX_inst|clock_cnt [26] & (\TX_inst|Add1~51  $ (GND))) # (!\TX_inst|clock_cnt [26] & (!\TX_inst|Add1~51  & VCC))
// \TX_inst|Add1~53  = CARRY((\TX_inst|clock_cnt [26] & !\TX_inst|Add1~51 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~51 ),
	.combout(\TX_inst|Add1~52_combout ),
	.cout(\TX_inst|Add1~53 ));
// synopsys translate_off
defparam \TX_inst|Add1~52 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N21
dffeas \TX_inst|clock_cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[26] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N22
cycloneive_lcell_comb \TX_inst|Add1~54 (
// Equation(s):
// \TX_inst|Add1~54_combout  = (\TX_inst|clock_cnt [27] & (!\TX_inst|Add1~53 )) # (!\TX_inst|clock_cnt [27] & ((\TX_inst|Add1~53 ) # (GND)))
// \TX_inst|Add1~55  = CARRY((!\TX_inst|Add1~53 ) # (!\TX_inst|clock_cnt [27]))

	.dataa(\TX_inst|clock_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~53 ),
	.combout(\TX_inst|Add1~54_combout ),
	.cout(\TX_inst|Add1~55 ));
// synopsys translate_off
defparam \TX_inst|Add1~54 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N23
dffeas \TX_inst|clock_cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[27] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \TX_inst|Add1~56 (
// Equation(s):
// \TX_inst|Add1~56_combout  = (\TX_inst|clock_cnt [28] & (\TX_inst|Add1~55  $ (GND))) # (!\TX_inst|clock_cnt [28] & (!\TX_inst|Add1~55  & VCC))
// \TX_inst|Add1~57  = CARRY((\TX_inst|clock_cnt [28] & !\TX_inst|Add1~55 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~55 ),
	.combout(\TX_inst|Add1~56_combout ),
	.cout(\TX_inst|Add1~57 ));
// synopsys translate_off
defparam \TX_inst|Add1~56 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N25
dffeas \TX_inst|clock_cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[28] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \TX_inst|Add1~58 (
// Equation(s):
// \TX_inst|Add1~58_combout  = (\TX_inst|clock_cnt [29] & (!\TX_inst|Add1~57 )) # (!\TX_inst|clock_cnt [29] & ((\TX_inst|Add1~57 ) # (GND)))
// \TX_inst|Add1~59  = CARRY((!\TX_inst|Add1~57 ) # (!\TX_inst|clock_cnt [29]))

	.dataa(\TX_inst|clock_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~57 ),
	.combout(\TX_inst|Add1~58_combout ),
	.cout(\TX_inst|Add1~59 ));
// synopsys translate_off
defparam \TX_inst|Add1~58 .lut_mask = 16'h5A5F;
defparam \TX_inst|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N27
dffeas \TX_inst|clock_cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[29] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \TX_inst|Add1~60 (
// Equation(s):
// \TX_inst|Add1~60_combout  = (\TX_inst|clock_cnt [30] & (\TX_inst|Add1~59  $ (GND))) # (!\TX_inst|clock_cnt [30] & (!\TX_inst|Add1~59  & VCC))
// \TX_inst|Add1~61  = CARRY((\TX_inst|clock_cnt [30] & !\TX_inst|Add1~59 ))

	.dataa(gnd),
	.datab(\TX_inst|clock_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TX_inst|Add1~59 ),
	.combout(\TX_inst|Add1~60_combout ),
	.cout(\TX_inst|Add1~61 ));
// synopsys translate_off
defparam \TX_inst|Add1~60 .lut_mask = 16'hC30C;
defparam \TX_inst|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N29
dffeas \TX_inst|clock_cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[30] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \TX_inst|Add1~62 (
// Equation(s):
// \TX_inst|Add1~62_combout  = \TX_inst|clock_cnt [31] $ (\TX_inst|Add1~61 )

	.dataa(\TX_inst|clock_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\TX_inst|Add1~61 ),
	.combout(\TX_inst|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Add1~62 .lut_mask = 16'h5A5A;
defparam \TX_inst|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N31
dffeas \TX_inst|clock_cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|state.write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|clock_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|clock_cnt[31] .is_wysiwyg = "true";
defparam \TX_inst|clock_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \TX_inst|Equal0~9 (
// Equation(s):
// \TX_inst|Equal0~9_combout  = (!\TX_inst|clock_cnt [30] & (!\TX_inst|clock_cnt [31] & (!\TX_inst|clock_cnt [29] & !\TX_inst|clock_cnt [28])))

	.dataa(\TX_inst|clock_cnt [30]),
	.datab(\TX_inst|clock_cnt [31]),
	.datac(\TX_inst|clock_cnt [29]),
	.datad(\TX_inst|clock_cnt [28]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~9 .lut_mask = 16'h0001;
defparam \TX_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \TX_inst|Equal0~8 (
// Equation(s):
// \TX_inst|Equal0~8_combout  = (!\TX_inst|clock_cnt [26] & (!\TX_inst|clock_cnt [27] & (!\TX_inst|clock_cnt [24] & !\TX_inst|clock_cnt [25])))

	.dataa(\TX_inst|clock_cnt [26]),
	.datab(\TX_inst|clock_cnt [27]),
	.datac(\TX_inst|clock_cnt [24]),
	.datad(\TX_inst|clock_cnt [25]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~8 .lut_mask = 16'h0001;
defparam \TX_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \TX_inst|Equal0~6 (
// Equation(s):
// \TX_inst|Equal0~6_combout  = (!\TX_inst|clock_cnt [23] & !\TX_inst|clock_cnt [22])

	.dataa(\TX_inst|clock_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\TX_inst|clock_cnt [22]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~6 .lut_mask = 16'h0055;
defparam \TX_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \TX_inst|Equal0~5 (
// Equation(s):
// \TX_inst|Equal0~5_combout  = (!\TX_inst|clock_cnt [16] & (!\TX_inst|clock_cnt [18] & (!\TX_inst|clock_cnt [19] & !\TX_inst|clock_cnt [17])))

	.dataa(\TX_inst|clock_cnt [16]),
	.datab(\TX_inst|clock_cnt [18]),
	.datac(\TX_inst|clock_cnt [19]),
	.datad(\TX_inst|clock_cnt [17]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \TX_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \TX_inst|Equal0~7 (
// Equation(s):
// \TX_inst|Equal0~7_combout  = (!\TX_inst|clock_cnt [21] & (\TX_inst|Equal0~6_combout  & (\TX_inst|Equal0~5_combout  & !\TX_inst|clock_cnt [20])))

	.dataa(\TX_inst|clock_cnt [21]),
	.datab(\TX_inst|Equal0~6_combout ),
	.datac(\TX_inst|Equal0~5_combout ),
	.datad(\TX_inst|clock_cnt [20]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~7 .lut_mask = 16'h0040;
defparam \TX_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
cycloneive_lcell_comb \TX_inst|Equal0~0 (
// Equation(s):
// \TX_inst|Equal0~0_combout  = (!\TX_inst|clock_cnt [1] & (!\TX_inst|clock_cnt [2] & (!\TX_inst|clock_cnt [0] & \TX_inst|clock_cnt [3])))

	.dataa(\TX_inst|clock_cnt [1]),
	.datab(\TX_inst|clock_cnt [2]),
	.datac(\TX_inst|clock_cnt [0]),
	.datad(\TX_inst|clock_cnt [3]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~0 .lut_mask = 16'h0100;
defparam \TX_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N30
cycloneive_lcell_comb \TX_inst|Equal0~1 (
// Equation(s):
// \TX_inst|Equal0~1_combout  = (!\TX_inst|clock_cnt [5] & (\TX_inst|clock_cnt [6] & (\TX_inst|clock_cnt [4] & !\TX_inst|clock_cnt [7])))

	.dataa(\TX_inst|clock_cnt [5]),
	.datab(\TX_inst|clock_cnt [6]),
	.datac(\TX_inst|clock_cnt [4]),
	.datad(\TX_inst|clock_cnt [7]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~1 .lut_mask = 16'h0040;
defparam \TX_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneive_lcell_comb \TX_inst|Equal0~2 (
// Equation(s):
// \TX_inst|Equal0~2_combout  = (!\TX_inst|clock_cnt [8] & (!\TX_inst|clock_cnt [11] & (\TX_inst|clock_cnt [10] & !\TX_inst|clock_cnt [9])))

	.dataa(\TX_inst|clock_cnt [8]),
	.datab(\TX_inst|clock_cnt [11]),
	.datac(\TX_inst|clock_cnt [10]),
	.datad(\TX_inst|clock_cnt [9]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~2 .lut_mask = 16'h0010;
defparam \TX_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneive_lcell_comb \TX_inst|Equal0~3 (
// Equation(s):
// \TX_inst|Equal0~3_combout  = (!\TX_inst|clock_cnt [13] & (\TX_inst|clock_cnt [12] & (!\TX_inst|clock_cnt [15] & !\TX_inst|clock_cnt [14])))

	.dataa(\TX_inst|clock_cnt [13]),
	.datab(\TX_inst|clock_cnt [12]),
	.datac(\TX_inst|clock_cnt [15]),
	.datad(\TX_inst|clock_cnt [14]),
	.cin(gnd),
	.combout(\TX_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~3 .lut_mask = 16'h0004;
defparam \TX_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \TX_inst|Equal0~4 (
// Equation(s):
// \TX_inst|Equal0~4_combout  = (\TX_inst|Equal0~0_combout  & (\TX_inst|Equal0~1_combout  & (\TX_inst|Equal0~2_combout  & \TX_inst|Equal0~3_combout )))

	.dataa(\TX_inst|Equal0~0_combout ),
	.datab(\TX_inst|Equal0~1_combout ),
	.datac(\TX_inst|Equal0~2_combout ),
	.datad(\TX_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\TX_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \TX_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \TX_inst|Equal0~10 (
// Equation(s):
// \TX_inst|Equal0~10_combout  = (\TX_inst|Equal0~9_combout  & (\TX_inst|Equal0~8_combout  & (\TX_inst|Equal0~7_combout  & \TX_inst|Equal0~4_combout )))

	.dataa(\TX_inst|Equal0~9_combout ),
	.datab(\TX_inst|Equal0~8_combout ),
	.datac(\TX_inst|Equal0~7_combout ),
	.datad(\TX_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\TX_inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal0~10 .lut_mask = 16'h8000;
defparam \TX_inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \TX_inst|bit_cnt[0]~0 (
// Equation(s):
// \TX_inst|bit_cnt[0]~0_combout  = (\TX_inst|state.write~q  & \TX_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\TX_inst|state.write~q ),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|bit_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|bit_cnt[0]~0 .lut_mask = 16'hF000;
defparam \TX_inst|bit_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \TX_inst|bit_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|bit_cnt[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|bit_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \TX_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \TX_inst|bit_cnt~2 (
// Equation(s):
// \TX_inst|bit_cnt~2_combout  = (\TX_inst|bit_cnt [1] & (\TX_inst|bit_cnt [3] $ (((\TX_inst|bit_cnt [2] & \TX_inst|bit_cnt [0]))))) # (!\TX_inst|bit_cnt [1] & (\TX_inst|bit_cnt [3] & ((\TX_inst|bit_cnt [2]) # (!\TX_inst|bit_cnt [0]))))

	.dataa(\TX_inst|bit_cnt [1]),
	.datab(\TX_inst|bit_cnt [2]),
	.datac(\TX_inst|bit_cnt [3]),
	.datad(\TX_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\TX_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|bit_cnt~2 .lut_mask = 16'h68F0;
defparam \TX_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N13
dffeas \TX_inst|bit_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|bit_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \TX_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \TX_inst|bit_cnt~1 (
// Equation(s):
// \TX_inst|bit_cnt~1_combout  = (\TX_inst|bit_cnt [1] & (((!\TX_inst|bit_cnt [0])))) # (!\TX_inst|bit_cnt [1] & (\TX_inst|bit_cnt [0] & ((\TX_inst|bit_cnt [2]) # (!\TX_inst|bit_cnt [3]))))

	.dataa(\TX_inst|bit_cnt [3]),
	.datab(\TX_inst|bit_cnt [2]),
	.datac(\TX_inst|bit_cnt [1]),
	.datad(\TX_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\TX_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|bit_cnt~1 .lut_mask = 16'h0DF0;
defparam \TX_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \TX_inst|bit_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TX_inst|bit_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \TX_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \TX_inst|bit_cnt[2]~3 (
// Equation(s):
// \TX_inst|bit_cnt[2]~3_combout  = \TX_inst|bit_cnt [2] $ (((\TX_inst|bit_cnt [1] & (\TX_inst|bit_cnt [0] & \TX_inst|bit_cnt[0]~0_combout ))))

	.dataa(\TX_inst|bit_cnt [1]),
	.datab(\TX_inst|bit_cnt [0]),
	.datac(\TX_inst|bit_cnt [2]),
	.datad(\TX_inst|bit_cnt[0]~0_combout ),
	.cin(gnd),
	.combout(\TX_inst|bit_cnt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|bit_cnt[2]~3 .lut_mask = 16'h78F0;
defparam \TX_inst|bit_cnt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \TX_inst|bit_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|bit_cnt[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \TX_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \TX_inst|Equal1~0 (
// Equation(s):
// \TX_inst|Equal1~0_combout  = (!\TX_inst|bit_cnt [2] & (\TX_inst|bit_cnt [3] & (\TX_inst|bit_cnt [0] & !\TX_inst|bit_cnt [1])))

	.dataa(\TX_inst|bit_cnt [2]),
	.datab(\TX_inst|bit_cnt [3]),
	.datac(\TX_inst|bit_cnt [0]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \TX_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
cycloneive_lcell_comb \data_tx_valid~0 (
// Equation(s):
// \data_tx_valid~0_combout  = \data_tx_valid~q  $ (((!\TX_inst|state.write~q  & state[0])))

	.dataa(gnd),
	.datab(\TX_inst|state.write~q ),
	.datac(\data_tx_valid~q ),
	.datad(state[0]),
	.cin(gnd),
	.combout(\data_tx_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_tx_valid~0 .lut_mask = 16'hC3F0;
defparam \data_tx_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N27
dffeas data_tx_valid(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_tx_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_tx_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam data_tx_valid.is_wysiwyg = "true";
defparam data_tx_valid.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \TX_inst|state.write~2 (
// Equation(s):
// \TX_inst|state.write~2_combout  = (\TX_inst|state.write~q  & (((!\TX_inst|Equal0~10_combout )) # (!\TX_inst|Equal1~0_combout ))) # (!\TX_inst|state.write~q  & (((\data_tx_valid~q ))))

	.dataa(\TX_inst|Equal1~0_combout ),
	.datab(\data_tx_valid~q ),
	.datac(\TX_inst|state.write~q ),
	.datad(\TX_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\TX_inst|state.write~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|state.write~2 .lut_mask = 16'h5CFC;
defparam \TX_inst|state.write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \TX_inst|state.write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|state.write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|state.write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|state.write .is_wysiwyg = "true";
defparam \TX_inst|state.write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\TX_inst|state.write~q  & \data_tx_valid~q )

	.dataa(\TX_inst|state.write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_tx_valid~q ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h5500;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \rx_inst|prev_ss (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|prev_ss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|prev_ss .is_wysiwyg = "true";
defparam \rx_inst|prev_ss .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
cycloneive_lcell_comb \rx_inst|clock_cnt[31]~4 (
// Equation(s):
// \rx_inst|clock_cnt[31]~4_combout  = (\rx~input_o ) # (!\rx_inst|prev_ss~q )

	.dataa(\rx~input_o ),
	.datab(gnd),
	.datac(\rx_inst|prev_ss~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[31]~4 .lut_mask = 16'hAFAF;
defparam \rx_inst|clock_cnt[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneive_lcell_comb \rx_inst|Add0~0 (
// Equation(s):
// \rx_inst|Add0~0_combout  = \rx_inst|clock_cnt [0] $ (VCC)
// \rx_inst|Add0~1  = CARRY(\rx_inst|clock_cnt [0])

	.dataa(\rx_inst|clock_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rx_inst|Add0~0_combout ),
	.cout(\rx_inst|Add0~1 ));
// synopsys translate_off
defparam \rx_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \rx_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \rx_inst|clock_cnt[31]~2 (
// Equation(s):
// \rx_inst|clock_cnt[31]~2_combout  = (!\rx_inst|state.00~q  & (\rx_inst|Equal0~10_combout  & ((\rx~input_o ) # (!\rx_inst|prev_ss~q ))))

	.dataa(\rx~input_o ),
	.datab(\rx_inst|state.00~q ),
	.datac(\rx_inst|prev_ss~q ),
	.datad(\rx_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[31]~2 .lut_mask = 16'h2300;
defparam \rx_inst|clock_cnt[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneive_lcell_comb \rx_inst|Selector32~0 (
// Equation(s):
// \rx_inst|Selector32~0_combout  = (!\rx_inst|state.00~q  & (!\rx_inst|Equal1~2_combout  & \rx_inst|Equal0~10_combout ))

	.dataa(gnd),
	.datab(\rx_inst|state.00~q ),
	.datac(\rx_inst|Equal1~2_combout ),
	.datad(\rx_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector32~0 .lut_mask = 16'h0300;
defparam \rx_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \rx_inst|clock_cnt[0]~3 (
// Equation(s):
// \rx_inst|clock_cnt[0]~3_combout  = \rx_inst|clock_cnt[31]~2_combout  $ (((\rx_inst|Selector32~0_combout ) # ((\rx_inst|Add0~0_combout  & !\rx_inst|clock_cnt[31]~1_combout ))))

	.dataa(\rx_inst|Add0~0_combout ),
	.datab(\rx_inst|clock_cnt[31]~2_combout ),
	.datac(\rx_inst|Selector32~0_combout ),
	.datad(\rx_inst|clock_cnt[31]~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[0]~3 .lut_mask = 16'h3C36;
defparam \rx_inst|clock_cnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N23
dffeas \rx_inst|clock_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|clock_cnt[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[0] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneive_lcell_comb \rx_inst|Add0~2 (
// Equation(s):
// \rx_inst|Add0~2_combout  = (\rx_inst|clock_cnt [1] & (!\rx_inst|Add0~1 )) # (!\rx_inst|clock_cnt [1] & ((\rx_inst|Add0~1 ) # (GND)))
// \rx_inst|Add0~3  = CARRY((!\rx_inst|Add0~1 ) # (!\rx_inst|clock_cnt [1]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~1 ),
	.combout(\rx_inst|Add0~2_combout ),
	.cout(\rx_inst|Add0~3 ));
// synopsys translate_off
defparam \rx_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneive_lcell_comb \rx_inst|clock_cnt[1]~5 (
// Equation(s):
// \rx_inst|clock_cnt[1]~5_combout  = (\rx_inst|Add0~2_combout  & (!\rx_inst|clock_cnt[31]~1_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|Add0~2_combout ),
	.datab(\rx_inst|clock_cnt[31]~4_combout ),
	.datac(\rx_inst|Selector32~1_combout ),
	.datad(\rx_inst|clock_cnt[31]~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[1]~5 .lut_mask = 16'h002A;
defparam \rx_inst|clock_cnt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \rx_inst|clock_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|clock_cnt[1]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[1] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneive_lcell_comb \rx_inst|Add0~4 (
// Equation(s):
// \rx_inst|Add0~4_combout  = (\rx_inst|clock_cnt [2] & (\rx_inst|Add0~3  $ (GND))) # (!\rx_inst|clock_cnt [2] & (!\rx_inst|Add0~3  & VCC))
// \rx_inst|Add0~5  = CARRY((\rx_inst|clock_cnt [2] & !\rx_inst|Add0~3 ))

	.dataa(\rx_inst|clock_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~3 ),
	.combout(\rx_inst|Add0~4_combout ),
	.cout(\rx_inst|Add0~5 ));
// synopsys translate_off
defparam \rx_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \rx_inst|clock_cnt[2]~27 (
// Equation(s):
// \rx_inst|clock_cnt[2]~27_combout  = (\rx_inst|Add0~4_combout  & (!\rx_inst|clock_cnt[31]~1_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|Add0~4_combout ),
	.datad(\rx_inst|clock_cnt[31]~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[2]~27 .lut_mask = 16'h0070;
defparam \rx_inst|clock_cnt[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \rx_inst|clock_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[2] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneive_lcell_comb \rx_inst|Add0~6 (
// Equation(s):
// \rx_inst|Add0~6_combout  = (\rx_inst|clock_cnt [3] & (!\rx_inst|Add0~5 )) # (!\rx_inst|clock_cnt [3] & ((\rx_inst|Add0~5 ) # (GND)))
// \rx_inst|Add0~7  = CARRY((!\rx_inst|Add0~5 ) # (!\rx_inst|clock_cnt [3]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~5 ),
	.combout(\rx_inst|Add0~6_combout ),
	.cout(\rx_inst|Add0~7 ));
// synopsys translate_off
defparam \rx_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \rx_inst|clock_cnt[3]~32 (
// Equation(s):
// \rx_inst|clock_cnt[3]~32_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~6_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[3]~32 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \rx_inst|clock_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[3] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N8
cycloneive_lcell_comb \rx_inst|Add0~8 (
// Equation(s):
// \rx_inst|Add0~8_combout  = (\rx_inst|clock_cnt [4] & (\rx_inst|Add0~7  $ (GND))) # (!\rx_inst|clock_cnt [4] & (!\rx_inst|Add0~7  & VCC))
// \rx_inst|Add0~9  = CARRY((\rx_inst|clock_cnt [4] & !\rx_inst|Add0~7 ))

	.dataa(\rx_inst|clock_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~7 ),
	.combout(\rx_inst|Add0~8_combout ),
	.cout(\rx_inst|Add0~9 ));
// synopsys translate_off
defparam \rx_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneive_lcell_comb \rx_inst|Add0~10 (
// Equation(s):
// \rx_inst|Add0~10_combout  = (\rx_inst|clock_cnt [5] & (!\rx_inst|Add0~9 )) # (!\rx_inst|clock_cnt [5] & ((\rx_inst|Add0~9 ) # (GND)))
// \rx_inst|Add0~11  = CARRY((!\rx_inst|Add0~9 ) # (!\rx_inst|clock_cnt [5]))

	.dataa(\rx_inst|clock_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~9 ),
	.combout(\rx_inst|Add0~10_combout ),
	.cout(\rx_inst|Add0~11 ));
// synopsys translate_off
defparam \rx_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneive_lcell_comb \rx_inst|Add0~12 (
// Equation(s):
// \rx_inst|Add0~12_combout  = (\rx_inst|clock_cnt [6] & (\rx_inst|Add0~11  $ (GND))) # (!\rx_inst|clock_cnt [6] & (!\rx_inst|Add0~11  & VCC))
// \rx_inst|Add0~13  = CARRY((\rx_inst|clock_cnt [6] & !\rx_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~11 ),
	.combout(\rx_inst|Add0~12_combout ),
	.cout(\rx_inst|Add0~13 ));
// synopsys translate_off
defparam \rx_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \rx_inst|clock_cnt[6]~34 (
// Equation(s):
// \rx_inst|clock_cnt[6]~34_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~12_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[6]~34 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \rx_inst|clock_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[6]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[6] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N14
cycloneive_lcell_comb \rx_inst|Add0~14 (
// Equation(s):
// \rx_inst|Add0~14_combout  = (\rx_inst|clock_cnt [7] & (!\rx_inst|Add0~13 )) # (!\rx_inst|clock_cnt [7] & ((\rx_inst|Add0~13 ) # (GND)))
// \rx_inst|Add0~15  = CARRY((!\rx_inst|Add0~13 ) # (!\rx_inst|clock_cnt [7]))

	.dataa(\rx_inst|clock_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~13 ),
	.combout(\rx_inst|Add0~14_combout ),
	.cout(\rx_inst|Add0~15 ));
// synopsys translate_off
defparam \rx_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneive_lcell_comb \rx_inst|clock_cnt[7]~6 (
// Equation(s):
// \rx_inst|clock_cnt[7]~6_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~14_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~1_combout ),
	.datab(\rx_inst|Add0~14_combout ),
	.datac(\rx_inst|Selector32~1_combout ),
	.datad(\rx_inst|clock_cnt[31]~4_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[7]~6 .lut_mask = 16'h0444;
defparam \rx_inst|clock_cnt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \rx_inst|clock_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[7] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneive_lcell_comb \rx_inst|Add0~16 (
// Equation(s):
// \rx_inst|Add0~16_combout  = (\rx_inst|clock_cnt [8] & (\rx_inst|Add0~15  $ (GND))) # (!\rx_inst|clock_cnt [8] & (!\rx_inst|Add0~15  & VCC))
// \rx_inst|Add0~17  = CARRY((\rx_inst|clock_cnt [8] & !\rx_inst|Add0~15 ))

	.dataa(\rx_inst|clock_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~15 ),
	.combout(\rx_inst|Add0~16_combout ),
	.cout(\rx_inst|Add0~17 ));
// synopsys translate_off
defparam \rx_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneive_lcell_comb \rx_inst|clock_cnt[8]~7 (
// Equation(s):
// \rx_inst|clock_cnt[8]~7_combout  = (\rx_inst|Add0~16_combout  & (!\rx_inst|clock_cnt[31]~1_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|Add0~16_combout ),
	.datad(\rx_inst|clock_cnt[31]~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[8]~7 .lut_mask = 16'h0070;
defparam \rx_inst|clock_cnt[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N15
dffeas \rx_inst|clock_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[8] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneive_lcell_comb \rx_inst|Add0~18 (
// Equation(s):
// \rx_inst|Add0~18_combout  = (\rx_inst|clock_cnt [9] & (!\rx_inst|Add0~17 )) # (!\rx_inst|clock_cnt [9] & ((\rx_inst|Add0~17 ) # (GND)))
// \rx_inst|Add0~19  = CARRY((!\rx_inst|Add0~17 ) # (!\rx_inst|clock_cnt [9]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~17 ),
	.combout(\rx_inst|Add0~18_combout ),
	.cout(\rx_inst|Add0~19 ));
// synopsys translate_off
defparam \rx_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \rx_inst|clock_cnt[9]~29 (
// Equation(s):
// \rx_inst|clock_cnt[9]~29_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~18_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[9]~29 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N9
dffeas \rx_inst|clock_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[9] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneive_lcell_comb \rx_inst|Add0~20 (
// Equation(s):
// \rx_inst|Add0~20_combout  = (\rx_inst|clock_cnt [10] & (\rx_inst|Add0~19  $ (GND))) # (!\rx_inst|clock_cnt [10] & (!\rx_inst|Add0~19  & VCC))
// \rx_inst|Add0~21  = CARRY((\rx_inst|clock_cnt [10] & !\rx_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~19 ),
	.combout(\rx_inst|Add0~20_combout ),
	.cout(\rx_inst|Add0~21 ));
// synopsys translate_off
defparam \rx_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \rx_inst|clock_cnt[10]~35 (
// Equation(s):
// \rx_inst|clock_cnt[10]~35_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~20_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[10]~35 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \rx_inst|clock_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[10] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneive_lcell_comb \rx_inst|Add0~22 (
// Equation(s):
// \rx_inst|Add0~22_combout  = (\rx_inst|clock_cnt [11] & (!\rx_inst|Add0~21 )) # (!\rx_inst|clock_cnt [11] & ((\rx_inst|Add0~21 ) # (GND)))
// \rx_inst|Add0~23  = CARRY((!\rx_inst|Add0~21 ) # (!\rx_inst|clock_cnt [11]))

	.dataa(\rx_inst|clock_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~21 ),
	.combout(\rx_inst|Add0~22_combout ),
	.cout(\rx_inst|Add0~23 ));
// synopsys translate_off
defparam \rx_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \rx_inst|clock_cnt[11]~30 (
// Equation(s):
// \rx_inst|clock_cnt[11]~30_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~22_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[11]~30 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \rx_inst|clock_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[11] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneive_lcell_comb \rx_inst|Add0~24 (
// Equation(s):
// \rx_inst|Add0~24_combout  = (\rx_inst|clock_cnt [12] & (\rx_inst|Add0~23  $ (GND))) # (!\rx_inst|clock_cnt [12] & (!\rx_inst|Add0~23  & VCC))
// \rx_inst|Add0~25  = CARRY((\rx_inst|clock_cnt [12] & !\rx_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~23 ),
	.combout(\rx_inst|Add0~24_combout ),
	.cout(\rx_inst|Add0~25 ));
// synopsys translate_off
defparam \rx_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \rx_inst|clock_cnt[12]~31 (
// Equation(s):
// \rx_inst|clock_cnt[12]~31_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~24_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[12]~31 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \rx_inst|clock_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[12]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[12] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N26
cycloneive_lcell_comb \rx_inst|Add0~26 (
// Equation(s):
// \rx_inst|Add0~26_combout  = (\rx_inst|clock_cnt [13] & (!\rx_inst|Add0~25 )) # (!\rx_inst|clock_cnt [13] & ((\rx_inst|Add0~25 ) # (GND)))
// \rx_inst|Add0~27  = CARRY((!\rx_inst|Add0~25 ) # (!\rx_inst|clock_cnt [13]))

	.dataa(\rx_inst|clock_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~25 ),
	.combout(\rx_inst|Add0~26_combout ),
	.cout(\rx_inst|Add0~27 ));
// synopsys translate_off
defparam \rx_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \rx_inst|clock_cnt[13]~8 (
// Equation(s):
// \rx_inst|clock_cnt[13]~8_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~26_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|Add0~26_combout ),
	.datad(\rx_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[13]~8 .lut_mask = 16'h1030;
defparam \rx_inst|clock_cnt[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \rx_inst|clock_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[13]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[13] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneive_lcell_comb \rx_inst|Add0~28 (
// Equation(s):
// \rx_inst|Add0~28_combout  = (\rx_inst|clock_cnt [14] & (\rx_inst|Add0~27  $ (GND))) # (!\rx_inst|clock_cnt [14] & (!\rx_inst|Add0~27  & VCC))
// \rx_inst|Add0~29  = CARRY((\rx_inst|clock_cnt [14] & !\rx_inst|Add0~27 ))

	.dataa(\rx_inst|clock_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~27 ),
	.combout(\rx_inst|Add0~28_combout ),
	.cout(\rx_inst|Add0~29 ));
// synopsys translate_off
defparam \rx_inst|Add0~28 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \rx_inst|clock_cnt[14]~9 (
// Equation(s):
// \rx_inst|clock_cnt[14]~9_combout  = (\rx_inst|Add0~28_combout  & (!\rx_inst|clock_cnt[31]~1_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|Add0~28_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[14]~9 .lut_mask = 16'h0222;
defparam \rx_inst|clock_cnt[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \rx_inst|clock_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[14]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[14] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneive_lcell_comb \rx_inst|Add0~30 (
// Equation(s):
// \rx_inst|Add0~30_combout  = (\rx_inst|clock_cnt [15] & (!\rx_inst|Add0~29 )) # (!\rx_inst|clock_cnt [15] & ((\rx_inst|Add0~29 ) # (GND)))
// \rx_inst|Add0~31  = CARRY((!\rx_inst|Add0~29 ) # (!\rx_inst|clock_cnt [15]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~29 ),
	.combout(\rx_inst|Add0~30_combout ),
	.cout(\rx_inst|Add0~31 ));
// synopsys translate_off
defparam \rx_inst|Add0~30 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \rx_inst|clock_cnt[15]~10 (
// Equation(s):
// \rx_inst|clock_cnt[15]~10_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~30_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~30_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[15]~10 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \rx_inst|clock_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[15] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \rx_inst|Add0~32 (
// Equation(s):
// \rx_inst|Add0~32_combout  = (\rx_inst|clock_cnt [16] & (\rx_inst|Add0~31  $ (GND))) # (!\rx_inst|clock_cnt [16] & (!\rx_inst|Add0~31  & VCC))
// \rx_inst|Add0~33  = CARRY((\rx_inst|clock_cnt [16] & !\rx_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~31 ),
	.combout(\rx_inst|Add0~32_combout ),
	.cout(\rx_inst|Add0~33 ));
// synopsys translate_off
defparam \rx_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \rx_inst|clock_cnt[16]~11 (
// Equation(s):
// \rx_inst|clock_cnt[16]~11_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~32_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[16]~11 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N15
dffeas \rx_inst|clock_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[16]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[16] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \rx_inst|Add0~34 (
// Equation(s):
// \rx_inst|Add0~34_combout  = (\rx_inst|clock_cnt [17] & (!\rx_inst|Add0~33 )) # (!\rx_inst|clock_cnt [17] & ((\rx_inst|Add0~33 ) # (GND)))
// \rx_inst|Add0~35  = CARRY((!\rx_inst|Add0~33 ) # (!\rx_inst|clock_cnt [17]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~33 ),
	.combout(\rx_inst|Add0~34_combout ),
	.cout(\rx_inst|Add0~35 ));
// synopsys translate_off
defparam \rx_inst|Add0~34 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N22
cycloneive_lcell_comb \rx_inst|clock_cnt[17]~12 (
// Equation(s):
// \rx_inst|clock_cnt[17]~12_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~34_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~34_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[17]~12 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \rx_inst|clock_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[17]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[17] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \rx_inst|Add0~36 (
// Equation(s):
// \rx_inst|Add0~36_combout  = (\rx_inst|clock_cnt [18] & (\rx_inst|Add0~35  $ (GND))) # (!\rx_inst|clock_cnt [18] & (!\rx_inst|Add0~35  & VCC))
// \rx_inst|Add0~37  = CARRY((\rx_inst|clock_cnt [18] & !\rx_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~35 ),
	.combout(\rx_inst|Add0~36_combout ),
	.cout(\rx_inst|Add0~37 ));
// synopsys translate_off
defparam \rx_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \rx_inst|clock_cnt[18]~13 (
// Equation(s):
// \rx_inst|clock_cnt[18]~13_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~36_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|Add0~36_combout ),
	.datad(\rx_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[18]~13 .lut_mask = 16'h1030;
defparam \rx_inst|clock_cnt[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N29
dffeas \rx_inst|clock_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[18]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[18] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \rx_inst|Add0~38 (
// Equation(s):
// \rx_inst|Add0~38_combout  = (\rx_inst|clock_cnt [19] & (!\rx_inst|Add0~37 )) # (!\rx_inst|clock_cnt [19] & ((\rx_inst|Add0~37 ) # (GND)))
// \rx_inst|Add0~39  = CARRY((!\rx_inst|Add0~37 ) # (!\rx_inst|clock_cnt [19]))

	.dataa(\rx_inst|clock_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~37 ),
	.combout(\rx_inst|Add0~38_combout ),
	.cout(\rx_inst|Add0~39 ));
// synopsys translate_off
defparam \rx_inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \rx_inst|clock_cnt[19]~14 (
// Equation(s):
// \rx_inst|clock_cnt[19]~14_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~38_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~38_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[19]~14 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \rx_inst|clock_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[19]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[19] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \rx_inst|Add0~40 (
// Equation(s):
// \rx_inst|Add0~40_combout  = (\rx_inst|clock_cnt [20] & (\rx_inst|Add0~39  $ (GND))) # (!\rx_inst|clock_cnt [20] & (!\rx_inst|Add0~39  & VCC))
// \rx_inst|Add0~41  = CARRY((\rx_inst|clock_cnt [20] & !\rx_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~39 ),
	.combout(\rx_inst|Add0~40_combout ),
	.cout(\rx_inst|Add0~41 ));
// synopsys translate_off
defparam \rx_inst|Add0~40 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \rx_inst|clock_cnt[20]~15 (
// Equation(s):
// \rx_inst|clock_cnt[20]~15_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~40_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|Add0~40_combout ),
	.datad(\rx_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[20]~15 .lut_mask = 16'h1030;
defparam \rx_inst|clock_cnt[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \rx_inst|clock_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[20]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[20] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \rx_inst|Add0~42 (
// Equation(s):
// \rx_inst|Add0~42_combout  = (\rx_inst|clock_cnt [21] & (!\rx_inst|Add0~41 )) # (!\rx_inst|clock_cnt [21] & ((\rx_inst|Add0~41 ) # (GND)))
// \rx_inst|Add0~43  = CARRY((!\rx_inst|Add0~41 ) # (!\rx_inst|clock_cnt [21]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~41 ),
	.combout(\rx_inst|Add0~42_combout ),
	.cout(\rx_inst|Add0~43 ));
// synopsys translate_off
defparam \rx_inst|Add0~42 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \rx_inst|clock_cnt[21]~16 (
// Equation(s):
// \rx_inst|clock_cnt[21]~16_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~42_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[21]~16 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N9
dffeas \rx_inst|clock_cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[21]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[21] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \rx_inst|Add0~44 (
// Equation(s):
// \rx_inst|Add0~44_combout  = (\rx_inst|clock_cnt [22] & (\rx_inst|Add0~43  $ (GND))) # (!\rx_inst|clock_cnt [22] & (!\rx_inst|Add0~43  & VCC))
// \rx_inst|Add0~45  = CARRY((\rx_inst|clock_cnt [22] & !\rx_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~43 ),
	.combout(\rx_inst|Add0~44_combout ),
	.cout(\rx_inst|Add0~45 ));
// synopsys translate_off
defparam \rx_inst|Add0~44 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \rx_inst|clock_cnt[22]~17 (
// Equation(s):
// \rx_inst|clock_cnt[22]~17_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~44_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[22]~17 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \rx_inst|clock_cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[22]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[22] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \rx_inst|Add0~46 (
// Equation(s):
// \rx_inst|Add0~46_combout  = (\rx_inst|clock_cnt [23] & (!\rx_inst|Add0~45 )) # (!\rx_inst|clock_cnt [23] & ((\rx_inst|Add0~45 ) # (GND)))
// \rx_inst|Add0~47  = CARRY((!\rx_inst|Add0~45 ) # (!\rx_inst|clock_cnt [23]))

	.dataa(\rx_inst|clock_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~45 ),
	.combout(\rx_inst|Add0~46_combout ),
	.cout(\rx_inst|Add0~47 ));
// synopsys translate_off
defparam \rx_inst|Add0~46 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \rx_inst|clock_cnt[23]~18 (
// Equation(s):
// \rx_inst|clock_cnt[23]~18_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~46_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|Add0~46_combout ),
	.datad(\rx_inst|Selector32~1_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[23]~18 .lut_mask = 16'h1030;
defparam \rx_inst|clock_cnt[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \rx_inst|clock_cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[23]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[23] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \rx_inst|Add0~48 (
// Equation(s):
// \rx_inst|Add0~48_combout  = (\rx_inst|clock_cnt [24] & (\rx_inst|Add0~47  $ (GND))) # (!\rx_inst|clock_cnt [24] & (!\rx_inst|Add0~47  & VCC))
// \rx_inst|Add0~49  = CARRY((\rx_inst|clock_cnt [24] & !\rx_inst|Add0~47 ))

	.dataa(\rx_inst|clock_cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~47 ),
	.combout(\rx_inst|Add0~48_combout ),
	.cout(\rx_inst|Add0~49 ));
// synopsys translate_off
defparam \rx_inst|Add0~48 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \rx_inst|clock_cnt[24]~19 (
// Equation(s):
// \rx_inst|clock_cnt[24]~19_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~48_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|Selector32~1_combout ),
	.datab(\rx_inst|clock_cnt[31]~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~4_combout ),
	.datad(\rx_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[24]~19 .lut_mask = 16'h1300;
defparam \rx_inst|clock_cnt[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N27
dffeas \rx_inst|clock_cnt[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[24]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[24] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \rx_inst|Add0~50 (
// Equation(s):
// \rx_inst|Add0~50_combout  = (\rx_inst|clock_cnt [25] & (!\rx_inst|Add0~49 )) # (!\rx_inst|clock_cnt [25] & ((\rx_inst|Add0~49 ) # (GND)))
// \rx_inst|Add0~51  = CARRY((!\rx_inst|Add0~49 ) # (!\rx_inst|clock_cnt [25]))

	.dataa(\rx_inst|clock_cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~49 ),
	.combout(\rx_inst|Add0~50_combout ),
	.cout(\rx_inst|Add0~51 ));
// synopsys translate_off
defparam \rx_inst|Add0~50 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneive_lcell_comb \rx_inst|clock_cnt[25]~20 (
// Equation(s):
// \rx_inst|clock_cnt[25]~20_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~50_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~50_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[25]~20 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N17
dffeas \rx_inst|clock_cnt[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[25]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[25] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \rx_inst|Add0~52 (
// Equation(s):
// \rx_inst|Add0~52_combout  = (\rx_inst|clock_cnt [26] & (\rx_inst|Add0~51  $ (GND))) # (!\rx_inst|clock_cnt [26] & (!\rx_inst|Add0~51  & VCC))
// \rx_inst|Add0~53  = CARRY((\rx_inst|clock_cnt [26] & !\rx_inst|Add0~51 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~51 ),
	.combout(\rx_inst|Add0~52_combout ),
	.cout(\rx_inst|Add0~53 ));
// synopsys translate_off
defparam \rx_inst|Add0~52 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N22
cycloneive_lcell_comb \rx_inst|clock_cnt[26]~21 (
// Equation(s):
// \rx_inst|clock_cnt[26]~21_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~52_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~1_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|Add0~52_combout ),
	.datad(\rx_inst|clock_cnt[31]~4_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[26]~21 .lut_mask = 16'h1050;
defparam \rx_inst|clock_cnt[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \rx_inst|clock_cnt[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[26]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[26] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \rx_inst|Add0~54 (
// Equation(s):
// \rx_inst|Add0~54_combout  = (\rx_inst|clock_cnt [27] & (!\rx_inst|Add0~53 )) # (!\rx_inst|clock_cnt [27] & ((\rx_inst|Add0~53 ) # (GND)))
// \rx_inst|Add0~55  = CARRY((!\rx_inst|Add0~53 ) # (!\rx_inst|clock_cnt [27]))

	.dataa(\rx_inst|clock_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~53 ),
	.combout(\rx_inst|Add0~54_combout ),
	.cout(\rx_inst|Add0~55 ));
// synopsys translate_off
defparam \rx_inst|Add0~54 .lut_mask = 16'h5A5F;
defparam \rx_inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
cycloneive_lcell_comb \rx_inst|clock_cnt[27]~22 (
// Equation(s):
// \rx_inst|clock_cnt[27]~22_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~54_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~54_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[27]~22 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \rx_inst|clock_cnt[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[27]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[27] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \rx_inst|Add0~56 (
// Equation(s):
// \rx_inst|Add0~56_combout  = (\rx_inst|clock_cnt [28] & (\rx_inst|Add0~55  $ (GND))) # (!\rx_inst|clock_cnt [28] & (!\rx_inst|Add0~55  & VCC))
// \rx_inst|Add0~57  = CARRY((\rx_inst|clock_cnt [28] & !\rx_inst|Add0~55 ))

	.dataa(\rx_inst|clock_cnt [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~55 ),
	.combout(\rx_inst|Add0~56_combout ),
	.cout(\rx_inst|Add0~57 ));
// synopsys translate_off
defparam \rx_inst|Add0~56 .lut_mask = 16'hA50A;
defparam \rx_inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N14
cycloneive_lcell_comb \rx_inst|clock_cnt[28]~23 (
// Equation(s):
// \rx_inst|clock_cnt[28]~23_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~56_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~56_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[28]~23 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N15
dffeas \rx_inst|clock_cnt[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[28]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[28] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \rx_inst|Add0~58 (
// Equation(s):
// \rx_inst|Add0~58_combout  = (\rx_inst|clock_cnt [29] & (!\rx_inst|Add0~57 )) # (!\rx_inst|clock_cnt [29] & ((\rx_inst|Add0~57 ) # (GND)))
// \rx_inst|Add0~59  = CARRY((!\rx_inst|Add0~57 ) # (!\rx_inst|clock_cnt [29]))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~57 ),
	.combout(\rx_inst|Add0~58_combout ),
	.cout(\rx_inst|Add0~59 ));
// synopsys translate_off
defparam \rx_inst|Add0~58 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N6
cycloneive_lcell_comb \rx_inst|clock_cnt[29]~24 (
// Equation(s):
// \rx_inst|clock_cnt[29]~24_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~58_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~58_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[29]~24 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \rx_inst|clock_cnt[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[29]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[29] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \rx_inst|Add0~60 (
// Equation(s):
// \rx_inst|Add0~60_combout  = (\rx_inst|clock_cnt [30] & (\rx_inst|Add0~59  $ (GND))) # (!\rx_inst|clock_cnt [30] & (!\rx_inst|Add0~59  & VCC))
// \rx_inst|Add0~61  = CARRY((\rx_inst|clock_cnt [30] & !\rx_inst|Add0~59 ))

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add0~59 ),
	.combout(\rx_inst|Add0~60_combout ),
	.cout(\rx_inst|Add0~61 ));
// synopsys translate_off
defparam \rx_inst|Add0~60 .lut_mask = 16'hC30C;
defparam \rx_inst|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
cycloneive_lcell_comb \rx_inst|clock_cnt[30]~25 (
// Equation(s):
// \rx_inst|clock_cnt[30]~25_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~60_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~60_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[30]~25 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \rx_inst|clock_cnt[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[30]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[30] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \rx_inst|Add0~62 (
// Equation(s):
// \rx_inst|Add0~62_combout  = \rx_inst|Add0~61  $ (\rx_inst|clock_cnt [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_inst|clock_cnt [31]),
	.cin(\rx_inst|Add0~61 ),
	.combout(\rx_inst|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Add0~62 .lut_mask = 16'h0FF0;
defparam \rx_inst|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
cycloneive_lcell_comb \rx_inst|clock_cnt[31]~26 (
// Equation(s):
// \rx_inst|clock_cnt[31]~26_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~62_combout  & ((!\rx_inst|clock_cnt[31]~4_combout ) # (!\rx_inst|Selector32~1_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~1_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|Add0~62_combout ),
	.datad(\rx_inst|clock_cnt[31]~4_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[31]~26 .lut_mask = 16'h1050;
defparam \rx_inst|clock_cnt[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \rx_inst|clock_cnt[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[31]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[31] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N4
cycloneive_lcell_comb \rx_inst|Equal0~5 (
// Equation(s):
// \rx_inst|Equal0~5_combout  = (!\rx_inst|clock_cnt [27] & (!\rx_inst|clock_cnt [28] & (!\rx_inst|clock_cnt [26] & !\rx_inst|clock_cnt [25])))

	.dataa(\rx_inst|clock_cnt [27]),
	.datab(\rx_inst|clock_cnt [28]),
	.datac(\rx_inst|clock_cnt [26]),
	.datad(\rx_inst|clock_cnt [25]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
cycloneive_lcell_comb \rx_inst|Equal0~6 (
// Equation(s):
// \rx_inst|Equal0~6_combout  = (!\rx_inst|clock_cnt [31] & (!\rx_inst|clock_cnt [30] & (\rx_inst|Equal0~5_combout  & !\rx_inst|clock_cnt [29])))

	.dataa(\rx_inst|clock_cnt [31]),
	.datab(\rx_inst|clock_cnt [30]),
	.datac(\rx_inst|Equal0~5_combout ),
	.datad(\rx_inst|clock_cnt [29]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~6 .lut_mask = 16'h0010;
defparam \rx_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \rx_inst|Equal0~0 (
// Equation(s):
// \rx_inst|Equal0~0_combout  = (!\rx_inst|clock_cnt [1] & (!\rx_inst|clock_cnt [0] & (!\rx_inst|clock_cnt [8] & !\rx_inst|clock_cnt [7])))

	.dataa(\rx_inst|clock_cnt [1]),
	.datab(\rx_inst|clock_cnt [0]),
	.datac(\rx_inst|clock_cnt [8]),
	.datad(\rx_inst|clock_cnt [7]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \rx_inst|Equal0~2 (
// Equation(s):
// \rx_inst|Equal0~2_combout  = (!\rx_inst|clock_cnt [17] & (!\rx_inst|clock_cnt [18] & (!\rx_inst|clock_cnt [20] & !\rx_inst|clock_cnt [19])))

	.dataa(\rx_inst|clock_cnt [17]),
	.datab(\rx_inst|clock_cnt [18]),
	.datac(\rx_inst|clock_cnt [20]),
	.datad(\rx_inst|clock_cnt [19]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \rx_inst|Equal0~1 (
// Equation(s):
// \rx_inst|Equal0~1_combout  = (!\rx_inst|clock_cnt [14] & (!\rx_inst|clock_cnt [13] & (!\rx_inst|clock_cnt [16] & !\rx_inst|clock_cnt [15])))

	.dataa(\rx_inst|clock_cnt [14]),
	.datab(\rx_inst|clock_cnt [13]),
	.datac(\rx_inst|clock_cnt [16]),
	.datad(\rx_inst|clock_cnt [15]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \rx_inst|Equal0~3 (
// Equation(s):
// \rx_inst|Equal0~3_combout  = (!\rx_inst|clock_cnt [22] & (!\rx_inst|clock_cnt [21] & (!\rx_inst|clock_cnt [24] & !\rx_inst|clock_cnt [23])))

	.dataa(\rx_inst|clock_cnt [22]),
	.datab(\rx_inst|clock_cnt [21]),
	.datac(\rx_inst|clock_cnt [24]),
	.datad(\rx_inst|clock_cnt [23]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneive_lcell_comb \rx_inst|Equal0~4 (
// Equation(s):
// \rx_inst|Equal0~4_combout  = (\rx_inst|Equal0~0_combout  & (\rx_inst|Equal0~2_combout  & (\rx_inst|Equal0~1_combout  & \rx_inst|Equal0~3_combout )))

	.dataa(\rx_inst|Equal0~0_combout ),
	.datab(\rx_inst|Equal0~2_combout ),
	.datac(\rx_inst|Equal0~1_combout ),
	.datad(\rx_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \rx_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \rx_inst|Equal0~9 (
// Equation(s):
// \rx_inst|Equal0~9_combout  = (!\rx_inst|clock_cnt [3] & \rx_inst|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_inst|clock_cnt [3]),
	.datad(\rx_inst|Equal0~8_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~9 .lut_mask = 16'h0F00;
defparam \rx_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \rx_inst|Equal0~10 (
// Equation(s):
// \rx_inst|Equal0~10_combout  = (\rx_inst|Equal0~7_combout  & (\rx_inst|Equal0~6_combout  & (\rx_inst|Equal0~4_combout  & \rx_inst|Equal0~9_combout )))

	.dataa(\rx_inst|Equal0~7_combout ),
	.datab(\rx_inst|Equal0~6_combout ),
	.datac(\rx_inst|Equal0~4_combout ),
	.datad(\rx_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~10 .lut_mask = 16'h8000;
defparam \rx_inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneive_lcell_comb \rx_inst|Add1~0 (
// Equation(s):
// \rx_inst|Add1~0_combout  = \rx_inst|bit_cnt [0] $ (VCC)
// \rx_inst|Add1~1  = CARRY(\rx_inst|bit_cnt [0])

	.dataa(gnd),
	.datab(\rx_inst|bit_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rx_inst|Add1~0_combout ),
	.cout(\rx_inst|Add1~1 ));
// synopsys translate_off
defparam \rx_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \rx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
cycloneive_lcell_comb \rx_inst|bit_cnt[4]~0 (
// Equation(s):
// \rx_inst|bit_cnt[4]~0_combout  = (\rx_inst|state.read~q  & \rx_inst|Equal3~2_combout )

	.dataa(\rx_inst|state.read~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\rx_inst|bit_cnt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|bit_cnt[4]~0 .lut_mask = 16'hAA00;
defparam \rx_inst|bit_cnt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \rx_inst|bit_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
cycloneive_lcell_comb \rx_inst|Add1~2 (
// Equation(s):
// \rx_inst|Add1~2_combout  = (\rx_inst|bit_cnt [1] & (!\rx_inst|Add1~1 )) # (!\rx_inst|bit_cnt [1] & ((\rx_inst|Add1~1 ) # (GND)))
// \rx_inst|Add1~3  = CARRY((!\rx_inst|Add1~1 ) # (!\rx_inst|bit_cnt [1]))

	.dataa(gnd),
	.datab(\rx_inst|bit_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add1~1 ),
	.combout(\rx_inst|Add1~2_combout ),
	.cout(\rx_inst|Add1~3 ));
// synopsys translate_off
defparam \rx_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N3
dffeas \rx_inst|bit_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N4
cycloneive_lcell_comb \rx_inst|Add1~4 (
// Equation(s):
// \rx_inst|Add1~4_combout  = (\rx_inst|bit_cnt [2] & (\rx_inst|Add1~3  $ (GND))) # (!\rx_inst|bit_cnt [2] & (!\rx_inst|Add1~3  & VCC))
// \rx_inst|Add1~5  = CARRY((\rx_inst|bit_cnt [2] & !\rx_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\rx_inst|bit_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add1~3 ),
	.combout(\rx_inst|Add1~4_combout ),
	.cout(\rx_inst|Add1~5 ));
// synopsys translate_off
defparam \rx_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \rx_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N5
dffeas \rx_inst|bit_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N6
cycloneive_lcell_comb \rx_inst|Add1~6 (
// Equation(s):
// \rx_inst|Add1~6_combout  = (\rx_inst|bit_cnt [3] & (!\rx_inst|Add1~5 )) # (!\rx_inst|bit_cnt [3] & ((\rx_inst|Add1~5 ) # (GND)))
// \rx_inst|Add1~7  = CARRY((!\rx_inst|Add1~5 ) # (!\rx_inst|bit_cnt [3]))

	.dataa(gnd),
	.datab(\rx_inst|bit_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rx_inst|Add1~5 ),
	.combout(\rx_inst|Add1~6_combout ),
	.cout(\rx_inst|Add1~7 ));
// synopsys translate_off
defparam \rx_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \rx_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N14
cycloneive_lcell_comb \rx_inst|bit_cnt~1 (
// Equation(s):
// \rx_inst|bit_cnt~1_combout  = (\rx_inst|Add1~6_combout  & ((!\rx_inst|Equal2~0_combout ) # (!\rx_inst|bit_cnt [0])))

	.dataa(gnd),
	.datab(\rx_inst|bit_cnt [0]),
	.datac(\rx_inst|Equal2~0_combout ),
	.datad(\rx_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\rx_inst|bit_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|bit_cnt~1 .lut_mask = 16'h3F00;
defparam \rx_inst|bit_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N15
dffeas \rx_inst|bit_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|bit_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|bit_cnt[3] .is_wysiwyg = "true";
defparam \rx_inst|bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
cycloneive_lcell_comb \rx_inst|Add1~8 (
// Equation(s):
// \rx_inst|Add1~8_combout  = \rx_inst|Add1~7  $ (!\rx_inst|bit_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_inst|bit_cnt [4]),
	.cin(\rx_inst|Add1~7 ),
	.combout(\rx_inst|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Add1~8 .lut_mask = 16'hF00F;
defparam \rx_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y5_N9
dffeas \rx_inst|bit_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|bit_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|bit_cnt[4] .is_wysiwyg = "true";
defparam \rx_inst|bit_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N26
cycloneive_lcell_comb \rx_inst|Equal2~0 (
// Equation(s):
// \rx_inst|Equal2~0_combout  = (!\rx_inst|bit_cnt [4] & (!\rx_inst|bit_cnt [3] & (\rx_inst|bit_cnt [2] & \rx_inst|bit_cnt [1])))

	.dataa(\rx_inst|bit_cnt [4]),
	.datab(\rx_inst|bit_cnt [3]),
	.datac(\rx_inst|bit_cnt [2]),
	.datad(\rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal2~0 .lut_mask = 16'h1000;
defparam \rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N16
cycloneive_lcell_comb \rx_inst|Selector33~0 (
// Equation(s):
// \rx_inst|Selector33~0_combout  = (\rx_inst|state.read~q  & (\rx_inst|bit_cnt [0] & (\rx_inst|Equal2~0_combout  & \rx_inst|Equal3~2_combout )))

	.dataa(\rx_inst|state.read~q ),
	.datab(\rx_inst|bit_cnt [0]),
	.datac(\rx_inst|Equal2~0_combout ),
	.datad(\rx_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector33~0 .lut_mask = 16'h8000;
defparam \rx_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N20
cycloneive_lcell_comb \rx_inst|Selector35~0 (
// Equation(s):
// \rx_inst|Selector35~0_combout  = (!\rx_inst|Selector0~0_combout  & ((\rx_inst|Selector33~1_combout  & ((\rx_inst|state.stop~q ))) # (!\rx_inst|Selector33~1_combout  & (\rx_inst|Selector33~0_combout ))))

	.dataa(\rx_inst|Selector33~1_combout ),
	.datab(\rx_inst|Selector33~0_combout ),
	.datac(\rx_inst|state.stop~q ),
	.datad(\rx_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector35~0 .lut_mask = 16'h00E4;
defparam \rx_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N21
dffeas \rx_inst|state.stop (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|state.stop .is_wysiwyg = "true";
defparam \rx_inst|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneive_lcell_comb \rx_inst|clock_cnt[31]~0 (
// Equation(s):
// \rx_inst|clock_cnt[31]~0_combout  = (\rx_inst|state.00~q  & (\rx_inst|Equal3~2_combout  & ((\rx~input_o ) # (!\rx_inst|state.stop~q ))))

	.dataa(\rx~input_o ),
	.datab(\rx_inst|state.stop~q ),
	.datac(\rx_inst|state.00~q ),
	.datad(\rx_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[31]~0 .lut_mask = 16'hB000;
defparam \rx_inst|clock_cnt[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \rx_inst|clock_cnt[31]~1 (
// Equation(s):
// \rx_inst|clock_cnt[31]~1_combout  = (\rx_inst|clock_cnt[31]~0_combout ) # ((!\rx_inst|state.00~q  & ((\rx_inst|Equal0~10_combout ) # (\rx_inst|Equal1~2_combout ))))

	.dataa(\rx_inst|state.00~q ),
	.datab(\rx_inst|Equal0~10_combout ),
	.datac(\rx_inst|Equal1~2_combout ),
	.datad(\rx_inst|clock_cnt[31]~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[31]~1 .lut_mask = 16'hFF54;
defparam \rx_inst|clock_cnt[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \rx_inst|clock_cnt[5]~28 (
// Equation(s):
// \rx_inst|clock_cnt[5]~28_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~10_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[5]~28 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N7
dffeas \rx_inst|clock_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[5] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \rx_inst|Equal0~7 (
// Equation(s):
// \rx_inst|Equal0~7_combout  = (!\rx_inst|clock_cnt [5] & (!\rx_inst|clock_cnt [2] & (!\rx_inst|clock_cnt [9] & !\rx_inst|clock_cnt [11])))

	.dataa(\rx_inst|clock_cnt [5]),
	.datab(\rx_inst|clock_cnt [2]),
	.datac(\rx_inst|clock_cnt [9]),
	.datad(\rx_inst|clock_cnt [11]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~7 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \rx_inst|Equal3~0 (
// Equation(s):
// \rx_inst|Equal3~0_combout  = (\rx_inst|clock_cnt [4] & (\rx_inst|clock_cnt [3] & (\rx_inst|clock_cnt [10] & \rx_inst|clock_cnt [6])))

	.dataa(\rx_inst|clock_cnt [4]),
	.datab(\rx_inst|clock_cnt [3]),
	.datac(\rx_inst|clock_cnt [10]),
	.datad(\rx_inst|clock_cnt [6]),
	.cin(gnd),
	.combout(\rx_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal3~0 .lut_mask = 16'h8000;
defparam \rx_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneive_lcell_comb \rx_inst|Equal3~1 (
// Equation(s):
// \rx_inst|Equal3~1_combout  = (\rx_inst|clock_cnt [12] & \rx_inst|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_inst|clock_cnt [12]),
	.datad(\rx_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal3~1 .lut_mask = 16'hF000;
defparam \rx_inst|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneive_lcell_comb \rx_inst|Equal3~2 (
// Equation(s):
// \rx_inst|Equal3~2_combout  = (\rx_inst|Equal0~7_combout  & (\rx_inst|Equal0~6_combout  & (\rx_inst|Equal3~1_combout  & \rx_inst|Equal0~4_combout )))

	.dataa(\rx_inst|Equal0~7_combout ),
	.datab(\rx_inst|Equal0~6_combout ),
	.datac(\rx_inst|Equal3~1_combout ),
	.datad(\rx_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal3~2 .lut_mask = 16'h8000;
defparam \rx_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N18
cycloneive_lcell_comb \rx_inst|Selector0~0 (
// Equation(s):
// \rx_inst|Selector0~0_combout  = (\rx~input_o  & (\rx_inst|Equal3~2_combout  & \rx_inst|state.stop~q ))

	.dataa(\rx~input_o ),
	.datab(\rx_inst|Equal3~2_combout ),
	.datac(gnd),
	.datad(\rx_inst|state.stop~q ),
	.cin(gnd),
	.combout(\rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector0~0 .lut_mask = 16'h8800;
defparam \rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N10
cycloneive_lcell_comb \rx_inst|Selector33~2 (
// Equation(s):
// \rx_inst|Selector33~2_combout  = (!\rx_inst|Selector0~0_combout  & ((\rx_inst|Equal1~2_combout ) # (\rx_inst|state.00~q )))

	.dataa(\rx_inst|Equal1~2_combout ),
	.datab(gnd),
	.datac(\rx_inst|state.00~q ),
	.datad(\rx_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector33~2 .lut_mask = 16'h00FA;
defparam \rx_inst|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N11
dffeas \rx_inst|state.00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Selector33~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|state.00 .is_wysiwyg = "true";
defparam \rx_inst|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \rx_inst|Selector32~1 (
// Equation(s):
// \rx_inst|Selector32~1_combout  = (!\rx_inst|state.00~q  & \rx_inst|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_inst|state.00~q ),
	.datad(\rx_inst|Equal0~10_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector32~1 .lut_mask = 16'h0F00;
defparam \rx_inst|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneive_lcell_comb \rx_inst|clock_cnt[4]~33 (
// Equation(s):
// \rx_inst|clock_cnt[4]~33_combout  = (!\rx_inst|clock_cnt[31]~1_combout  & (\rx_inst|Add0~8_combout  & ((!\rx_inst|Selector32~1_combout ) # (!\rx_inst|clock_cnt[31]~4_combout ))))

	.dataa(\rx_inst|clock_cnt[31]~4_combout ),
	.datab(\rx_inst|Selector32~1_combout ),
	.datac(\rx_inst|clock_cnt[31]~1_combout ),
	.datad(\rx_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\rx_inst|clock_cnt[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|clock_cnt[4]~33 .lut_mask = 16'h0700;
defparam \rx_inst|clock_cnt[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \rx_inst|clock_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|clock_cnt[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|clock_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|clock_cnt[4] .is_wysiwyg = "true";
defparam \rx_inst|clock_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneive_lcell_comb \rx_inst|Equal0~8 (
// Equation(s):
// \rx_inst|Equal0~8_combout  = (!\rx_inst|clock_cnt [4] & (!\rx_inst|clock_cnt [10] & (!\rx_inst|clock_cnt [12] & !\rx_inst|clock_cnt [6])))

	.dataa(\rx_inst|clock_cnt [4]),
	.datab(\rx_inst|clock_cnt [10]),
	.datac(\rx_inst|clock_cnt [12]),
	.datad(\rx_inst|clock_cnt [6]),
	.cin(gnd),
	.combout(\rx_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal0~8 .lut_mask = 16'h0001;
defparam \rx_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \rx_inst|Equal1~0 (
// Equation(s):
// \rx_inst|Equal1~0_combout  = (\rx_inst|clock_cnt [5] & (\rx_inst|clock_cnt [2] & (\rx_inst|clock_cnt [9] & \rx_inst|clock_cnt [3])))

	.dataa(\rx_inst|clock_cnt [5]),
	.datab(\rx_inst|clock_cnt [2]),
	.datac(\rx_inst|clock_cnt [9]),
	.datad(\rx_inst|clock_cnt [3]),
	.cin(gnd),
	.combout(\rx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \rx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \rx_inst|Equal1~1 (
// Equation(s):
// \rx_inst|Equal1~1_combout  = (\rx_inst|clock_cnt [11] & \rx_inst|Equal1~0_combout )

	.dataa(gnd),
	.datab(\rx_inst|clock_cnt [11]),
	.datac(gnd),
	.datad(\rx_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal1~1 .lut_mask = 16'hCC00;
defparam \rx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
cycloneive_lcell_comb \rx_inst|Equal1~2 (
// Equation(s):
// \rx_inst|Equal1~2_combout  = (\rx_inst|Equal0~8_combout  & (\rx_inst|Equal0~6_combout  & (\rx_inst|Equal1~1_combout  & \rx_inst|Equal0~4_combout )))

	.dataa(\rx_inst|Equal0~8_combout ),
	.datab(\rx_inst|Equal0~6_combout ),
	.datac(\rx_inst|Equal1~1_combout ),
	.datad(\rx_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\rx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Equal1~2 .lut_mask = 16'h8000;
defparam \rx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
cycloneive_lcell_comb \rx_inst|Selector33~1 (
// Equation(s):
// \rx_inst|Selector33~1_combout  = (!\rx_inst|Selector33~0_combout  & ((\rx_inst|state.00~q ) # (!\rx_inst|Equal1~2_combout )))

	.dataa(\rx_inst|Equal1~2_combout ),
	.datab(\rx_inst|state.00~q ),
	.datac(gnd),
	.datad(\rx_inst|Selector33~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector33~1 .lut_mask = 16'h00DD;
defparam \rx_inst|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N12
cycloneive_lcell_comb \rx_inst|Selector34~0 (
// Equation(s):
// \rx_inst|Selector34~0_combout  = (!\rx_inst|Selector0~0_combout  & ((\rx_inst|Selector33~1_combout  & ((\rx_inst|state.read~q ))) # (!\rx_inst|Selector33~1_combout  & (!\rx_inst|Selector33~0_combout ))))

	.dataa(\rx_inst|Selector33~1_combout ),
	.datab(\rx_inst|Selector33~0_combout ),
	.datac(\rx_inst|state.read~q ),
	.datad(\rx_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector34~0 .lut_mask = 16'h00B1;
defparam \rx_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \rx_inst|state.read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|state.read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|state.read .is_wysiwyg = "true";
defparam \rx_inst|state.read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N28
cycloneive_lcell_comb \rx_inst|Selector0~1 (
// Equation(s):
// \rx_inst|Selector0~1_combout  = (\rx_inst|Selector0~0_combout ) # ((\rx_inst|data_valid~q  & ((\rx_inst|state.read~q ) # (\rx_inst|state.stop~q ))))

	.dataa(\rx_inst|state.read~q ),
	.datab(\rx_inst|state.stop~q ),
	.datac(\rx_inst|data_valid~q ),
	.datad(\rx_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rx_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|Selector0~1 .lut_mask = 16'hFFE0;
defparam \rx_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N29
dffeas \rx_inst|data_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_valid .is_wysiwyg = "true";
defparam \rx_inst|data_valid .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \btn~input (
	.i(btn),
	.ibar(gnd),
	.o(\btn~input_o ));
// synopsys translate_off
defparam \btn~input .bus_hold = "false";
defparam \btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneive_lcell_comb \state[0]~0 (
// Equation(s):
// \state[0]~0_combout  = (state[0] & (!\always0~0_combout  & ((\btn~input_o )))) # (!state[0] & (((\rx_inst|data_valid~q ))))

	.dataa(\always0~0_combout ),
	.datab(\rx_inst|data_valid~q ),
	.datac(state[0]),
	.datad(\btn~input_o ),
	.cin(gnd),
	.combout(\state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state[0]~0 .lut_mask = 16'h5C0C;
defparam \state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N24
cycloneive_lcell_comb \rx_inst|data_r[7]~feeder (
// Equation(s):
// \rx_inst|data_r[7]~feeder_combout  = \rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\rx_inst|data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \rx_inst|data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N25
dffeas \rx_inst|data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|data_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[7] .is_wysiwyg = "true";
defparam \rx_inst|data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N26
cycloneive_lcell_comb \rx_inst|data_r[6]~feeder (
// Equation(s):
// \rx_inst|data_r[6]~feeder_combout  = \rx_inst|data_r [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx_inst|data_r [7]),
	.cin(gnd),
	.combout(\rx_inst|data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \rx_inst|data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N27
dffeas \rx_inst|data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[6] .is_wysiwyg = "true";
defparam \rx_inst|data_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \rx_inst|data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|data_r [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[5] .is_wysiwyg = "true";
defparam \rx_inst|data_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \rx_inst|data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|data_r [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[4] .is_wysiwyg = "true";
defparam \rx_inst|data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N16
cycloneive_lcell_comb \rx_inst|data_r[3]~feeder (
// Equation(s):
// \rx_inst|data_r[3]~feeder_combout  = \rx_inst|data_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_inst|data_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_inst|data_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|data_r[3]~feeder .lut_mask = 16'hF0F0;
defparam \rx_inst|data_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N17
dffeas \rx_inst|data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|data_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[3] .is_wysiwyg = "true";
defparam \rx_inst|data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N14
cycloneive_lcell_comb \data~4 (
// Equation(s):
// \data~4_combout  = ((state[0]) # (!\rx_inst|data_valid~q )) # (!\rx_inst|data_r [3])

	.dataa(gnd),
	.datab(\rx_inst|data_r [3]),
	.datac(state[0]),
	.datad(\rx_inst|data_valid~q ),
	.cin(gnd),
	.combout(\data~4_combout ),
	.cout());
// synopsys translate_off
defparam \data~4 .lut_mask = 16'hF3FF;
defparam \data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N22
cycloneive_lcell_comb \data[7]~1 (
// Equation(s):
// \data[7]~1_combout  = ((\rx_inst|data_valid~q  & !state[0])) # (!\btn~input_o )

	.dataa(gnd),
	.datab(\rx_inst|data_valid~q ),
	.datac(state[0]),
	.datad(\btn~input_o ),
	.cin(gnd),
	.combout(\data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data[7]~1 .lut_mask = 16'h0CFF;
defparam \data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N15
dffeas \data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data[3] .is_wysiwyg = "true";
defparam \data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \TX_inst|data[4]~2 (
// Equation(s):
// \TX_inst|data[4]~2_combout  = !data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data[3]),
	.cin(gnd),
	.combout(\TX_inst|data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|data[4]~2 .lut_mask = 16'h00FF;
defparam \TX_inst|data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \TX_inst|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|data[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[4] .is_wysiwyg = "true";
defparam \TX_inst|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N28
cycloneive_lcell_comb \data~3 (
// Equation(s):
// \data~3_combout  = (!state[0] & (\rx_inst|data_r [4] & \rx_inst|data_valid~q ))

	.dataa(gnd),
	.datab(state[0]),
	.datac(\rx_inst|data_r [4]),
	.datad(\rx_inst|data_valid~q ),
	.cin(gnd),
	.combout(\data~3_combout ),
	.cout());
// synopsys translate_off
defparam \data~3 .lut_mask = 16'h3000;
defparam \data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N29
dffeas \data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \TX_inst|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[5] .is_wysiwyg = "true";
defparam \TX_inst|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \TX_inst|Mux0~1 (
// Equation(s):
// \TX_inst|Mux0~1_combout  = (\TX_inst|bit_cnt [0] & (((\TX_inst|data [5]) # (\TX_inst|bit_cnt [1])))) # (!\TX_inst|bit_cnt [0] & (\TX_inst|data [4] & ((!\TX_inst|bit_cnt [1]))))

	.dataa(\TX_inst|bit_cnt [0]),
	.datab(\TX_inst|data [4]),
	.datac(\TX_inst|data [5]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~1 .lut_mask = 16'hAAE4;
defparam \TX_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N6
cycloneive_lcell_comb \data~2 (
// Equation(s):
// \data~2_combout  = ((state[0]) # (!\rx_inst|data_r [5])) # (!\rx_inst|data_valid~q )

	.dataa(gnd),
	.datab(\rx_inst|data_valid~q ),
	.datac(state[0]),
	.datad(\rx_inst|data_r [5]),
	.cin(gnd),
	.combout(\data~2_combout ),
	.cout());
// synopsys translate_off
defparam \data~2 .lut_mask = 16'hF3FF;
defparam \data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N7
dffeas \data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \TX_inst|data[6]~1 (
// Equation(s):
// \TX_inst|data[6]~1_combout  = !data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data[5]),
	.cin(gnd),
	.combout(\TX_inst|data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|data[6]~1 .lut_mask = 16'h00FF;
defparam \TX_inst|data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \TX_inst|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|data[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[6] .is_wysiwyg = "true";
defparam \TX_inst|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N20
cycloneive_lcell_comb \data~5 (
// Equation(s):
// \data~5_combout  = (!state[0] & (\rx_inst|data_r [6] & \rx_inst|data_valid~q ))

	.dataa(gnd),
	.datab(state[0]),
	.datac(\rx_inst|data_r [6]),
	.datad(\rx_inst|data_valid~q ),
	.cin(gnd),
	.combout(\data~5_combout ),
	.cout());
// synopsys translate_off
defparam \data~5 .lut_mask = 16'h3000;
defparam \data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N21
dffeas \data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \TX_inst|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[7] .is_wysiwyg = "true";
defparam \TX_inst|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \TX_inst|Mux0~2 (
// Equation(s):
// \TX_inst|Mux0~2_combout  = (\TX_inst|Mux0~1_combout  & (((\TX_inst|data [7]) # (!\TX_inst|bit_cnt [1])))) # (!\TX_inst|Mux0~1_combout  & (\TX_inst|data [6] & ((\TX_inst|bit_cnt [1]))))

	.dataa(\TX_inst|Mux0~1_combout ),
	.datab(\TX_inst|data [6]),
	.datac(\TX_inst|data [7]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~2 .lut_mask = 16'hE4AA;
defparam \TX_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \rx_inst|data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|data_r [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[2] .is_wysiwyg = "true";
defparam \rx_inst|data_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N19
dffeas \rx_inst|data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rx_inst|data_r [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[1] .is_wysiwyg = "true";
defparam \rx_inst|data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N12
cycloneive_lcell_comb \data~7 (
// Equation(s):
// \data~7_combout  = ((state[0]) # (!\rx_inst|data_r [1])) # (!\rx_inst|data_valid~q )

	.dataa(gnd),
	.datab(\rx_inst|data_valid~q ),
	.datac(state[0]),
	.datad(\rx_inst|data_r [1]),
	.cin(gnd),
	.combout(\data~7_combout ),
	.cout());
// synopsys translate_off
defparam \data~7 .lut_mask = 16'hF3FF;
defparam \data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N13
dffeas \data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data[1] .is_wysiwyg = "true";
defparam \data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \TX_inst|data[2]~3 (
// Equation(s):
// \TX_inst|data[2]~3_combout  = !data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data[1]),
	.cin(gnd),
	.combout(\TX_inst|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|data[2]~3 .lut_mask = 16'h00FF;
defparam \TX_inst|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \TX_inst|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|data[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[2] .is_wysiwyg = "true";
defparam \TX_inst|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N30
cycloneive_lcell_comb \data~6 (
// Equation(s):
// \data~6_combout  = (\rx_inst|data_r [2] & (!state[0] & \rx_inst|data_valid~q ))

	.dataa(\rx_inst|data_r [2]),
	.datab(gnd),
	.datac(state[0]),
	.datad(\rx_inst|data_valid~q ),
	.cin(gnd),
	.combout(\data~6_combout ),
	.cout());
// synopsys translate_off
defparam \data~6 .lut_mask = 16'h0A00;
defparam \data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N31
dffeas \data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data[2] .is_wysiwyg = "true";
defparam \data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N21
dffeas \TX_inst|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[3] .is_wysiwyg = "true";
defparam \TX_inst|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \TX_inst|Mux0~3 (
// Equation(s):
// \TX_inst|Mux0~3_combout  = (\TX_inst|bit_cnt [1] & ((\TX_inst|bit_cnt [0] & ((\TX_inst|data [3]))) # (!\TX_inst|bit_cnt [0] & (\TX_inst|data [2]))))

	.dataa(\TX_inst|bit_cnt [0]),
	.datab(\TX_inst|data [2]),
	.datac(\TX_inst|data [3]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~3 .lut_mask = 16'hE400;
defparam \TX_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N24
cycloneive_lcell_comb \rx_inst|data_r[0]~feeder (
// Equation(s):
// \rx_inst|data_r[0]~feeder_combout  = \rx_inst|data_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rx_inst|data_r [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rx_inst|data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rx_inst|data_r[0]~feeder .lut_mask = 16'hF0F0;
defparam \rx_inst|data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N25
dffeas \rx_inst|data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rx_inst|data_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rx_inst|bit_cnt[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx_inst|data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx_inst|data_r[0] .is_wysiwyg = "true";
defparam \rx_inst|data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N10
cycloneive_lcell_comb \data~8 (
// Equation(s):
// \data~8_combout  = (\rx_inst|data_valid~q  & (!state[0] & \rx_inst|data_r [0]))

	.dataa(gnd),
	.datab(\rx_inst|data_valid~q ),
	.datac(state[0]),
	.datad(\rx_inst|data_r [0]),
	.cin(gnd),
	.combout(\data~8_combout ),
	.cout());
// synopsys translate_off
defparam \data~8 .lut_mask = 16'h0C00;
defparam \data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N11
dffeas \data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N9
dffeas \TX_inst|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[1] .is_wysiwyg = "true";
defparam \TX_inst|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \TX_inst|Mux0~4 (
// Equation(s):
// \TX_inst|Mux0~4_combout  = (\TX_inst|Mux0~3_combout ) # ((\TX_inst|bit_cnt [0] & (\TX_inst|data [1] & !\TX_inst|bit_cnt [1])))

	.dataa(\TX_inst|bit_cnt [0]),
	.datab(\TX_inst|Mux0~3_combout ),
	.datac(\TX_inst|data [1]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~4 .lut_mask = 16'hCCEC;
defparam \TX_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \TX_inst|Mux0~5 (
// Equation(s):
// \TX_inst|Mux0~5_combout  = (\TX_inst|bit_cnt [3] & (((\TX_inst|bit_cnt [2])))) # (!\TX_inst|bit_cnt [3] & ((\TX_inst|bit_cnt [2] & (\TX_inst|Mux0~2_combout )) # (!\TX_inst|bit_cnt [2] & ((\TX_inst|Mux0~4_combout )))))

	.dataa(\TX_inst|Mux0~2_combout ),
	.datab(\TX_inst|bit_cnt [3]),
	.datac(\TX_inst|bit_cnt [2]),
	.datad(\TX_inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\TX_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~5 .lut_mask = 16'hE3E0;
defparam \TX_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \TX_inst|data[9]~feeder (
// Equation(s):
// \TX_inst|data[9]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TX_inst|data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|data[9]~feeder .lut_mask = 16'hFFFF;
defparam \TX_inst|data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \TX_inst|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[9] .is_wysiwyg = "true";
defparam \TX_inst|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N4
cycloneive_lcell_comb \data~0 (
// Equation(s):
// \data~0_combout  = ((state[0]) # (!\rx_inst|data_valid~q )) # (!\rx_inst|data_r [7])

	.dataa(gnd),
	.datab(\rx_inst|data_r [7]),
	.datac(state[0]),
	.datad(\rx_inst|data_valid~q ),
	.cin(gnd),
	.combout(\data~0_combout ),
	.cout());
// synopsys translate_off
defparam \data~0 .lut_mask = 16'hF3FF;
defparam \data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N5
dffeas \data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \TX_inst|data[8]~0 (
// Equation(s):
// \TX_inst|data[8]~0_combout  = !data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data[7]),
	.cin(gnd),
	.combout(\TX_inst|data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|data[8]~0 .lut_mask = 16'h00FF;
defparam \TX_inst|data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \TX_inst|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\TX_inst|data[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TX_inst|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TX_inst|data[8] .is_wysiwyg = "true";
defparam \TX_inst|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \TX_inst|Mux0~0 (
// Equation(s):
// \TX_inst|Mux0~0_combout  = (!\TX_inst|bit_cnt [1] & ((\TX_inst|bit_cnt [0] & (\TX_inst|data [9])) # (!\TX_inst|bit_cnt [0] & ((\TX_inst|data [8])))))

	.dataa(\TX_inst|bit_cnt [0]),
	.datab(\TX_inst|data [9]),
	.datac(\TX_inst|data [8]),
	.datad(\TX_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\TX_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~0 .lut_mask = 16'h00D8;
defparam \TX_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \TX_inst|Mux0~6 (
// Equation(s):
// \TX_inst|Mux0~6_combout  = ((\TX_inst|Mux0~5_combout  & ((!\TX_inst|bit_cnt [3]))) # (!\TX_inst|Mux0~5_combout  & (\TX_inst|Mux0~0_combout  & \TX_inst|bit_cnt [3]))) # (!\TX_inst|state.write~q )

	.dataa(\TX_inst|Mux0~5_combout ),
	.datab(\TX_inst|Mux0~0_combout ),
	.datac(\TX_inst|bit_cnt [3]),
	.datad(\TX_inst|state.write~q ),
	.cin(gnd),
	.combout(\TX_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \TX_inst|Mux0~6 .lut_mask = 16'h4AFF;
defparam \TX_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign led = \led~output_o ;

assign led2 = \led2~output_o ;

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
