Nadeem Malik , Richard J. Eickemeyer , Stamatis Vassiliadis, Interlock collapsing ALU for increased instruction-level parallelism, ACM SIGMICRO Newsletter, v.23 n.1-2, p.149-157, Dec. 1992
William M. Conner , Edward R. Dirling, Input/Output considerations in look-ahead processing, ACM SIGARCH Computer Architecture News, v.6 n.1, p.7-12, June 1977
W. Hwu , Y. N. Patt, HPSm, a high performance restricted data flow architecture having minimal functionality, ACM SIGARCH Computer Architecture News, v.14 n.2, p.297-306, June 1986
Gary S. Tyson , Todd M. Austin, Memory Renaming: Fast, Early and Accurate Processing of Memory Communication, International Journal of Parallel Programming, v.27 n.5, p.357-380, Oct. 1999
H. C. Torng , M. Day, Interrupt Handling for Out-of-Order Execution Processors, IEEE Transactions on Computers, v.42 n.1, p.122-127, January 1993
Ashok Sudarsanam , Stan Liao , Srinivas Devadas, Analysis and evaluation of address arithmetic capabilities in custom DSP architectures, Proceedings of the 34th annual Design Automation Conference, p.287-292, June 09-13, 1997, Anaheim, California, USA
W.-M. W. Hwu , Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Transactions on Computers, v.36 n.12, p.1496-1514, Dec. 1987
Matthew K. Farrens , Pius Ng , Phil Nico, A comparision of superscalar and decoupled access/execute architectures, Proceedings of the 26th annual international symposium on Microarchitecture, p.100-103, December 01-03, 1993, Austin, Texas, United States
Val Popescu , Merle Schultz , John Spracklen , Gary Gibson , Bruce Lightner , David Isaman, The Metaflow Architecture, IEEE Micro, v.11 n.3, p.10-13, 63-73, May 1991
Harry Dwyer , H. C. Torng, An out-of-order superscalar processor with speculative execution and fast, precise interrupts, ACM SIGMICRO Newsletter, v.23 n.1-2, p.272-281, Dec. 1992
W. W. Hwu , Y. N. Patt, Checkpoint repair for out-of-order execution machines, Proceedings of the 14th annual international symposium on Computer architecture, p.18-26, June 02-05, 1987, Pittsburgh, Pennsylvania, USA
Y. N. Patt , W. M. Hwu , M. Shebanow, HPS, a new microarchitecture: rationale and introduction, ACM SIGMICRO Newsletter, v.16 n.4, p.103-108, Dec. 1985
Luigi Logrippo, Renamings, Maximal Parallelism, and Space-Time Tradeoff in Program Schemata, Journal of the ACM (JACM), v.26 n.4, p.819-833, Oct. 1979
Augustus K. Uht , Constantine D. Polychronopoulos , John F. Kolen, On the combination of hardware and software concurrency extraction methods, Proceedings of the 20th annual workshop on Microprogramming, p.133-141, December 01-04, 1987, Colorado Springs, Colorado, United States
M. D. Smith , M. Johnson , M. A. Horowitz, Limits on multiple instruction issue, ACM SIGARCH Computer Architecture News, v.17 n.2, p.290-302, April 1989
Nohbyung Park , Alice Parker, Synthesis of optimal clocking schemes, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.489-495, June 1985, Las Vegas, Nevada, USA
Mayan Moudgill , Keshav Pingali , Stamatis Vassiliadis, Register renaming and dynamic speculation: an alternative approach, Proceedings of the 26th annual international symposium on Microarchitecture, p.202-213, December 01-03, 1993, Austin, Texas, USA
A. K. Uht , J. F. Kolen, On the combination of hardware and software concurrency extraction methods, ACM SIGMICRO Newsletter, v.19 n.1-2, p.53-57, June 1988
Dezsö Sima, The Design Space of Register Renaming Techniques, IEEE Micro, v.20 n.5, p.70-83, September 2000
J. K. Pickett , D. G. Meyer, Enhanced superscalar hardware: the schedule table, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.636-644, December 1993, Portland, Oregon, United States
L. Wang , C. L. Wu, I-NET mechanism for issuing multiple instructions, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.88-95, November 12-17, 1988, Orlando, Florida, United States
Manu Gulati , Nader Bagherzadeh, Performance Study of a Multithreaded Superscalar Microprocessor, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.291, February 03-07, 1996
Gary S. Tyson , Todd M. Austin, Improving the accuracy and performance of memory communication through renaming, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.218-227, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, ACM SIGARCH Computer Architecture News, v.23 n.2, p.414-425, May 1995
S. Weiss, Implementation Register Interlocks in Parallel-Pipeline, Multiple Instruction Queue, Superscalar Processors, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.14, January 22-25, 1995
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, 25 years of the international symposia on Computer architecture (selected papers), p.521-532, June 27-July 02, 1998, Barcelona, Spain
Wade Walker , Harvey G. Cragon, Interrupt Processing in Concurrent Processors, Computer, v.28 n.6, p.36-46, June 1995
Stephen Jourdan , Ronny Ronen , Michael Bekerman , Bishara Shomar , Adi Yoaz, A novel renaming scheme to exploit value temporal locality through physical register reuse and unification, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.216-225, November 1998, Dallas, Texas, USA
Ing-Jer Huang , Alvin M. Despain, An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.236-246, December 01-03, 1993, Austin, Texas, United States
Stephen Melvin , Yale Patt, Exploiting fine-grained parallelism through a combination of hardware and software techniques, ACM SIGARCH Computer Architecture News, v.19 n.3, p.287-296, May 1991
Michael D. Smith , Monica S. Lam , Mark A. Horowitz, Boosting beyond static scheduling in a superscalar processor, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.344-354, June 1990
J. R. VanAken , G. L. Zick, The Expression Processor: A Pipelined, Multiple- Processor Architecture, IEEE Transactions on Computers, v.30 n.8, p.525-536, August 1981
R D Acosta , J Kjelstrup , H C Torng, An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, September 1986
Ravi Nair , Martin E. Hopkins, Exploiting instruction level parallelism in processors by caching scheduled groups, ACM SIGARCH Computer Architecture News, v.25 n.2, p.13-25, May 1997
Luis A. Lozano , Guang R. Gao, Exploiting short-lived variables in superscalar processors, Proceedings of the 28th annual international symposium on Microarchitecture, p.292-302, November 29-December 01, 1995, Ann Arbor, Michigan, United States
Gurindar S. Sohi, Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers, IEEE Transactions on Computers, v.39 n.3, p.349-359, March 1990
Teresa Monreal , Víctor Vinals , Antonio Gonzalez , Mateo Valero, Hardware support for early register release, International Journal of High Performance Computing and Networking, v.3 n.2/3, p.83-94, November 2005
Gary S. Tyson , Mikhail Smelyanskiy , Edward S. Davidson, Evaluating the Use of Register Queues in Software Pipelined Loops, IEEE Transactions on Computers, v.50 n.8, p.769-783, August 2001
Edil S. T. Fernandes , Fernando M. B. Barbosa, Effects of building blocks on the performance of super-scalar architecture, ACM SIGARCH Computer Architecture News, v.20 n.2, p.36-45, May 1992
P. Hibbard , A. Hisgen , T. Rodeheffer, A language implementation design for a multiprocessor computer system, Proceedings of the 5th annual symposium on Computer architecture, p.66-72, April 03-05, 1978
W. G. Rosocha , E. S. Lee, Performance enhancement of SISD processors, Proceedings of the 6th annual symposium on Computer architecture, p.216-231, April 23-25, 1979
Kevin W. Bowyer , Peter N. Marinos, Proposal For A Shared Resource Computing Utility, Proceedings of the 1978 annual conference, p.351-356, December 04-06, 1978, Washington, D.C., USA
Sung-Soo Lim , Young Hyun Bae , Gyu Tae Jang , Byung-Do Rhee , Sang Lyul Min , Chang Yun Park , Heonshik Shin , Kunsoo Park , Soo-Mook Moon , Chong Sang Kim, An Accurate Worst Case Timing Analysis for RISC Processors, IEEE Transactions on Software Engineering, v.21 n.7, p.593-604, July 1995
C. V. W. Armstrong , H. M. Ahmed , N. A. Brans , E. Fathi, An adaptive multimicroprocessor array computing structure for radar signal processing applications, Proceedings of the 6th annual symposium on Computer architecture, p.68-74, April 23-25, 1979
Michael D. Smith , Mark Horowitz , Monica S. Lam, Efficient superscalar performance through boosting, ACM SIGPLAN Notices, v.27 n.9, p.248-259, Sept. 1992
Teresa Monreal , Victor Vinals , Jose Gonzalez , Antonio Gonzalez , Mateo Valero, Late Allocation and Early Release of Physical Registers, IEEE Transactions on Computers, v.53 n.10, p.1244-1259, October 2004
Kourosh Gharachorloo , Anoop Gupta , John Hennessy, Hiding memory latency using dynamic scheduling in shared-memory multiprocessors, ACM SIGARCH Computer Architecture News, v.20 n.2, p.22-33, May 1992
Nohbyung Park , Alice C. Parker, Theory of Clocking for Maximum Execution Overlap of High-Speed Digital Systems, IEEE Transactions on Computers, v.37 n.6, p.678-690, June 1988
Freddy Gabbay , Avi Mendelson, Using value prediction to increase the power of speculative execution hardware, ACM Transactions on Computer Systems (TOCS), v.16 n.3, p.234-270, Aug. 1998
Noppanunt Utamaphethai , R. D. (Shawn) Blanton , John Paul Shen, A Buffer-Oriented Methodology for Microarchitecture Validation, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.49-65, Feb/April 2000
Ashok Sudarsanam , Stan Liao , Srinivas Devadas, Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures, Design Automation for Embedded Systems, v.4 n.1, p.5-22, January   1999
Dezsõ Sima, Superscalar Instruction Issue, IEEE Micro, v.17 n.5, p.28-39, September 1997
James L. Peterson, Petri Nets, ACM Computing Surveys (CSUR), v.9 n.3, p.223-252, Sept. 1977
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
