// Seed: 4137133655
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wand id_9
    , id_15,
    input tri1 id_10,
    output wand id_11,
    input wor id_12,
    input tri1 id_13
);
  always @(negedge id_9) id_15 <= id_7;
  logic id_16;
  parameter id_17 = -1 ? 1 : 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd90,
    parameter id_5 = 32'd60,
    parameter id_8 = 32'd26
) (
    output wand id_0,
    input tri1 id_1,
    output logic id_2,
    output supply1 id_3,
    input supply0 _id_4,
    input supply0 _id_5,
    input tri1 id_6,
    output wand id_7,
    input tri _id_8,
    input uwire id_9
);
  always @(*) id_2 <= 1;
  logic id_11;
  ;
  logic [7:0][id_8 : id_4] id_12;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_9,
      id_9,
      id_9,
      id_3,
      id_1,
      id_0,
      id_6,
      id_9,
      id_0,
      id_1,
      id_1
  );
  parameter id_13 = 1;
  wire id_14;
  assign id_12[id_5==""] = -1'h0;
  wire id_15;
endmodule
