// Seed: 2023786217
module module_0;
  logic id_1;
endmodule
module module_1;
  tri0 id_1, id_2;
  assign id_1 = 1'b0 ? id_1 + -1'b0 : -1'b0;
  assign id_1 = id_1;
  tri1 [1 : ~  1] id_3, id_4, id_5;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_6;
  assign id_3 = 1;
  wire id_7;
endmodule
module module_2 #(
    parameter id_4 = 32'd40,
    parameter id_6 = 32'd21
) (
    output supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire _id_4,
    input tri id_5,
    input uwire _id_6,
    output tri id_7
);
  assign id_7 = id_4;
  wire [id_6 : id_4] id_9;
  logic id_10;
  wire [-1 : id_6] id_11;
  module_0 modCall_1 ();
endmodule
