0.6
2019.1
May 24 2019
15:06:07
C:/Gac/Projekty/Huffman_2/Huffman_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/2Huffman_tb.v,1599403337,verilog,,,,huff_encoder_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman.v,1599461435,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/get_data.sv,,SynthHuffman,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v,1599460692,systemVerilog,,,,SynthHuffman_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/build_tree.v,1599459251,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/build_tree_tb.v,,build_tree,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/build_tree_tb.v,1599431838,systemVerilog,,,,build_tree_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/get_data.sv,1599428299,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/init.v,,get_data,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/get_data_tb.sv,1599432431,systemVerilog,,,,sort_data_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/init.v,1599460613,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/SynthHuffman_tb.v,,init,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/init_tb.v,1599423579,systemVerilog,,,,init_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/new_get_data.sv,1599428706,systemVerilog,,,,get_data_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/send_tree.v,1599426750,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/send_tree_tb.v,,send_tree,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/send_tree_tb.v,1599424705,systemVerilog,,,,send_tree_tb,,,,,,,,
C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/sort_data.v,1599459517,systemVerilog,,C:/Gac/Projekty/Huffman_2/Huffman_2.srcs/sources_1/new/get_data_tb.sv,,sort_data,,,,,,,,
