// Seed: 1921712917
module module_0 #(
    parameter id_5 = 32'd21
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][-1 : (  1  )] id_4 = id_2;
  assign module_1.id_0 = 0;
  parameter id_5 = -1;
  logic [1 : -1] id_6;
  assign id_4[id_5] = id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output wand  id_2
);
  tri id_4 = id_4 + 1;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
