library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity proj3342 is
	port(SW: in std_logic_vector(9 downto 0);
	LEDR: out std_logic_vector(9 downto 0));
end proj3342;

architecture arch3342 of proj3342 is
begin
	LEDR <= SW;
end architecture arch3342;