#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019195009e30 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0000019195071270_0 .var "Clk", 0 0;
v0000019195072990_0 .var "Reset", 0 0;
v0000019195072210_0 .var/i "counter", 31 0;
v0000019195071810_0 .var/i "i", 31 0;
v0000019195071950_0 .var/i "outfile", 31 0;
E_0000019195012990 .event posedge, v000001919506f1f0_0;
S_0000019194ff2720 .scope module, "CPU" "CPU" 2 11, 3 1 0, S_0000019195009e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /NODIR 0 "";
v0000019195072350_0 .net "alu_result", 31 0, L_0000019194ff38a0;  1 drivers
v0000019195072c10_0 .net "alu_sec", 31 0, L_0000019195073d20;  1 drivers
v00000191950711d0_0 .net "aluctr", 2 0, L_0000019194ff3980;  1 drivers
v0000019195072710_0 .net "aluop", 1 0, L_0000019195073140;  1 drivers
v0000019195071bd0_0 .net "alusrc", 0 0, L_0000019195074400;  1 drivers
v0000019195072ad0_0 .net "clk_i", 0 0, v0000019195071270_0;  1 drivers
v0000019195072490_0 .net "ext_imm", 31 0, L_0000019195073be0;  1 drivers
v0000019195072530_0 .net "funct3", 2 0, L_0000019195073b40;  1 drivers
v00000191950725d0_0 .net "funct7", 6 0, L_00000191950719f0;  1 drivers
v0000019195072670_0 .net "imm", 11 0, L_0000019195073a00;  1 drivers
v0000019195072170_0 .net "instr", 31 0, L_0000019194ff2d40;  1 drivers
v0000019195072df0_0 .net "instr_add", 31 0, v000001919506f290_0;  1 drivers
v0000019195071130_0 .net "opcode", 6 0, L_00000191950744a0;  1 drivers
v0000019195072e90_0 .net "pc", 31 0, L_0000019195074d60;  1 drivers
v0000019195071c70_0 .net "rd", 4 0, L_0000019195074360;  1 drivers
L_00000191953d0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019195072a30_0 .net "regwrite", 0 0, L_00000191953d0358;  1 drivers
v0000019195072850_0 .net "rs1", 4 0, L_0000019195072cb0;  1 drivers
v0000019195071db0_0 .net "rs1data", 31 0, L_0000019194ff3750;  1 drivers
v00000191950728f0_0 .net "rs2", 4 0, L_0000019195072b70;  1 drivers
v0000019195071ef0_0 .net "rs2data", 31 0, L_0000019194ff3830;  1 drivers
v0000019195071590_0 .net "rst_i", 0 0, v0000019195072990_0;  1 drivers
L_00000191953d04c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019195071770_0 .net "zero", 0 0, L_00000191953d04c0;  1 drivers
L_00000191950719f0 .part L_0000019194ff2d40, 25, 7;
L_0000019195072b70 .part L_0000019194ff2d40, 20, 5;
L_0000019195072cb0 .part L_0000019194ff2d40, 15, 5;
L_0000019195073b40 .part L_0000019194ff2d40, 12, 3;
L_0000019195074360 .part L_0000019194ff2d40, 7, 5;
L_00000191950744a0 .part L_0000019194ff2d40, 0, 7;
L_0000019195073a00 .part L_0000019194ff2d40, 20, 12;
S_0000019194ff28b0 .scope module, "ALU" "ALU" 3 89, 4 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "aluctr_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0000019194ff38a0 .functor BUFZ 32, v000001919506e250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019194fd2420_0 .net "aluctr_i", 2 0, L_0000019194ff3980;  alias, 1 drivers
v0000019194fd2e20_0 .net/s "data1_i", 31 0, L_0000019194ff3750;  alias, 1 drivers
v000001919506fc90_0 .net/s "data2_i", 31 0, L_0000019195073d20;  alias, 1 drivers
v000001919506f150_0 .net "data_o", 31 0, L_0000019194ff38a0;  alias, 1 drivers
v000001919506e250_0 .var/s "tmp", 31 0;
v000001919506ee30_0 .net "zero_o", 0 0, L_00000191953d04c0;  alias, 1 drivers
E_0000019195012790 .event anyedge, v0000019194fd2420_0, v0000019194fd2e20_0, v000001919506fc90_0;
S_0000019194feee30 .scope module, "ALU_Control" "ALU_Control" 3 97, 5 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3_i";
    .port_info 1 /INPUT 7 "funct7_i";
    .port_info 2 /INPUT 2 "aluop_i";
    .port_info 3 /OUTPUT 3 "aluctr_o";
L_0000019194ff3980 .functor BUFZ 3, v000001919506fe70_0, C4<000>, C4<000>, C4<000>;
v000001919506e750_0 .net "aluctr_o", 2 0, L_0000019194ff3980;  alias, 1 drivers
v000001919506e6b0_0 .net "aluop_i", 1 0, L_0000019195073140;  alias, 1 drivers
v000001919506ed90_0 .net "funct", 9 0, L_0000019195074040;  1 drivers
v000001919506e890_0 .net "funct3_i", 2 0, L_0000019195073b40;  alias, 1 drivers
v000001919506e570_0 .net "funct7_i", 6 0, L_00000191950719f0;  alias, 1 drivers
v000001919506fe70_0 .var "tmp", 2 0;
E_00000191950129d0 .event anyedge, v000001919506e6b0_0, v000001919506e890_0, v000001919506ed90_0;
L_0000019195074040 .concat [ 3 7 0 0], L_0000019195073b40, L_00000191950719f0;
S_0000019194feefc0 .scope module, "Add_PC" "Adder" 3 47, 6 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v000001919506fab0_0 .net "data1_i", 31 0, v000001919506f290_0;  alias, 1 drivers
L_00000191953d03a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001919506ea70_0 .net "data2_i", 31 0, L_00000191953d03a0;  1 drivers
v000001919506f5b0_0 .net "data_o", 31 0, L_0000019195074d60;  alias, 1 drivers
L_0000019195074d60 .arith/sum 32, v000001919506f290_0, L_00000191953d03a0;
S_0000019194fee0c0 .scope module, "Control" "Control" 3 40, 7 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op_i";
    .port_info 1 /OUTPUT 2 "aluop_o";
    .port_info 2 /OUTPUT 1 "alusrc_o";
    .port_info 3 /OUTPUT 1 "regwrite_o";
L_00000191953d0088 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001919506ff10_0 .net/2u *"_ivl_0", 6 0, L_00000191953d0088;  1 drivers
L_00000191953d0160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001919506f330_0 .net/2u *"_ivl_10", 1 0, L_00000191953d0160;  1 drivers
L_00000191953d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001919506e070_0 .net/2u *"_ivl_12", 1 0, L_00000191953d01a8;  1 drivers
v000001919506e930_0 .net *"_ivl_14", 1 0, L_00000191950740e0;  1 drivers
L_00000191953d01f0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001919506e4d0_0 .net/2u *"_ivl_18", 6 0, L_00000191953d01f0;  1 drivers
v000001919506e2f0_0 .net *"_ivl_2", 0 0, L_00000191950738c0;  1 drivers
v000001919506eed0_0 .net *"_ivl_20", 0 0, L_0000019195073f00;  1 drivers
L_00000191953d0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001919506eb10_0 .net/2u *"_ivl_22", 0 0, L_00000191953d0238;  1 drivers
L_00000191953d0280 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001919506ecf0_0 .net/2u *"_ivl_24", 6 0, L_00000191953d0280;  1 drivers
v000001919506e9d0_0 .net *"_ivl_26", 0 0, L_0000019195074540;  1 drivers
L_00000191953d02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001919506f970_0 .net/2u *"_ivl_28", 0 0, L_00000191953d02c8;  1 drivers
L_00000191953d0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001919506f650_0 .net/2u *"_ivl_30", 0 0, L_00000191953d0310;  1 drivers
v000001919506e390_0 .net *"_ivl_32", 0 0, L_0000019195073960;  1 drivers
L_00000191953d00d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001919506ebb0_0 .net/2u *"_ivl_4", 1 0, L_00000191953d00d0;  1 drivers
L_00000191953d0118 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001919506f6f0_0 .net/2u *"_ivl_6", 6 0, L_00000191953d0118;  1 drivers
v000001919506f790_0 .net *"_ivl_8", 0 0, L_0000019195074cc0;  1 drivers
v000001919506ec50_0 .net "aluop_o", 1 0, L_0000019195073140;  alias, 1 drivers
v000001919506ef70_0 .net "alusrc_o", 0 0, L_0000019195074400;  alias, 1 drivers
v000001919506fb50_0 .net "op_i", 6 0, L_00000191950744a0;  alias, 1 drivers
v000001919506fbf0_0 .net "regwrite_o", 0 0, L_00000191953d0358;  alias, 1 drivers
L_00000191950738c0 .cmp/eq 7, L_00000191950744a0, L_00000191953d0088;
L_0000019195074cc0 .cmp/eq 7, L_00000191950744a0, L_00000191953d0118;
L_00000191950740e0 .functor MUXZ 2, L_00000191953d01a8, L_00000191953d0160, L_0000019195074cc0, C4<>;
L_0000019195073140 .functor MUXZ 2, L_00000191950740e0, L_00000191953d00d0, L_00000191950738c0, C4<>;
L_0000019195073f00 .cmp/eq 7, L_00000191950744a0, L_00000191953d01f0;
L_0000019195074540 .cmp/eq 7, L_00000191950744a0, L_00000191953d0280;
L_0000019195073960 .functor MUXZ 1, L_00000191953d0310, L_00000191953d02c8, L_0000019195074540, C4<>;
L_0000019195074400 .functor MUXZ 1, L_0000019195073960, L_00000191953d0238, L_0000019195073f00, C4<>;
S_0000019194fee250 .scope module, "Instruction_Memory" "Instruction_Memory" 3 60, 8 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000019194ff2d40 .functor BUFZ 32, L_0000019195074e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001919506f010_0 .net *"_ivl_0", 31 0, L_0000019195074e00;  1 drivers
v000001919506e430_0 .net *"_ivl_2", 31 0, L_0000019195073320;  1 drivers
v000001919506f0b0_0 .net *"_ivl_4", 29 0, L_00000191950733c0;  1 drivers
L_00000191953d03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001919506f830_0 .net *"_ivl_6", 1 0, L_00000191953d03e8;  1 drivers
v000001919506f8d0_0 .net "addr_i", 31 0, v000001919506f290_0;  alias, 1 drivers
v000001919506e110_0 .net "instr_o", 31 0, L_0000019194ff2d40;  alias, 1 drivers
v000001919506f3d0 .array "memory", 255 0, 31 0;
L_0000019195074e00 .array/port v000001919506f3d0, L_0000019195073320;
L_00000191950733c0 .part v000001919506f290_0, 2, 30;
L_0000019195073320 .concat [ 30 2 0 0], L_00000191950733c0, L_00000191953d03e8;
S_0000019194fe8ae0 .scope module, "MUX_ALUSrc" "MUX32" 3 77, 9 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "src_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000001919506fd30_0 .net "data0_i", 31 0, L_0000019194ff3830;  alias, 1 drivers
v000001919506e610_0 .net "data1_i", 31 0, L_0000019195073be0;  alias, 1 drivers
v000001919506fdd0_0 .net "data_o", 31 0, L_0000019195073d20;  alias, 1 drivers
v000001919506e7f0_0 .net "src_i", 0 0, L_0000019195074400;  alias, 1 drivers
L_0000019195073d20 .functor MUXZ 32, L_0000019194ff3830, L_0000019195073be0, L_0000019195074400, C4<>;
S_0000019194fe8c70 .scope module, "PC" "PC" 3 53, 10 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v000001919506f1f0_0 .net "clk_i", 0 0, v0000019195071270_0;  alias, 1 drivers
v000001919506fa10_0 .net "pc_i", 31 0, L_0000019195074d60;  alias, 1 drivers
v000001919506f290_0 .var "pc_o", 31 0;
v000001919506e1b0_0 .net "rst_i", 0 0, v0000019195072990_0;  alias, 1 drivers
E_0000019195012310/0 .event negedge, v000001919506e1b0_0;
E_0000019195012310/1 .event posedge, v000001919506f1f0_0;
E_0000019195012310 .event/or E_0000019195012310/0, E_0000019195012310/1;
S_0000019194fdb590 .scope module, "Registers" "Registers" 3 65, 11 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0000019194ff3750 .functor BUFZ 32, L_0000019195074f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019194ff3830 .functor BUFZ 32, L_00000191950731e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001919506f510_0 .net "RDaddr_i", 4 0, L_0000019195074360;  alias, 1 drivers
v0000019195071e50_0 .net "RDdata_i", 31 0, L_0000019194ff38a0;  alias, 1 drivers
v0000019195071090_0 .net "RS1addr_i", 4 0, L_0000019195072cb0;  alias, 1 drivers
v00000191950727b0_0 .net "RS1data_o", 31 0, L_0000019194ff3750;  alias, 1 drivers
v00000191950713b0_0 .net "RS2addr_i", 4 0, L_0000019195072b70;  alias, 1 drivers
v0000019195071310_0 .net "RS2data_o", 31 0, L_0000019194ff3830;  alias, 1 drivers
v0000019195071f90_0 .net "RegWrite_i", 0 0, L_00000191953d0358;  alias, 1 drivers
v00000191950722b0_0 .net *"_ivl_0", 31 0, L_0000019195074f40;  1 drivers
v0000019195071a90_0 .net *"_ivl_10", 6 0, L_0000019195073c80;  1 drivers
L_00000191953d0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019195072030_0 .net *"_ivl_13", 1 0, L_00000191953d0478;  1 drivers
v00000191950716d0_0 .net *"_ivl_2", 6 0, L_00000191950745e0;  1 drivers
L_00000191953d0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000191950718b0_0 .net *"_ivl_5", 1 0, L_00000191953d0430;  1 drivers
v00000191950714f0_0 .net *"_ivl_8", 31 0, L_00000191950731e0;  1 drivers
v0000019195071d10_0 .net "clk_i", 0 0, v0000019195071270_0;  alias, 1 drivers
v0000019195071450_0 .var/i "i", 31 0;
v0000019195071b30 .array/s "register", 31 0, 31 0;
v00000191950723f0_0 .net "rst_i", 0 0, v0000019195072990_0;  alias, 1 drivers
L_0000019195074f40 .array/port v0000019195071b30, L_00000191950745e0;
L_00000191950745e0 .concat [ 5 2 0 0], L_0000019195072cb0, L_00000191953d0430;
L_00000191950731e0 .array/port v0000019195071b30, L_0000019195073c80;
L_0000019195073c80 .concat [ 5 2 0 0], L_0000019195072b70, L_00000191953d0478;
S_0000019194fdb720 .scope module, "Sign_Extend" "Sign_Extend" 3 84, 12 1 0, S_0000019194ff2720;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0000019195071630_0 .net *"_ivl_1", 0 0, L_0000019195074900;  1 drivers
v0000019195072d50_0 .net *"_ivl_2", 19 0, L_0000019195074b80;  1 drivers
v0000019195072f30_0 .net "data_i", 11 0, L_0000019195073a00;  alias, 1 drivers
v00000191950720d0_0 .net "data_o", 31 0, L_0000019195073be0;  alias, 1 drivers
L_0000019195074900 .part L_0000019195073a00, 11, 1;
LS_0000019195074b80_0_0 .concat [ 1 1 1 1], L_0000019195074900, L_0000019195074900, L_0000019195074900, L_0000019195074900;
LS_0000019195074b80_0_4 .concat [ 1 1 1 1], L_0000019195074900, L_0000019195074900, L_0000019195074900, L_0000019195074900;
LS_0000019195074b80_0_8 .concat [ 1 1 1 1], L_0000019195074900, L_0000019195074900, L_0000019195074900, L_0000019195074900;
LS_0000019195074b80_0_12 .concat [ 1 1 1 1], L_0000019195074900, L_0000019195074900, L_0000019195074900, L_0000019195074900;
LS_0000019195074b80_0_16 .concat [ 1 1 1 1], L_0000019195074900, L_0000019195074900, L_0000019195074900, L_0000019195074900;
LS_0000019195074b80_1_0 .concat [ 4 4 4 4], LS_0000019195074b80_0_0, LS_0000019195074b80_0_4, LS_0000019195074b80_0_8, LS_0000019195074b80_0_12;
LS_0000019195074b80_1_4 .concat [ 4 0 0 0], LS_0000019195074b80_0_16;
L_0000019195074b80 .concat [ 16 4 0 0], LS_0000019195074b80_1_0, LS_0000019195074b80_1_4;
L_0000019195073be0 .concat [ 12 20 0 0], L_0000019195073a00, L_0000019195074b80;
    .scope S_0000019194fe8c70;
T_0 ;
    %wait E_0000019195012310;
    %load/vec4 v000001919506e1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001919506f290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001919506fa10_0;
    %assign/vec4 v000001919506f290_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019194fdb590;
T_1 ;
    %wait E_0000019195012310;
    %load/vec4 v00000191950723f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019195071450_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000019195071450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019195071450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019195071b30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019195071450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000019195071450_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019195071f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001919506f510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000019195071e50_0;
    %load/vec4 v000001919506f510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019195071b30, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019194ff28b0;
T_2 ;
    %wait E_0000019195012790;
    %load/vec4 v0000019194fd2420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %and;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %xor;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %add;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %sub;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %mul;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %add;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000019194fd2e20_0;
    %load/vec4 v000001919506fc90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001919506e250_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000019194feee30;
T_3 ;
    %wait E_00000191950129d0;
    %load/vec4 v000001919506e6b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001919506e890_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001919506ed90_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001919506fe70_0, 0, 3;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019195009e30;
T_4 ;
    %delay 25, 0;
    %load/vec4 v0000019195071270_0;
    %inv;
    %store/vec4 v0000019195071270_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019195009e30;
T_5 ;
    %vpi_call 2 17 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019195072210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019195071810_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019195071810_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000019195071810_0;
    %store/vec4a v000001919506f3d0, 4, 0;
    %load/vec4 v0000019195071810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019195071810_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 28 "$readmemb", "instruction.txt", v000001919506f3d0 {0 0 0};
    %vpi_func 2 31 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000019195071950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019195071270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019195072990_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019195072990_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000019195009e30;
T_6 ;
    %wait E_0000019195012990;
    %load/vec4 v0000019195072210_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 43 "$finish" {0 0 0};
T_6.0 ;
    %vpi_call 2 46 "$fdisplay", v0000019195071950_0, "PC = %d", v000001919506f290_0 {0 0 0};
    %vpi_call 2 49 "$fdisplay", v0000019195071950_0, "Registers" {0 0 0};
    %vpi_call 2 50 "$fdisplay", v0000019195071950_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0000019195071b30, 0>, &A<v0000019195071b30, 8>, &A<v0000019195071b30, 16>, &A<v0000019195071b30, 24> {0 0 0};
    %vpi_call 2 51 "$fdisplay", v0000019195071950_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0000019195071b30, 1>, &A<v0000019195071b30, 9>, &A<v0000019195071b30, 17>, &A<v0000019195071b30, 25> {0 0 0};
    %vpi_call 2 52 "$fdisplay", v0000019195071950_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0000019195071b30, 2>, &A<v0000019195071b30, 10>, &A<v0000019195071b30, 18>, &A<v0000019195071b30, 26> {0 0 0};
    %vpi_call 2 53 "$fdisplay", v0000019195071950_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0000019195071b30, 3>, &A<v0000019195071b30, 11>, &A<v0000019195071b30, 19>, &A<v0000019195071b30, 27> {0 0 0};
    %vpi_call 2 54 "$fdisplay", v0000019195071950_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0000019195071b30, 4>, &A<v0000019195071b30, 12>, &A<v0000019195071b30, 20>, &A<v0000019195071b30, 28> {0 0 0};
    %vpi_call 2 55 "$fdisplay", v0000019195071950_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0000019195071b30, 5>, &A<v0000019195071b30, 13>, &A<v0000019195071b30, 21>, &A<v0000019195071b30, 29> {0 0 0};
    %vpi_call 2 56 "$fdisplay", v0000019195071950_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0000019195071b30, 6>, &A<v0000019195071b30, 14>, &A<v0000019195071b30, 22>, &A<v0000019195071b30, 30> {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0000019195071950_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0000019195071b30, 7>, &A<v0000019195071b30, 15>, &A<v0000019195071b30, 23>, &A<v0000019195071b30, 31> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0000019195071950_0, "\012" {0 0 0};
    %load/vec4 v0000019195072210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019195072210_0, 0, 32;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "code/supplied/testbench.v";
    "code/src/CPU.v";
    "code/src/ALU.v";
    "code/src/ALU_Control.v";
    "code/src/Adder.v";
    "code/src/Control.v";
    "code/supplied/Instruction_Memory.v";
    "code/src/MUX32.v";
    "code/supplied/PC.v";
    "code/supplied/Registers.v";
    "code/src/Sign_Extend.v";
