<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol'" level="0">
<item name = "Date">Fri Oct 24 16:48:48 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">cordiccart2pol.comp</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">210, 210, 2.100 us, 2.100 us, 211, 211, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110">cordiccart2pol_Pipeline_VITIS_LOOP_44_1, 203, 203, 2.030 us, 2.030 us, 200, 200, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 149, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 10, 1354, 2135, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 136, -</column>
<column name="Register">-, -, 171, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 188, 296, 0</column>
<column name="grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110">cordiccart2pol_Pipeline_VITIS_LOOP_44_1, 0, 7, 1023, 1518, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U16">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U15">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln32_fu_169_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_1_fu_157_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln32_fu_151_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln32_fu_163_p2">or, 0, 0, 2, 1, 1</column>
<column name="current_theta_fu_237_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_new_4_fu_246_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_new_4_fu_254_p3">select, 0, 0, 32, 1, 32</column>
<column name="xor_ln33_fu_182_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln38_fu_215_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="grp_fu_123_ce">9, 2, 1, 2</column>
<column name="grp_fu_123_p0">14, 3, 32, 96</column>
<column name="grp_fu_123_p1">14, 3, 32, 96</column>
<column name="grp_fu_128_ce">9, 2, 1, 2</column>
<column name="grp_fu_128_opcode">14, 3, 5, 15</column>
<column name="grp_fu_128_p0">14, 3, 32, 96</column>
<column name="grp_fu_128_p1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="current_theta_reg_309">1, 0, 32, 31</column>
<column name="grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_304">1, 0, 1, 0</column>
<column name="x_new_4_reg_314">32, 0, 32, 0</column>
<column name="x_new_6_loc_fu_76">32, 0, 32, 0</column>
<column name="x_read_reg_286">32, 0, 32, 0</column>
<column name="y_new_4_reg_319">32, 0, 32, 0</column>
<column name="y_read_reg_279">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
</table>
</item>
</section>
</profile>
