{
  "name": "core_arch::x86::avx512f::_mm_srav_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128i::as_u64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x2": "Constructor"
      }
    },
    "core_arch::simd::u64x2::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x2": "Constructor"
      }
    },
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "core_arch::simd::i64x2::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x2": "Constructor"
      }
    },
    "intrinsics::simd::simd_select": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a mask.\n\n `T` must be a vector.\n\n `M` must be an integer vector with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, select the element from\n `if_true`.  If the corresponding value in `mask` is `0`, select the element from\n `if_false`.\n\n # Safety\n `mask` must only contain `0` and `!0`.\n",
      "adt": {}
    },
    "core_arch::x86::__m128i::as_i64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x2": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "core_arch::x86::<impl core_arch::simd::i64x2>::as_m128i": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m128i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::u64x2": [
      "Plain"
    ],
    "core_arch::simd::i64x2": [
      "Plain"
    ]
  },
  "path": 10151,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:21130:1: 21137:2",
  "src": "pub fn _mm_srav_epi64(a: __m128i, count: __m128i) -> __m128i {\n    unsafe {\n        let count = count.as_u64x2();\n        let no_overflow: u64x2 = simd_lt(count, u64x2::splat(u64::BITS as u64));\n        let count = simd_select(no_overflow, transmute(count), i64x2::splat(63));\n        simd_shr(a.as_i64x2(), count).as_m128i()\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_srav_epi64(_1: core_arch::x86::__m128i, _2: core_arch::x86::__m128i) -> core_arch::x86::__m128i {\n    let mut _0: core_arch::x86::__m128i;\n    let  _3: core_arch::simd::u64x2;\n    let  _4: core_arch::simd::u64x2;\n    let mut _5: core_arch::simd::u64x2;\n    let mut _6: u64;\n    let  _7: core_arch::simd::i64x2;\n    let mut _8: core_arch::simd::i64x2;\n    let mut _9: core_arch::simd::i64x2;\n    let mut _10: core_arch::simd::i64x2;\n    let mut _11: core_arch::simd::i64x2;\n    debug a => _1;\n    debug count => _2;\n    debug count => _3;\n    debug no_overflow => _4;\n    debug count => _7;\n    bb0: {\n        _3 = core_arch::x86::__m128i::as_u64x2(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = num::<impl u64>::BITS as u64;\n        _5 = core_arch::simd::u64x2::splat(move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        _4 = intrinsics::simd::simd_lt::<core_arch::simd::u64x2, core_arch::simd::u64x2>(_3, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageLive(_8);\n        _8 = _3 as core_arch::simd::i64x2;\n        StorageLive(_9);\n        _9 = core_arch::simd::i64x2::splat(63_i64) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _7 = intrinsics::simd::simd_select::<core_arch::simd::u64x2, core_arch::simd::i64x2>(_4, move _8, move _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core_arch::x86::__m128i::as_i64x2(_1) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _10 = intrinsics::simd::simd_shr::<core_arch::simd::i64x2>(move _11, _7) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_11);\n        _0 = core_arch::x86::<impl core_arch::simd::i64x2>::as_m128i(move _10) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_10);\n        return;\n    }\n}\n",
  "doc": " Shift packed 64-bit integers in a right by the amount specified by the corresponding element in count while shifting in sign bits, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_srav_epi64&expand=5468)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}