<div id="pf111" class="pf w0 h0" data-page-no="111"><div class="pc pc111 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg111.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Resides between a crossbar switch slave port and a peripheral bridge bus controller</div><div class="t m0 x33 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>2-stage pipeline design matching the AHB system bus protocol</div><div class="t m0 x33 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Combinationally passes non-decorated accesses to peripheral bridge bus controller</div><div class="t m0 x33 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Conversion of decorated loads and stores from processor core into atomic read-</div><div class="t m0 x117 hf yfa ff3 fs5 fc0 sc0 ls0">modify-writes</div><div class="t m0 x33 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Decorated loads support unsigned bit field extracts, load-and-{set,clear}-1bit</div><div class="t m0 x117 hf yfc ff3 fs5 fc0 sc0 ls0">operations</div><div class="t m0 x33 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Decorated stores support bit field inserts, logical AND, OR and XOR operations</div><div class="t m0 x33 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support for byte, halfword and word-sized decorated operations</div><div class="t m0 x33 hf y121 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Supports minimum signal toggling on AHB output bus to reduce power dissipation</div><div class="t m0 x9 he yf2b ff1 fs1 fc0 sc0 ls0 ws0">17.1.3<span class="_ _b"> </span>Modes of Operation</div><div class="t m0 x9 hf y1519 ff3 fs5 fc0 sc0 ls0 ws0">The BME module does not support any special modes of operation. As a memory-</div><div class="t m0 x9 hf y151a ff3 fs5 fc0 sc0 ls0 ws0">mapped device located on a crossbar slave AHB system bus port, BME responds based</div><div class="t m0 x9 hf y151b ff3 fs5 fc0 sc0 ls0 ws0">strictly on memory addresses for accesses to the connected peripheral bridge bus</div><div class="t m0 x9 hf y151c ff3 fs5 fc0 sc0 ls0">controller.</div><div class="t m0 x9 hf y185d ff3 fs5 fc0 sc0 ls0 ws0">All functionality associated with the BME module resides in the core platform&apos;s clock</div><div class="t m0 x9 hf y185e ff3 fs5 fc0 sc0 ls0 ws0">domain; this includes its connections with the crossbar slave port and the PBRIDGE bus</div><div class="t m0 x9 hf y185f ff3 fs5 fc0 sc0 ls0">controller.</div><div class="t m0 x9 hd y1860 ff1 fs7 fc0 sc0 ls0 ws0">17.2<span class="_ _b"> </span>External Signal Description</div><div class="t m0 x9 hf y1861 ff3 fs5 fc0 sc0 ls0 ws0">The BME module does not directly support any external interfaces.</div><div class="t m0 x9 hf y1862 ff3 fs5 fc0 sc0 ls0 ws0">The internal interfaces include two standard AHB buses with 32-bit datapath widths: the</div><div class="t m0 x9 hf y1863 ff3 fs5 fc0 sc0 ls0 ws0">primary input from the appropriate crossbar slave port (mx_h&lt;signal&gt;) and the primary</div><div class="t m0 x9 hf y1864 ff3 fs5 fc0 sc0 ls0 ws0">output to the PBRIDGE bus controller (sx_h&lt;signal&gt;).</div><div class="t m0 x9 hf y1865 ff3 fs5 fc0 sc0 ls0 ws0">Note the signal directions are defined by the BME&apos;s view and are labeled based on the</div><div class="t m0 x9 hf y1866 ff3 fs5 fc0 sc0 ls0 ws0">dominant direction. Accordingly, the mx_h&lt;signal&gt; AHB bus is the primary input, even</div><div class="t m0 x9 hf y1867 ff3 fs5 fc0 sc0 ls0 ws0">though there are certain data phase signals (mx_h{rdata, ready, resp}) which are outputs</div><div class="t m0 x9 hf yf0 ff3 fs5 fc0 sc0 ls0 ws0">from BME. Likewise, the sx_h&lt;signal&gt; AHB bus is the primary output even though there</div><div class="t m0 x9 hf yf1 ff3 fs5 fc0 sc0 ls0 ws0">are specific data phase signals (sx_h{rdata, ready, resp}) which are inputs to BME.</div><div class="t m0 xeb h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 17 Bit Manipulation Engine (BME)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>273</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
