## milestone 1 submission

We have finished the ROB module and test it, the files are verilog/rob.sv and testbench/test_rob.sv

```
make syn #to make synthesis
```

```
make sim #to make simulation
```

We use line, condition and branch converage metric the details are contained in urgReport folder 

