// This code snippet shows a 4-bit comparator in Verilog

// Declare input and output ports
module comparator(a, b, lt, eq, gt);
  input [3:0] a, b;
  output lt, eq, gt;
  
  // Create internal wire for comparison
  wire [3:0] diff;
  
  // Use Generate loop for 4-bit comparison
  generate
    // Generate statements will be instantiated 4 times
    genvar i;
    for(i = 0; i < 4; i = i + 1) begin:gen_comp
      assign diff[i] = a[i] - b[i];
      // Use ternary operators to determine comparison
      assign lt = (diff[i] < 0) ? 1'b1 : 1'b0;
      assign eq = (diff[i] == 0) ? 1'b1 : 1'b0;
      assign gt = (diff[i] > 0) ? 1'b1 : 1'b0;
    end
  endgenerate
  
  // Instantiate the comparison module
  gen_comp comp_instance(a, b, lt, eq, gt);
  
endmodule