# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/dades/eloi.merino/AC2lab/LAB1/FUNCIONAL/CODIGO/s1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture funcional of s1bit
# 
# Load canceled
vsim -do s1bit_run_msim_rtl_vhdl.do -l msim_transcript -i rtl_work.s1bit
# vsim -do s1bit_run_msim_rtl_vhdl.do -l msim_transcript -i rtl_work.s1bit 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1bit(funcional)
# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/dades/eloi.merino/AC2lab/LAB1/FUNCIONAL/CODIGO/s1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture funcional of s1bit
# 
# Load canceled
run
run

ç
# invalid command name "ç"

run
add wave  \
sim:/s1bit/x \
sim:/s1bit/y \
sim:/s1bit/cen \
sim:/s1bit/s \
sim:/s1bit/csal
run
force -freeze sim:/s1bit/x 1 0
force -freeze sim:/s1bit/x 0 5
force -freeze sim:/s1bit/y 1 0
force -freeze sim:/s1bit/cen 0 0
run
restart -f
# Loading rtl_work.s1bit(funcional)
run
