// Seed: 969426959
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri id_2,
    input wand id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6,
    output wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wand id_13,
    output supply0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri1 id_17
);
  always $clog2(70);
  ;
  tri0  id_19;
  logic id_20;
  assign id_19 = 1'b0;
  wire id_21;
  supply0 id_22 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri0 id_20
    , id_29,
    input wor id_21,
    input tri1 id_22,
    output tri1 id_23,
    input tri1 id_24,
    input supply1 id_25
    , id_30,
    output supply0 id_26,
    output supply1 id_27
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_2,
      id_22,
      id_22,
      id_9,
      id_4,
      id_4,
      id_17,
      id_24,
      id_4,
      id_7,
      id_3,
      id_17,
      id_23,
      id_6,
      id_8,
      id_7
  );
  assign modCall_1.id_15 = 0;
  assign id_26 = -1;
  wire id_31 = id_19;
  assign id_23 = id_11;
  wire id_32;
  ;
endmodule
