// and_beh_intra.v
module and_beh_intra (
  input  a, b,
  output reg y
);
  always @(a or b) begin
    y = #5 a & b;
  end
endmodule