

================================================================
== Vivado HLS Report for 'test'
================================================================
* Date:           Mon Feb 21 13:58:41 2022

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.186|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  3137|  3137|  3138|  3138| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+------+------+------+------+---------+
        |                    |                 |   Latency   |   Interval  | Pipeline|
        |      Instance      |      Module     |  min |  max |  min |  max |   Type  |
        +--------------------+-----------------+------+------+------+------+---------+
        |Loop_B_i_proc4_U0   |Loop_B_i_proc4   |  3137|  3137|  3137|  3137|   none  |
        |Loop_E_i2_proc6_U0  |Loop_E_i2_proc6  |  3137|  3137|  3137|  3137|   none  |
        |Loop_F_i3_proc7_U0  |Loop_F_i3_proc7  |  2113|  2113|  2113|  2113|   none  |
        |Loop_D_i1_proc5_U0  |Loop_D_i1_proc5  |  2113|  2113|  2113|  2113|   none  |
        +--------------------+-----------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      15|    132|    -|
|Instance         |        -|      -|     278|    712|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     299|    912|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |Loop_B_i_proc4_U0   |Loop_B_i_proc4   |        0|      0|  69|  183|    0|
    |Loop_D_i1_proc5_U0  |Loop_D_i1_proc5  |        0|      0|  61|  167|    0|
    |Loop_E_i2_proc6_U0  |Loop_E_i2_proc6  |        0|      0|  69|  183|    0|
    |Loop_F_i3_proc7_U0  |Loop_F_i3_proc7  |        0|      0|  79|  179|    0|
    +--------------------+-----------------+---------+-------+----+-----+-----+
    |Total               |                 |        0|      0| 278|  712|    0|
    +--------------------+-----------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+---+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+---+----+-----+------+-----+---------+
    |B_pipe_1_V_U  |        0|  5|   0|    -|     1|   32|       32|
    |D_pipe_2_V_U  |        0|  5|   0|    -|     1|   32|       32|
    |E_pipe_3_V_U  |        0|  5|   0|    -|     1|   32|       32|
    +--------------+---------+---+----+-----+------+-----+---------+
    |Total         |        0| 15|   0|    0|     3|   96|       96|
    +--------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_B_i_proc4_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Loop_E_i2_proc6_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_B_i_proc4_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |Loop_E_i2_proc6_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Loop_B_i_proc4_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_E_i2_proc6_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  32|          10|           8|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Loop_B_i_proc4_U0_ap_ready_count         |   9|          2|    2|          4|
    |Loop_E_i2_proc6_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Loop_B_i_proc4_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_Loop_E_i2_proc6_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  36|          8|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |Loop_B_i_proc4_U0_ap_ready_count         |  2|   0|    2|          0|
    |Loop_E_i2_proc6_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Loop_B_i_proc4_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_Loop_E_i2_proc6_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  6|   0|    6|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|A_address0  | out |   10|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_d0        | out |   32|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|A_we0       | out |    1|  ap_memory |       A      |     array    |
|A_address1  | out |   10|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   32|  ap_memory |       A      |     array    |
|A_q1        |  in |   32|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|C_address0  | out |   10|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_address1  | out |   10|  ap_memory |       C      |     array    |
|C_ce1       | out |    1|  ap_memory |       C      |     array    |
|C_d1        | out |   32|  ap_memory |       C      |     array    |
|C_q1        |  in |   32|  ap_memory |       C      |     array    |
|C_we1       | out |    1|  ap_memory |       C      |     array    |
|F_address0  | out |   10|  ap_memory |       F      |     array    |
|F_ce0       | out |    1|  ap_memory |       F      |     array    |
|F_d0        | out |   32|  ap_memory |       F      |     array    |
|F_q0        |  in |   32|  ap_memory |       F      |     array    |
|F_we0       | out |    1|  ap_memory |       F      |     array    |
|F_address1  | out |   10|  ap_memory |       F      |     array    |
|F_ce1       | out |    1|  ap_memory |       F      |     array    |
|F_d1        | out |   32|  ap_memory |       F      |     array    |
|F_q1        |  in |   32|  ap_memory |       F      |     array    |
|F_we1       | out |    1|  ap_memory |       F      |     array    |
|ap_clk      |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_done     | out |    1| ap_ctrl_hs |     test     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     test     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     test     | return value |
+------------+-----+-----+------------+--------------+--------------+

