`timescale 1ns/1ns

module testbench();



reg clk, rst_n, flick;


wire [15:0] LED;



Flash_bounder uut(clk,rst_n,flick,LED);




initial
begin

	clk = 0;

	rst_n = 1;
	
	flick = 0;
	
	#2;
	
	rst_n = 0;
	
	
	#6;
	
	rst_n = 1;
	
	#24;
	
	flick = 1;
	
	#6 ;
	
	flick = 0;
	
	#2; 
	
	#290;
	
	#2;
	
	flick = 1;
	
	#6;
	
	flick = 0;
	
	#2;
	
	#60;
	
	#2;
	
	flick = 1;
	
	#6;
	
	flick = 0;
	
	

end




always #5 clk = ~clk;

endmodule