initSidebarItems({"mod":[["aclk_ctl","MPCON clock"],["ana_ctl0","Analog control 0"],["ana_ctl1","Analog control 1"],["bookmark","Bookmark register - keeps the current FW HV seq"],["cal_ctl0","Cal control BG LO trim bits"],["cal_ctl1","Cal control BG HI trim bits"],["cal_ctl2","Cal control BG LO&HI trim bits"],["cal_ctl3","Cal control osc trim bits, idac, sdac, itim"],["cal_ctl4","Cal Control Vlim, SA, fdiv, reg_act"],["cal_ctl5","Cal control"],["cal_ctl6","SA trim LP/ULP"],["cal_ctl7","Cal control"],["fm_addr","Flash macro address"],["fm_ctl","Flash macro control"],["fm_mem_data","Flash macro memory sense amplifier and column decoder data"],["fm_pl_data","Flash macro Page Latches data"],["fm_pl_wrdata_all","Flash macro write page latches all"],["geometry","Regular flash geometry"],["geometry_supervisory","Supervisory flash geometry"],["intr","Interrupt"],["intr_mask","Interrupt mask"],["intr_masked","Interrupt masked"],["intr_set","Interrupt set"],["pw_seq12","HV Pulse Delay for seq 1&2 pre"],["pw_seq23","HV Pulse Delay for seq2 post & seq3"],["red_ctl01","Redundancy Control normal sectors 0,1"],["red_ctl23","Redundancy Control normal sectors 2,3"],["red_ctl45","Redundancy Control normal sectors 4,5"],["red_ctl67","Redundancy Control normal sectors 6,7"],["red_ctl_sm01","Redundancy Control special sectors 0,1"],["rgrant_delay_ers","R-grant delay for erase"],["rgrant_delay_prg","R-grant delay for program"],["rgrant_scale_ers","R-grant delay scale for erase"],["status","Status"],["timer_clk_ctl","Timer prescaler (clk_t to timer clock frequency divider)"],["timer_ctl","Timer control"],["wait_ctl","Wait State control"]],"type":[["ACLK_CTL","ACLK_CTL register accessor: an alias for `Reg<ACLK_CTL_SPEC>`"],["ANA_CTL0","ANA_CTL0 register accessor: an alias for `Reg<ANA_CTL0_SPEC>`"],["ANA_CTL1","ANA_CTL1 register accessor: an alias for `Reg<ANA_CTL1_SPEC>`"],["BOOKMARK","BOOKMARK register accessor: an alias for `Reg<BOOKMARK_SPEC>`"],["CAL_CTL0","CAL_CTL0 register accessor: an alias for `Reg<CAL_CTL0_SPEC>`"],["CAL_CTL1","CAL_CTL1 register accessor: an alias for `Reg<CAL_CTL1_SPEC>`"],["CAL_CTL2","CAL_CTL2 register accessor: an alias for `Reg<CAL_CTL2_SPEC>`"],["CAL_CTL3","CAL_CTL3 register accessor: an alias for `Reg<CAL_CTL3_SPEC>`"],["CAL_CTL4","CAL_CTL4 register accessor: an alias for `Reg<CAL_CTL4_SPEC>`"],["CAL_CTL5","CAL_CTL5 register accessor: an alias for `Reg<CAL_CTL5_SPEC>`"],["CAL_CTL6","CAL_CTL6 register accessor: an alias for `Reg<CAL_CTL6_SPEC>`"],["CAL_CTL7","CAL_CTL7 register accessor: an alias for `Reg<CAL_CTL7_SPEC>`"],["FM_ADDR","FM_ADDR register accessor: an alias for `Reg<FM_ADDR_SPEC>`"],["FM_CTL","FM_CTL register accessor: an alias for `Reg<FM_CTL_SPEC>`"],["FM_MEM_DATA","FM_MEM_DATA register accessor: an alias for `Reg<FM_MEM_DATA_SPEC>`"],["FM_PL_DATA","FM_PL_DATA register accessor: an alias for `Reg<FM_PL_DATA_SPEC>`"],["FM_PL_WRDATA_ALL","FM_PL_WRDATA_ALL register accessor: an alias for `Reg<FM_PL_WRDATA_ALL_SPEC>`"],["GEOMETRY","GEOMETRY register accessor: an alias for `Reg<GEOMETRY_SPEC>`"],["GEOMETRY_SUPERVISORY","GEOMETRY_SUPERVISORY register accessor: an alias for `Reg<GEOMETRY_SUPERVISORY_SPEC>`"],["INTR","INTR register accessor: an alias for `Reg<INTR_SPEC>`"],["INTR_MASK","INTR_MASK register accessor: an alias for `Reg<INTR_MASK_SPEC>`"],["INTR_MASKED","INTR_MASKED register accessor: an alias for `Reg<INTR_MASKED_SPEC>`"],["INTR_SET","INTR_SET register accessor: an alias for `Reg<INTR_SET_SPEC>`"],["PW_SEQ12","PW_SEQ12 register accessor: an alias for `Reg<PW_SEQ12_SPEC>`"],["PW_SEQ23","PW_SEQ23 register accessor: an alias for `Reg<PW_SEQ23_SPEC>`"],["RED_CTL01","RED_CTL01 register accessor: an alias for `Reg<RED_CTL01_SPEC>`"],["RED_CTL23","RED_CTL23 register accessor: an alias for `Reg<RED_CTL23_SPEC>`"],["RED_CTL45","RED_CTL45 register accessor: an alias for `Reg<RED_CTL45_SPEC>`"],["RED_CTL67","RED_CTL67 register accessor: an alias for `Reg<RED_CTL67_SPEC>`"],["RED_CTL_SM01","RED_CTL_SM01 register accessor: an alias for `Reg<RED_CTL_SM01_SPEC>`"],["RGRANT_DELAY_ERS","RGRANT_DELAY_ERS register accessor: an alias for `Reg<RGRANT_DELAY_ERS_SPEC>`"],["RGRANT_DELAY_PRG","RGRANT_DELAY_PRG register accessor: an alias for `Reg<RGRANT_DELAY_PRG_SPEC>`"],["RGRANT_SCALE_ERS","RGRANT_SCALE_ERS register accessor: an alias for `Reg<RGRANT_SCALE_ERS_SPEC>`"],["STATUS","STATUS register accessor: an alias for `Reg<STATUS_SPEC>`"],["TIMER_CLK_CTL","TIMER_CLK_CTL register accessor: an alias for `Reg<TIMER_CLK_CTL_SPEC>`"],["TIMER_CTL","TIMER_CTL register accessor: an alias for `Reg<TIMER_CTL_SPEC>`"],["WAIT_CTL","WAIT_CTL register accessor: an alias for `Reg<WAIT_CTL_SPEC>`"]]});