
led_animation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002adc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002be8  08002be8  00012be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c0c  08002c0c  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c0c  08002c0c  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c0c  08002c0c  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c0c  08002c0c  00012c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c10  08002c10  00012c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  2000003c  08002c50  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08002c50  00020224  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c2a  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d29  00000000  00000000  00029c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000950  00000000  00000000  0002c430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001733a  00000000  00000000  0002cd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce01  00000000  00000000  000440ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082433  00000000  00000000  00050ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d32ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002880  00000000  00000000  000d3344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bd0 	.word	0x08002bd0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002bd0 	.word	0x08002bd0

0800014c <getkeyInput>:

int timePress[10];
int buttonFlag[10];
int buttonkey[10][4];

void getkeyInput(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//		if(timePress<=0){
//			buttonkey[j][3]=NORMAL;
//			timePress[j]=100;
//		}
//	}
	if(timer_flag[5]==1&& HAL_GPIO_ReadPin(BT0_GPIO_Port, BT0_Pin)==0){
 8000150:	4b23      	ldr	r3, [pc, #140]	; (80001e0 <getkeyInput+0x94>)
 8000152:	695b      	ldr	r3, [r3, #20]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d112      	bne.n	800017e <getkeyInput+0x32>
 8000158:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800015c:	4821      	ldr	r0, [pc, #132]	; (80001e4 <getkeyInput+0x98>)
 800015e:	f001 fd0b 	bl	8001b78 <HAL_GPIO_ReadPin>
 8000162:	4603      	mov	r3, r0
 8000164:	2b00      	cmp	r3, #0
 8000166:	d10a      	bne.n	800017e <getkeyInput+0x32>
		buttonFlag[0]=1;
 8000168:	4b1f      	ldr	r3, [pc, #124]	; (80001e8 <getkeyInput+0x9c>)
 800016a:	2201      	movs	r2, #1
 800016c:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800016e:	2120      	movs	r1, #32
 8000170:	481c      	ldr	r0, [pc, #112]	; (80001e4 <getkeyInput+0x98>)
 8000172:	f001 fd30 	bl	8001bd6 <HAL_GPIO_TogglePin>
		set_timer(5, 50);
 8000176:	2132      	movs	r1, #50	; 0x32
 8000178:	2005      	movs	r0, #5
 800017a:	f001 f8a3 	bl	80012c4 <set_timer>
	}
	if(timer_flag[6]==1&& HAL_GPIO_ReadPin(BT1_GPIO_Port, BT1_Pin)==0){
 800017e:	4b18      	ldr	r3, [pc, #96]	; (80001e0 <getkeyInput+0x94>)
 8000180:	699b      	ldr	r3, [r3, #24]
 8000182:	2b01      	cmp	r3, #1
 8000184:	d112      	bne.n	80001ac <getkeyInput+0x60>
 8000186:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800018a:	4816      	ldr	r0, [pc, #88]	; (80001e4 <getkeyInput+0x98>)
 800018c:	f001 fcf4 	bl	8001b78 <HAL_GPIO_ReadPin>
 8000190:	4603      	mov	r3, r0
 8000192:	2b00      	cmp	r3, #0
 8000194:	d10a      	bne.n	80001ac <getkeyInput+0x60>
		buttonFlag[1]=1;
 8000196:	4b14      	ldr	r3, [pc, #80]	; (80001e8 <getkeyInput+0x9c>)
 8000198:	2201      	movs	r2, #1
 800019a:	605a      	str	r2, [r3, #4]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800019c:	2120      	movs	r1, #32
 800019e:	4811      	ldr	r0, [pc, #68]	; (80001e4 <getkeyInput+0x98>)
 80001a0:	f001 fd19 	bl	8001bd6 <HAL_GPIO_TogglePin>
		set_timer(6, 50);
 80001a4:	2132      	movs	r1, #50	; 0x32
 80001a6:	2006      	movs	r0, #6
 80001a8:	f001 f88c 	bl	80012c4 <set_timer>
	}
	if(timer_flag[7]==1&& HAL_GPIO_ReadPin(BT2_GPIO_Port, BT2_Pin)==0){
 80001ac:	4b0c      	ldr	r3, [pc, #48]	; (80001e0 <getkeyInput+0x94>)
 80001ae:	69db      	ldr	r3, [r3, #28]
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d112      	bne.n	80001da <getkeyInput+0x8e>
 80001b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001b8:	480a      	ldr	r0, [pc, #40]	; (80001e4 <getkeyInput+0x98>)
 80001ba:	f001 fcdd 	bl	8001b78 <HAL_GPIO_ReadPin>
 80001be:	4603      	mov	r3, r0
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d10a      	bne.n	80001da <getkeyInput+0x8e>
		buttonFlag[2]=1;
 80001c4:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <getkeyInput+0x9c>)
 80001c6:	2201      	movs	r2, #1
 80001c8:	609a      	str	r2, [r3, #8]
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80001ca:	2120      	movs	r1, #32
 80001cc:	4805      	ldr	r0, [pc, #20]	; (80001e4 <getkeyInput+0x98>)
 80001ce:	f001 fd02 	bl	8001bd6 <HAL_GPIO_TogglePin>
		set_timer(7, 50);
 80001d2:	2132      	movs	r1, #50	; 0x32
 80001d4:	2007      	movs	r0, #7
 80001d6:	f001 f875 	bl	80012c4 <set_timer>
//		}
//	}



}
 80001da:	bf00      	nop
 80001dc:	bd80      	pop	{r7, pc}
 80001de:	bf00      	nop
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	40010800 	.word	0x40010800
 80001e8:	20000100 	.word	0x20000100

080001ec <isButtonPress>:
int isButtonPress(int i){
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	if(buttonFlag[i] == 1){
 80001f4:	4a09      	ldr	r2, [pc, #36]	; (800021c <isButtonPress+0x30>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001fc:	2b01      	cmp	r3, #1
 80001fe:	d106      	bne.n	800020e <isButtonPress+0x22>
		buttonFlag[i] = 0;
 8000200:	4a06      	ldr	r2, [pc, #24]	; (800021c <isButtonPress+0x30>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	2100      	movs	r1, #0
 8000206:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800020a:	2301      	movs	r3, #1
 800020c:	e000      	b.n	8000210 <isButtonPress+0x24>
	}
	return 0;
 800020e:	2300      	movs	r3, #0
}
 8000210:	4618      	mov	r0, r3
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	20000100 	.word	0x20000100

08000220 <fsm_auto_run>:

#include "fsm_auto.h"
int duration[10];
int counter[10];
int led_index=0;
void fsm_auto_run(){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	switch (status){
 8000224:	4b98      	ldr	r3, [pc, #608]	; (8000488 <fsm_auto_run+0x268>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	3b01      	subs	r3, #1
 800022a:	2b04      	cmp	r3, #4
 800022c:	f200 81c9 	bhi.w	80005c2 <fsm_auto_run+0x3a2>
 8000230:	a201      	add	r2, pc, #4	; (adr r2, 8000238 <fsm_auto_run+0x18>)
 8000232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000236:	bf00      	nop
 8000238:	0800024d 	.word	0x0800024d
 800023c:	080002bb 	.word	0x080002bb
 8000240:	08000353 	.word	0x08000353
 8000244:	080003ef 	.word	0x080003ef
 8000248:	080004a1 	.word	0x080004a1
	case INIT:
		resetled();
 800024c:	f000 fbe4 	bl	8000a18 <resetled>
		reset7seg();
 8000250:	f000 fc24 	bl	8000a9c <reset7seg>
		duration[0] = 200;
 8000254:	4b8d      	ldr	r3, [pc, #564]	; (800048c <fsm_auto_run+0x26c>)
 8000256:	22c8      	movs	r2, #200	; 0xc8
 8000258:	601a      	str	r2, [r3, #0]
		duration[1] =200; //DEFAULT_GREEN;
 800025a:	4b8c      	ldr	r3, [pc, #560]	; (800048c <fsm_auto_run+0x26c>)
 800025c:	22c8      	movs	r2, #200	; 0xc8
 800025e:	605a      	str	r2, [r3, #4]
		duration[2] =300; //DEFAULT_YELLOW;
 8000260:	4b8a      	ldr	r3, [pc, #552]	; (800048c <fsm_auto_run+0x26c>)
 8000262:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000266:	609a      	str	r2, [r3, #8]
		status=AUTO_RED_GREEN;
 8000268:	4b87      	ldr	r3, [pc, #540]	; (8000488 <fsm_auto_run+0x268>)
 800026a:	2202      	movs	r2, #2
 800026c:	601a      	str	r2, [r3, #0]
		led_traffic(RED_GREEN);
 800026e:	2002      	movs	r0, #2
 8000270:	f001 f874 	bl	800135c <led_traffic>
		set_timer(0, 24);
 8000274:	2118      	movs	r1, #24
 8000276:	2000      	movs	r0, #0
 8000278:	f001 f824 	bl	80012c4 <set_timer>
		set_timer(1, duration[1]);//led
 800027c:	4b83      	ldr	r3, [pc, #524]	; (800048c <fsm_auto_run+0x26c>)
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	4619      	mov	r1, r3
 8000282:	2001      	movs	r0, #1
 8000284:	f001 f81e 	bl	80012c4 <set_timer>
		set_timer(2,100);
 8000288:	2164      	movs	r1, #100	; 0x64
 800028a:	2002      	movs	r0, #2
 800028c:	f001 f81a 	bl	80012c4 <set_timer>
		counter_reset();
 8000290:	f000 f9a6 	bl	80005e0 <counter_reset>
		updateClockBuffer(--counter[3], --counter[1]);
 8000294:	4b7e      	ldr	r3, [pc, #504]	; (8000490 <fsm_auto_run+0x270>)
 8000296:	68db      	ldr	r3, [r3, #12]
 8000298:	3b01      	subs	r3, #1
 800029a:	4a7d      	ldr	r2, [pc, #500]	; (8000490 <fsm_auto_run+0x270>)
 800029c:	60d3      	str	r3, [r2, #12]
 800029e:	4b7c      	ldr	r3, [pc, #496]	; (8000490 <fsm_auto_run+0x270>)
 80002a0:	68da      	ldr	r2, [r3, #12]
 80002a2:	4b7b      	ldr	r3, [pc, #492]	; (8000490 <fsm_auto_run+0x270>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	4979      	ldr	r1, [pc, #484]	; (8000490 <fsm_auto_run+0x270>)
 80002aa:	604b      	str	r3, [r1, #4]
 80002ac:	4b78      	ldr	r3, [pc, #480]	; (8000490 <fsm_auto_run+0x270>)
 80002ae:	685b      	ldr	r3, [r3, #4]
 80002b0:	4619      	mov	r1, r3
 80002b2:	4610      	mov	r0, r2
 80002b4:	f000 fc1c 	bl	8000af0 <updateClockBuffer>
		break;
 80002b8:	e146      	b.n	8000548 <fsm_auto_run+0x328>
	case AUTO_RED_GREEN:
		if(timer_flag[2]==1){//every 1s
 80002ba:	4b76      	ldr	r3, [pc, #472]	; (8000494 <fsm_auto_run+0x274>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d11c      	bne.n	80002fc <fsm_auto_run+0xdc>
			updateClockBuffer(--counter[3], --counter[1]);
 80002c2:	4b73      	ldr	r3, [pc, #460]	; (8000490 <fsm_auto_run+0x270>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	3b01      	subs	r3, #1
 80002c8:	4a71      	ldr	r2, [pc, #452]	; (8000490 <fsm_auto_run+0x270>)
 80002ca:	60d3      	str	r3, [r2, #12]
 80002cc:	4b70      	ldr	r3, [pc, #448]	; (8000490 <fsm_auto_run+0x270>)
 80002ce:	68da      	ldr	r2, [r3, #12]
 80002d0:	4b6f      	ldr	r3, [pc, #444]	; (8000490 <fsm_auto_run+0x270>)
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	496e      	ldr	r1, [pc, #440]	; (8000490 <fsm_auto_run+0x270>)
 80002d8:	604b      	str	r3, [r1, #4]
 80002da:	4b6d      	ldr	r3, [pc, #436]	; (8000490 <fsm_auto_run+0x270>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	4619      	mov	r1, r3
 80002e0:	4610      	mov	r0, r2
 80002e2:	f000 fc05 	bl	8000af0 <updateClockBuffer>
			set_timer(2, 100);
 80002e6:	2164      	movs	r1, #100	; 0x64
 80002e8:	2002      	movs	r0, #2
 80002ea:	f000 ffeb 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 80002ee:	2118      	movs	r1, #24
 80002f0:	2000      	movs	r0, #0
 80002f2:	f000 ffe7 	bl	80012c4 <set_timer>
			led_index=0;
 80002f6:	4b68      	ldr	r3, [pc, #416]	; (8000498 <fsm_auto_run+0x278>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[1]==1){
 80002fc:	4b65      	ldr	r3, [pc, #404]	; (8000494 <fsm_auto_run+0x274>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	2b01      	cmp	r3, #1
 8000302:	f040 811a 	bne.w	800053a <fsm_auto_run+0x31a>
			prev_status=status;
 8000306:	4b60      	ldr	r3, [pc, #384]	; (8000488 <fsm_auto_run+0x268>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a64      	ldr	r2, [pc, #400]	; (800049c <fsm_auto_run+0x27c>)
 800030c:	6013      	str	r3, [r2, #0]
			status=AUTO_RED_YELLOW;
 800030e:	4b5e      	ldr	r3, [pc, #376]	; (8000488 <fsm_auto_run+0x268>)
 8000310:	2203      	movs	r2, #3
 8000312:	601a      	str	r2, [r3, #0]
			updateClockBuffer(--counter[2], counter[2]);
 8000314:	4b5e      	ldr	r3, [pc, #376]	; (8000490 <fsm_auto_run+0x270>)
 8000316:	689b      	ldr	r3, [r3, #8]
 8000318:	3b01      	subs	r3, #1
 800031a:	4a5d      	ldr	r2, [pc, #372]	; (8000490 <fsm_auto_run+0x270>)
 800031c:	6093      	str	r3, [r2, #8]
 800031e:	4b5c      	ldr	r3, [pc, #368]	; (8000490 <fsm_auto_run+0x270>)
 8000320:	689b      	ldr	r3, [r3, #8]
 8000322:	4a5b      	ldr	r2, [pc, #364]	; (8000490 <fsm_auto_run+0x270>)
 8000324:	6892      	ldr	r2, [r2, #8]
 8000326:	4611      	mov	r1, r2
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fbe1 	bl	8000af0 <updateClockBuffer>
			set_timer(1, duration[2]);
 800032e:	4b57      	ldr	r3, [pc, #348]	; (800048c <fsm_auto_run+0x26c>)
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	4619      	mov	r1, r3
 8000334:	2001      	movs	r0, #1
 8000336:	f000 ffc5 	bl	80012c4 <set_timer>
			set_timer(2,100);
 800033a:	2164      	movs	r1, #100	; 0x64
 800033c:	2002      	movs	r0, #2
 800033e:	f000 ffc1 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 8000342:	2118      	movs	r1, #24
 8000344:	2000      	movs	r0, #0
 8000346:	f000 ffbd 	bl	80012c4 <set_timer>
			led_traffic(RED_YELLOW);
 800034a:	2003      	movs	r0, #3
 800034c:	f001 f806 	bl	800135c <led_traffic>
		}

		break;
 8000350:	e0f3      	b.n	800053a <fsm_auto_run+0x31a>
	case AUTO_RED_YELLOW:

		if(timer_flag[2]==1){//every 1s
 8000352:	4b50      	ldr	r3, [pc, #320]	; (8000494 <fsm_auto_run+0x274>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	2b01      	cmp	r3, #1
 8000358:	d117      	bne.n	800038a <fsm_auto_run+0x16a>
			updateClockBuffer(--counter[2], counter[2]);
 800035a:	4b4d      	ldr	r3, [pc, #308]	; (8000490 <fsm_auto_run+0x270>)
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	3b01      	subs	r3, #1
 8000360:	4a4b      	ldr	r2, [pc, #300]	; (8000490 <fsm_auto_run+0x270>)
 8000362:	6093      	str	r3, [r2, #8]
 8000364:	4b4a      	ldr	r3, [pc, #296]	; (8000490 <fsm_auto_run+0x270>)
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	4a49      	ldr	r2, [pc, #292]	; (8000490 <fsm_auto_run+0x270>)
 800036a:	6892      	ldr	r2, [r2, #8]
 800036c:	4611      	mov	r1, r2
 800036e:	4618      	mov	r0, r3
 8000370:	f000 fbbe 	bl	8000af0 <updateClockBuffer>
			set_timer(2, 100);
 8000374:	2164      	movs	r1, #100	; 0x64
 8000376:	2002      	movs	r0, #2
 8000378:	f000 ffa4 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 800037c:	2118      	movs	r1, #24
 800037e:	2000      	movs	r0, #0
 8000380:	f000 ffa0 	bl	80012c4 <set_timer>
			led_index=0;
 8000384:	4b44      	ldr	r3, [pc, #272]	; (8000498 <fsm_auto_run+0x278>)
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[1]==1){
 800038a:	4b42      	ldr	r3, [pc, #264]	; (8000494 <fsm_auto_run+0x274>)
 800038c:	685b      	ldr	r3, [r3, #4]
 800038e:	2b01      	cmp	r3, #1
 8000390:	f040 80d5 	bne.w	800053e <fsm_auto_run+0x31e>
			prev_status=status;
 8000394:	4b3c      	ldr	r3, [pc, #240]	; (8000488 <fsm_auto_run+0x268>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a40      	ldr	r2, [pc, #256]	; (800049c <fsm_auto_run+0x27c>)
 800039a:	6013      	str	r3, [r2, #0]
			status = AUTO_GREEN_RED;
 800039c:	4b3a      	ldr	r3, [pc, #232]	; (8000488 <fsm_auto_run+0x268>)
 800039e:	2204      	movs	r2, #4
 80003a0:	601a      	str	r2, [r3, #0]
			counter_reset();
 80003a2:	f000 f91d 	bl	80005e0 <counter_reset>
			updateClockBuffer(--counter[1], --counter[3]);
 80003a6:	4b3a      	ldr	r3, [pc, #232]	; (8000490 <fsm_auto_run+0x270>)
 80003a8:	685b      	ldr	r3, [r3, #4]
 80003aa:	3b01      	subs	r3, #1
 80003ac:	4a38      	ldr	r2, [pc, #224]	; (8000490 <fsm_auto_run+0x270>)
 80003ae:	6053      	str	r3, [r2, #4]
 80003b0:	4b37      	ldr	r3, [pc, #220]	; (8000490 <fsm_auto_run+0x270>)
 80003b2:	685a      	ldr	r2, [r3, #4]
 80003b4:	4b36      	ldr	r3, [pc, #216]	; (8000490 <fsm_auto_run+0x270>)
 80003b6:	68db      	ldr	r3, [r3, #12]
 80003b8:	3b01      	subs	r3, #1
 80003ba:	4935      	ldr	r1, [pc, #212]	; (8000490 <fsm_auto_run+0x270>)
 80003bc:	60cb      	str	r3, [r1, #12]
 80003be:	4b34      	ldr	r3, [pc, #208]	; (8000490 <fsm_auto_run+0x270>)
 80003c0:	68db      	ldr	r3, [r3, #12]
 80003c2:	4619      	mov	r1, r3
 80003c4:	4610      	mov	r0, r2
 80003c6:	f000 fb93 	bl	8000af0 <updateClockBuffer>
			set_timer(1, duration[1]);
 80003ca:	4b30      	ldr	r3, [pc, #192]	; (800048c <fsm_auto_run+0x26c>)
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	4619      	mov	r1, r3
 80003d0:	2001      	movs	r0, #1
 80003d2:	f000 ff77 	bl	80012c4 <set_timer>
			set_timer(2,100);
 80003d6:	2164      	movs	r1, #100	; 0x64
 80003d8:	2002      	movs	r0, #2
 80003da:	f000 ff73 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 80003de:	2118      	movs	r1, #24
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 ff6f 	bl	80012c4 <set_timer>
			led_traffic(GREEN_RED);
 80003e6:	2004      	movs	r0, #4
 80003e8:	f000 ffb8 	bl	800135c <led_traffic>
		}

		break;
 80003ec:	e0a7      	b.n	800053e <fsm_auto_run+0x31e>

	case AUTO_GREEN_RED:
		if(timer_flag[2]==1){//every 1s
 80003ee:	4b29      	ldr	r3, [pc, #164]	; (8000494 <fsm_auto_run+0x274>)
 80003f0:	689b      	ldr	r3, [r3, #8]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d11c      	bne.n	8000430 <fsm_auto_run+0x210>
			updateClockBuffer(--counter[1], --counter[3]);
 80003f6:	4b26      	ldr	r3, [pc, #152]	; (8000490 <fsm_auto_run+0x270>)
 80003f8:	685b      	ldr	r3, [r3, #4]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a24      	ldr	r2, [pc, #144]	; (8000490 <fsm_auto_run+0x270>)
 80003fe:	6053      	str	r3, [r2, #4]
 8000400:	4b23      	ldr	r3, [pc, #140]	; (8000490 <fsm_auto_run+0x270>)
 8000402:	685a      	ldr	r2, [r3, #4]
 8000404:	4b22      	ldr	r3, [pc, #136]	; (8000490 <fsm_auto_run+0x270>)
 8000406:	68db      	ldr	r3, [r3, #12]
 8000408:	3b01      	subs	r3, #1
 800040a:	4921      	ldr	r1, [pc, #132]	; (8000490 <fsm_auto_run+0x270>)
 800040c:	60cb      	str	r3, [r1, #12]
 800040e:	4b20      	ldr	r3, [pc, #128]	; (8000490 <fsm_auto_run+0x270>)
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	4619      	mov	r1, r3
 8000414:	4610      	mov	r0, r2
 8000416:	f000 fb6b 	bl	8000af0 <updateClockBuffer>
			set_timer(2, 100);
 800041a:	2164      	movs	r1, #100	; 0x64
 800041c:	2002      	movs	r0, #2
 800041e:	f000 ff51 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 8000422:	2118      	movs	r1, #24
 8000424:	2000      	movs	r0, #0
 8000426:	f000 ff4d 	bl	80012c4 <set_timer>
			led_index=0;
 800042a:	4b1b      	ldr	r3, [pc, #108]	; (8000498 <fsm_auto_run+0x278>)
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[1]==1){
 8000430:	4b18      	ldr	r3, [pc, #96]	; (8000494 <fsm_auto_run+0x274>)
 8000432:	685b      	ldr	r3, [r3, #4]
 8000434:	2b01      	cmp	r3, #1
 8000436:	f040 8084 	bne.w	8000542 <fsm_auto_run+0x322>
			prev_status=status;
 800043a:	4b13      	ldr	r3, [pc, #76]	; (8000488 <fsm_auto_run+0x268>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	4a17      	ldr	r2, [pc, #92]	; (800049c <fsm_auto_run+0x27c>)
 8000440:	6013      	str	r3, [r2, #0]
			status = AUTO_YELLOW_RED;
 8000442:	4b11      	ldr	r3, [pc, #68]	; (8000488 <fsm_auto_run+0x268>)
 8000444:	2205      	movs	r2, #5
 8000446:	601a      	str	r2, [r3, #0]
			updateClockBuffer(--counter[2], counter[2]);
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <fsm_auto_run+0x270>)
 800044a:	689b      	ldr	r3, [r3, #8]
 800044c:	3b01      	subs	r3, #1
 800044e:	4a10      	ldr	r2, [pc, #64]	; (8000490 <fsm_auto_run+0x270>)
 8000450:	6093      	str	r3, [r2, #8]
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <fsm_auto_run+0x270>)
 8000454:	689b      	ldr	r3, [r3, #8]
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <fsm_auto_run+0x270>)
 8000458:	6892      	ldr	r2, [r2, #8]
 800045a:	4611      	mov	r1, r2
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fb47 	bl	8000af0 <updateClockBuffer>
			set_timer(1, duration[2]);
 8000462:	4b0a      	ldr	r3, [pc, #40]	; (800048c <fsm_auto_run+0x26c>)
 8000464:	689b      	ldr	r3, [r3, #8]
 8000466:	4619      	mov	r1, r3
 8000468:	2001      	movs	r0, #1
 800046a:	f000 ff2b 	bl	80012c4 <set_timer>
			set_timer(2,100);
 800046e:	2164      	movs	r1, #100	; 0x64
 8000470:	2002      	movs	r0, #2
 8000472:	f000 ff27 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 8000476:	2118      	movs	r1, #24
 8000478:	2000      	movs	r0, #0
 800047a:	f000 ff23 	bl	80012c4 <set_timer>
			led_traffic(YELLOW_RED);
 800047e:	2005      	movs	r0, #5
 8000480:	f000 ff6c 	bl	800135c <led_traffic>
		}

		break;
 8000484:	e05d      	b.n	8000542 <fsm_auto_run+0x322>
 8000486:	bf00      	nop
 8000488:	20000000 	.word	0x20000000
 800048c:	20000150 	.word	0x20000150
 8000490:	20000178 	.word	0x20000178
 8000494:	2000000c 	.word	0x2000000c
 8000498:	20000058 	.word	0x20000058
 800049c:	20000004 	.word	0x20000004
	case AUTO_YELLOW_RED:
		if(timer_flag[2]==1){//every 1s
 80004a0:	4b49      	ldr	r3, [pc, #292]	; (80005c8 <fsm_auto_run+0x3a8>)
 80004a2:	689b      	ldr	r3, [r3, #8]
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d117      	bne.n	80004d8 <fsm_auto_run+0x2b8>
			updateClockBuffer(--counter[2], counter[2]);
 80004a8:	4b48      	ldr	r3, [pc, #288]	; (80005cc <fsm_auto_run+0x3ac>)
 80004aa:	689b      	ldr	r3, [r3, #8]
 80004ac:	3b01      	subs	r3, #1
 80004ae:	4a47      	ldr	r2, [pc, #284]	; (80005cc <fsm_auto_run+0x3ac>)
 80004b0:	6093      	str	r3, [r2, #8]
 80004b2:	4b46      	ldr	r3, [pc, #280]	; (80005cc <fsm_auto_run+0x3ac>)
 80004b4:	689b      	ldr	r3, [r3, #8]
 80004b6:	4a45      	ldr	r2, [pc, #276]	; (80005cc <fsm_auto_run+0x3ac>)
 80004b8:	6892      	ldr	r2, [r2, #8]
 80004ba:	4611      	mov	r1, r2
 80004bc:	4618      	mov	r0, r3
 80004be:	f000 fb17 	bl	8000af0 <updateClockBuffer>
			set_timer(2, 100);
 80004c2:	2164      	movs	r1, #100	; 0x64
 80004c4:	2002      	movs	r0, #2
 80004c6:	f000 fefd 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 80004ca:	2118      	movs	r1, #24
 80004cc:	2000      	movs	r0, #0
 80004ce:	f000 fef9 	bl	80012c4 <set_timer>
			led_index=0;
 80004d2:	4b3f      	ldr	r3, [pc, #252]	; (80005d0 <fsm_auto_run+0x3b0>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[1]==1){
 80004d8:	4b3b      	ldr	r3, [pc, #236]	; (80005c8 <fsm_auto_run+0x3a8>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d132      	bne.n	8000546 <fsm_auto_run+0x326>
			prev_status=status;
 80004e0:	4b3c      	ldr	r3, [pc, #240]	; (80005d4 <fsm_auto_run+0x3b4>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a3c      	ldr	r2, [pc, #240]	; (80005d8 <fsm_auto_run+0x3b8>)
 80004e6:	6013      	str	r3, [r2, #0]
			status = AUTO_RED_GREEN;
 80004e8:	4b3a      	ldr	r3, [pc, #232]	; (80005d4 <fsm_auto_run+0x3b4>)
 80004ea:	2202      	movs	r2, #2
 80004ec:	601a      	str	r2, [r3, #0]
			counter_reset();
 80004ee:	f000 f877 	bl	80005e0 <counter_reset>
			updateClockBuffer(--counter[3], --counter[1]);
 80004f2:	4b36      	ldr	r3, [pc, #216]	; (80005cc <fsm_auto_run+0x3ac>)
 80004f4:	68db      	ldr	r3, [r3, #12]
 80004f6:	3b01      	subs	r3, #1
 80004f8:	4a34      	ldr	r2, [pc, #208]	; (80005cc <fsm_auto_run+0x3ac>)
 80004fa:	60d3      	str	r3, [r2, #12]
 80004fc:	4b33      	ldr	r3, [pc, #204]	; (80005cc <fsm_auto_run+0x3ac>)
 80004fe:	68da      	ldr	r2, [r3, #12]
 8000500:	4b32      	ldr	r3, [pc, #200]	; (80005cc <fsm_auto_run+0x3ac>)
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	3b01      	subs	r3, #1
 8000506:	4931      	ldr	r1, [pc, #196]	; (80005cc <fsm_auto_run+0x3ac>)
 8000508:	604b      	str	r3, [r1, #4]
 800050a:	4b30      	ldr	r3, [pc, #192]	; (80005cc <fsm_auto_run+0x3ac>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	4619      	mov	r1, r3
 8000510:	4610      	mov	r0, r2
 8000512:	f000 faed 	bl	8000af0 <updateClockBuffer>
			set_timer(1,duration[1]);
 8000516:	4b31      	ldr	r3, [pc, #196]	; (80005dc <fsm_auto_run+0x3bc>)
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	4619      	mov	r1, r3
 800051c:	2001      	movs	r0, #1
 800051e:	f000 fed1 	bl	80012c4 <set_timer>
			set_timer(2,100);
 8000522:	2164      	movs	r1, #100	; 0x64
 8000524:	2002      	movs	r0, #2
 8000526:	f000 fecd 	bl	80012c4 <set_timer>
			set_timer(0, 24);
 800052a:	2118      	movs	r1, #24
 800052c:	2000      	movs	r0, #0
 800052e:	f000 fec9 	bl	80012c4 <set_timer>
			led_traffic(RED_GREEN);
 8000532:	2002      	movs	r0, #2
 8000534:	f000 ff12 	bl	800135c <led_traffic>
		}

		break;
 8000538:	e005      	b.n	8000546 <fsm_auto_run+0x326>
		break;
 800053a:	bf00      	nop
 800053c:	e004      	b.n	8000548 <fsm_auto_run+0x328>
		break;
 800053e:	bf00      	nop
 8000540:	e002      	b.n	8000548 <fsm_auto_run+0x328>
		break;
 8000542:	bf00      	nop
 8000544:	e000      	b.n	8000548 <fsm_auto_run+0x328>
		break;
 8000546:	bf00      	nop
	default:
		return;
		break;
	}
	//SWITCH TO MANUAL
	if(isButtonPress(0)){
 8000548:	2000      	movs	r0, #0
 800054a:	f7ff fe4f 	bl	80001ec <isButtonPress>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d011      	beq.n	8000578 <fsm_auto_run+0x358>
		counter_reset();
 8000554:	f000 f844 	bl	80005e0 <counter_reset>
		prev_status=status;
 8000558:	4b1e      	ldr	r3, [pc, #120]	; (80005d4 <fsm_auto_run+0x3b4>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a1e      	ldr	r2, [pc, #120]	; (80005d8 <fsm_auto_run+0x3b8>)
 800055e:	6013      	str	r3, [r2, #0]
		status += 30;//correspond status in manual
 8000560:	4b1c      	ldr	r3, [pc, #112]	; (80005d4 <fsm_auto_run+0x3b4>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	331e      	adds	r3, #30
 8000566:	4a1b      	ldr	r2, [pc, #108]	; (80005d4 <fsm_auto_run+0x3b4>)
 8000568:	6013      	str	r3, [r2, #0]
		set_timer(1, duration[0]);
 800056a:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <fsm_auto_run+0x3bc>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4619      	mov	r1, r3
 8000570:	2001      	movs	r0, #1
 8000572:	f000 fea7 	bl	80012c4 <set_timer>
		return;
 8000576:	e025      	b.n	80005c4 <fsm_auto_run+0x3a4>
	}
	//SWITCH TO SETTING
	if(isButtonPress(2)){
 8000578:	2002      	movs	r0, #2
 800057a:	f7ff fe37 	bl	80001ec <isButtonPress>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d00d      	beq.n	80005a0 <fsm_auto_run+0x380>
		prev_status=status;
 8000584:	4b13      	ldr	r3, [pc, #76]	; (80005d4 <fsm_auto_run+0x3b4>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a13      	ldr	r2, [pc, #76]	; (80005d8 <fsm_auto_run+0x3b8>)
 800058a:	6013      	str	r3, [r2, #0]
		counter_reset();
 800058c:	f000 f828 	bl	80005e0 <counter_reset>
		resetled();
 8000590:	f000 fa42 	bl	8000a18 <resetled>
		reset7seg();
 8000594:	f000 fa82 	bl	8000a9c <reset7seg>
		status= SET_GREEN;
 8000598:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <fsm_auto_run+0x3b4>)
 800059a:	220b      	movs	r2, #11
 800059c:	601a      	str	r2, [r3, #0]
		return;
 800059e:	e011      	b.n	80005c4 <fsm_auto_run+0x3a4>
	}
	if(timer_flag[0]==1){
 80005a0:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <fsm_auto_run+0x3a8>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d10d      	bne.n	80005c4 <fsm_auto_run+0x3a4>
		update7SEG(led_index++);
 80005a8:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <fsm_auto_run+0x3b0>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	1c5a      	adds	r2, r3, #1
 80005ae:	4908      	ldr	r1, [pc, #32]	; (80005d0 <fsm_auto_run+0x3b0>)
 80005b0:	600a      	str	r2, [r1, #0]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 fad8 	bl	8000b68 <update7SEG>
		set_timer(0, 24);
 80005b8:	2118      	movs	r1, #24
 80005ba:	2000      	movs	r0, #0
 80005bc:	f000 fe82 	bl	80012c4 <set_timer>
 80005c0:	e000      	b.n	80005c4 <fsm_auto_run+0x3a4>
		return;
 80005c2:	bf00      	nop
	}

}
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	2000000c 	.word	0x2000000c
 80005cc:	20000178 	.word	0x20000178
 80005d0:	20000058 	.word	0x20000058
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000004 	.word	0x20000004
 80005dc:	20000150 	.word	0x20000150

080005e0 <counter_reset>:

void counter_reset(){
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	counter[1]=duration[1]/100;
 80005e4:	4b0f      	ldr	r3, [pc, #60]	; (8000624 <counter_reset+0x44>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	4a0f      	ldr	r2, [pc, #60]	; (8000628 <counter_reset+0x48>)
 80005ea:	fb82 1203 	smull	r1, r2, r2, r3
 80005ee:	1152      	asrs	r2, r2, #5
 80005f0:	17db      	asrs	r3, r3, #31
 80005f2:	1ad3      	subs	r3, r2, r3
 80005f4:	4a0d      	ldr	r2, [pc, #52]	; (800062c <counter_reset+0x4c>)
 80005f6:	6053      	str	r3, [r2, #4]
	counter[2]=duration[2]/100;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <counter_reset+0x44>)
 80005fa:	689b      	ldr	r3, [r3, #8]
 80005fc:	4a0a      	ldr	r2, [pc, #40]	; (8000628 <counter_reset+0x48>)
 80005fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000602:	1152      	asrs	r2, r2, #5
 8000604:	17db      	asrs	r3, r3, #31
 8000606:	1ad3      	subs	r3, r2, r3
 8000608:	4a08      	ldr	r2, [pc, #32]	; (800062c <counter_reset+0x4c>)
 800060a:	6093      	str	r3, [r2, #8]
	counter[3]=counter[1]+counter[2];
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <counter_reset+0x4c>)
 800060e:	685a      	ldr	r2, [r3, #4]
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <counter_reset+0x4c>)
 8000612:	689b      	ldr	r3, [r3, #8]
 8000614:	4413      	add	r3, r2
 8000616:	4a05      	ldr	r2, [pc, #20]	; (800062c <counter_reset+0x4c>)
 8000618:	60d3      	str	r3, [r2, #12]


	}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20000150 	.word	0x20000150
 8000628:	51eb851f 	.word	0x51eb851f
 800062c:	20000178 	.word	0x20000178

08000630 <fsm_manual_run>:


#include "fsm_manual.h"
int duration[10];

void fsm_manual_run(){
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	switch(status){
 8000634:	4b66      	ldr	r3, [pc, #408]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	3b20      	subs	r3, #32
 800063a:	2b03      	cmp	r3, #3
 800063c:	f200 80c6 	bhi.w	80007cc <fsm_manual_run+0x19c>
 8000640:	a201      	add	r2, pc, #4	; (adr r2, 8000648 <fsm_manual_run+0x18>)
 8000642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000646:	bf00      	nop
 8000648:	08000659 	.word	0x08000659
 800064c:	080006ad 	.word	0x080006ad
 8000650:	080006ff 	.word	0x080006ff
 8000654:	08000751 	.word	0x08000751
	case MANUAL_RED_GREEN:

		if(timer_flag[1] ==1){
 8000658:	4b5e      	ldr	r3, [pc, #376]	; (80007d4 <fsm_manual_run+0x1a4>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d10d      	bne.n	800067c <fsm_manual_run+0x4c>
			prev_status=status;
 8000660:	4b5b      	ldr	r3, [pc, #364]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a5c      	ldr	r2, [pc, #368]	; (80007d8 <fsm_manual_run+0x1a8>)
 8000666:	6013      	str	r3, [r2, #0]
			status = AUTO_RED_GREEN;
 8000668:	4b59      	ldr	r3, [pc, #356]	; (80007d0 <fsm_manual_run+0x1a0>)
 800066a:	2202      	movs	r2, #2
 800066c:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[1]);
 800066e:	4b5b      	ldr	r3, [pc, #364]	; (80007dc <fsm_manual_run+0x1ac>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	4619      	mov	r1, r3
 8000674:	2001      	movs	r0, #1
 8000676:	f000 fe25 	bl	80012c4 <set_timer>
			return;
 800067a:	e0a8      	b.n	80007ce <fsm_manual_run+0x19e>
		}
		if(isButtonPress(1)){
 800067c:	2001      	movs	r0, #1
 800067e:	f7ff fdb5 	bl	80001ec <isButtonPress>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	f000 808c 	beq.w	80007a2 <fsm_manual_run+0x172>
			led_traffic(RED_YELLOW);
 800068a:	2003      	movs	r0, #3
 800068c:	f000 fe66 	bl	800135c <led_traffic>
			prev_status=status;
 8000690:	4b4f      	ldr	r3, [pc, #316]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a50      	ldr	r2, [pc, #320]	; (80007d8 <fsm_manual_run+0x1a8>)
 8000696:	6013      	str	r3, [r2, #0]
			status = MANUAL_RED_YELLOW;
 8000698:	4b4d      	ldr	r3, [pc, #308]	; (80007d0 <fsm_manual_run+0x1a0>)
 800069a:	2221      	movs	r2, #33	; 0x21
 800069c:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[0]);
 800069e:	4b4f      	ldr	r3, [pc, #316]	; (80007dc <fsm_manual_run+0x1ac>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4619      	mov	r1, r3
 80006a4:	2001      	movs	r0, #1
 80006a6:	f000 fe0d 	bl	80012c4 <set_timer>
		}
		break;
 80006aa:	e07a      	b.n	80007a2 <fsm_manual_run+0x172>
	case MANUAL_RED_YELLOW:

		if(timer_flag[1] ==1){
 80006ac:	4b49      	ldr	r3, [pc, #292]	; (80007d4 <fsm_manual_run+0x1a4>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d10d      	bne.n	80006d0 <fsm_manual_run+0xa0>
			prev_status=status;
 80006b4:	4b46      	ldr	r3, [pc, #280]	; (80007d0 <fsm_manual_run+0x1a0>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a47      	ldr	r2, [pc, #284]	; (80007d8 <fsm_manual_run+0x1a8>)
 80006ba:	6013      	str	r3, [r2, #0]
			status = AUTO_RED_YELLOW;
 80006bc:	4b44      	ldr	r3, [pc, #272]	; (80007d0 <fsm_manual_run+0x1a0>)
 80006be:	2203      	movs	r2, #3
 80006c0:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[2]);
 80006c2:	4b46      	ldr	r3, [pc, #280]	; (80007dc <fsm_manual_run+0x1ac>)
 80006c4:	689b      	ldr	r3, [r3, #8]
 80006c6:	4619      	mov	r1, r3
 80006c8:	2001      	movs	r0, #1
 80006ca:	f000 fdfb 	bl	80012c4 <set_timer>
			return;
 80006ce:	e07e      	b.n	80007ce <fsm_manual_run+0x19e>
		}
		if(isButtonPress(1)){
 80006d0:	2001      	movs	r0, #1
 80006d2:	f7ff fd8b 	bl	80001ec <isButtonPress>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d064      	beq.n	80007a6 <fsm_manual_run+0x176>
			led_traffic(GREEN_RED);
 80006dc:	2004      	movs	r0, #4
 80006de:	f000 fe3d 	bl	800135c <led_traffic>
			prev_status=status;
 80006e2:	4b3b      	ldr	r3, [pc, #236]	; (80007d0 <fsm_manual_run+0x1a0>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a3c      	ldr	r2, [pc, #240]	; (80007d8 <fsm_manual_run+0x1a8>)
 80006e8:	6013      	str	r3, [r2, #0]
			status = MANUAL_GREEN_RED;
 80006ea:	4b39      	ldr	r3, [pc, #228]	; (80007d0 <fsm_manual_run+0x1a0>)
 80006ec:	2222      	movs	r2, #34	; 0x22
 80006ee:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[0]);
 80006f0:	4b3a      	ldr	r3, [pc, #232]	; (80007dc <fsm_manual_run+0x1ac>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4619      	mov	r1, r3
 80006f6:	2001      	movs	r0, #1
 80006f8:	f000 fde4 	bl	80012c4 <set_timer>
		}
		break;
 80006fc:	e053      	b.n	80007a6 <fsm_manual_run+0x176>
	case MANUAL_GREEN_RED:

		if(timer_flag[1] ==1){
 80006fe:	4b35      	ldr	r3, [pc, #212]	; (80007d4 <fsm_manual_run+0x1a4>)
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d10d      	bne.n	8000722 <fsm_manual_run+0xf2>
			prev_status=status;
 8000706:	4b32      	ldr	r3, [pc, #200]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a33      	ldr	r2, [pc, #204]	; (80007d8 <fsm_manual_run+0x1a8>)
 800070c:	6013      	str	r3, [r2, #0]
			status = AUTO_GREEN_RED;
 800070e:	4b30      	ldr	r3, [pc, #192]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000710:	2204      	movs	r2, #4
 8000712:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[1]);
 8000714:	4b31      	ldr	r3, [pc, #196]	; (80007dc <fsm_manual_run+0x1ac>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	4619      	mov	r1, r3
 800071a:	2001      	movs	r0, #1
 800071c:	f000 fdd2 	bl	80012c4 <set_timer>
			return;
 8000720:	e055      	b.n	80007ce <fsm_manual_run+0x19e>
				}
		if(isButtonPress(1)){
 8000722:	2001      	movs	r0, #1
 8000724:	f7ff fd62 	bl	80001ec <isButtonPress>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d03d      	beq.n	80007aa <fsm_manual_run+0x17a>
			led_traffic(YELLOW_RED);
 800072e:	2005      	movs	r0, #5
 8000730:	f000 fe14 	bl	800135c <led_traffic>
			prev_status=status;
 8000734:	4b26      	ldr	r3, [pc, #152]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a27      	ldr	r2, [pc, #156]	; (80007d8 <fsm_manual_run+0x1a8>)
 800073a:	6013      	str	r3, [r2, #0]
			status = MANUAL_YELLOW_RED;
 800073c:	4b24      	ldr	r3, [pc, #144]	; (80007d0 <fsm_manual_run+0x1a0>)
 800073e:	2223      	movs	r2, #35	; 0x23
 8000740:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[0]);
 8000742:	4b26      	ldr	r3, [pc, #152]	; (80007dc <fsm_manual_run+0x1ac>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4619      	mov	r1, r3
 8000748:	2001      	movs	r0, #1
 800074a:	f000 fdbb 	bl	80012c4 <set_timer>
		}
		break;
 800074e:	e02c      	b.n	80007aa <fsm_manual_run+0x17a>
	case MANUAL_YELLOW_RED:

		if(timer_flag[1] ==1){
 8000750:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <fsm_manual_run+0x1a4>)
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d10d      	bne.n	8000774 <fsm_manual_run+0x144>
			prev_status=status;
 8000758:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <fsm_manual_run+0x1a0>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a1e      	ldr	r2, [pc, #120]	; (80007d8 <fsm_manual_run+0x1a8>)
 800075e:	6013      	str	r3, [r2, #0]
			status = AUTO_YELLOW_RED;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000762:	2205      	movs	r2, #5
 8000764:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[2]);
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <fsm_manual_run+0x1ac>)
 8000768:	689b      	ldr	r3, [r3, #8]
 800076a:	4619      	mov	r1, r3
 800076c:	2001      	movs	r0, #1
 800076e:	f000 fda9 	bl	80012c4 <set_timer>
			return;
 8000772:	e02c      	b.n	80007ce <fsm_manual_run+0x19e>
		}
		if(isButtonPress(1)){
 8000774:	2001      	movs	r0, #1
 8000776:	f7ff fd39 	bl	80001ec <isButtonPress>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d016      	beq.n	80007ae <fsm_manual_run+0x17e>
			led_traffic(RED_GREEN);
 8000780:	2002      	movs	r0, #2
 8000782:	f000 fdeb 	bl	800135c <led_traffic>
			prev_status=status;
 8000786:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a13      	ldr	r2, [pc, #76]	; (80007d8 <fsm_manual_run+0x1a8>)
 800078c:	6013      	str	r3, [r2, #0]
			status = MANUAL_RED_GREEN;
 800078e:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <fsm_manual_run+0x1a0>)
 8000790:	2220      	movs	r2, #32
 8000792:	601a      	str	r2, [r3, #0]
			set_timer(1, duration[0]);
 8000794:	4b11      	ldr	r3, [pc, #68]	; (80007dc <fsm_manual_run+0x1ac>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4619      	mov	r1, r3
 800079a:	2001      	movs	r0, #1
 800079c:	f000 fd92 	bl	80012c4 <set_timer>
		}
		break;
 80007a0:	e005      	b.n	80007ae <fsm_manual_run+0x17e>
		break;
 80007a2:	bf00      	nop
 80007a4:	e004      	b.n	80007b0 <fsm_manual_run+0x180>
		break;
 80007a6:	bf00      	nop
 80007a8:	e002      	b.n	80007b0 <fsm_manual_run+0x180>
		break;
 80007aa:	bf00      	nop
 80007ac:	e000      	b.n	80007b0 <fsm_manual_run+0x180>
		break;
 80007ae:	bf00      	nop
	default:
		return;
		break;
		}
	if(isButtonPress(2)){
 80007b0:	2002      	movs	r0, #2
 80007b2:	f7ff fd1b 	bl	80001ec <isButtonPress>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d008      	beq.n	80007ce <fsm_manual_run+0x19e>
		prev_status=status;
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <fsm_manual_run+0x1a0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a05      	ldr	r2, [pc, #20]	; (80007d8 <fsm_manual_run+0x1a8>)
 80007c2:	6013      	str	r3, [r2, #0]
		status= SET_MANUAL;
 80007c4:	4b02      	ldr	r3, [pc, #8]	; (80007d0 <fsm_manual_run+0x1a0>)
 80007c6:	220d      	movs	r2, #13
 80007c8:	601a      	str	r2, [r3, #0]
		return;
 80007ca:	e000      	b.n	80007ce <fsm_manual_run+0x19e>
		return;
 80007cc:	bf00      	nop
	}
}
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000000 	.word	0x20000000
 80007d4:	2000000c 	.word	0x2000000c
 80007d8:	20000004 	.word	0x20000004
 80007dc:	20000150 	.word	0x20000150

080007e0 <fsm_setting_run>:
#include "fsm_setting.h"
int duration[10];
int temp=0;


void fsm_setting_run(){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	switch(status){
 80007e4:	4b85      	ldr	r3, [pc, #532]	; (80009fc <fsm_setting_run+0x21c>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b0d      	cmp	r3, #13
 80007ea:	f000 80a1 	beq.w	8000930 <fsm_setting_run+0x150>
 80007ee:	2b0d      	cmp	r3, #13
 80007f0:	f300 8102 	bgt.w	80009f8 <fsm_setting_run+0x218>
 80007f4:	2b0b      	cmp	r3, #11
 80007f6:	d002      	beq.n	80007fe <fsm_setting_run+0x1e>
 80007f8:	2b0c      	cmp	r3, #12
 80007fa:	d040      	beq.n	800087e <fsm_setting_run+0x9e>
			temp=0;
		}

		break;
	default:
		return;
 80007fc:	e0fc      	b.n	80009f8 <fsm_setting_run+0x218>
		led_setting(SET_GREEN);
 80007fe:	200b      	movs	r0, #11
 8000800:	f000 fe10 	bl	8001424 <led_setting>
		if(isButtonPress(1)){
 8000804:	2001      	movs	r0, #1
 8000806:	f7ff fcf1 	bl	80001ec <isButtonPress>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d011      	beq.n	8000834 <fsm_setting_run+0x54>
			temp++;
 8000810:	4b7b      	ldr	r3, [pc, #492]	; (8000a00 <fsm_setting_run+0x220>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	3301      	adds	r3, #1
 8000816:	4a7a      	ldr	r2, [pc, #488]	; (8000a00 <fsm_setting_run+0x220>)
 8000818:	6013      	str	r3, [r2, #0]
			if(temp>98){
 800081a:	4b79      	ldr	r3, [pc, #484]	; (8000a00 <fsm_setting_run+0x220>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b62      	cmp	r3, #98	; 0x62
 8000820:	dd02      	ble.n	8000828 <fsm_setting_run+0x48>
				temp=0;
 8000822:	4b77      	ldr	r3, [pc, #476]	; (8000a00 <fsm_setting_run+0x220>)
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
		updateClockBuffer(0, temp);
 8000828:	4b75      	ldr	r3, [pc, #468]	; (8000a00 <fsm_setting_run+0x220>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	2000      	movs	r0, #0
 8000830:	f000 f95e 	bl	8000af0 <updateClockBuffer>
		if(isButtonPress(0)){
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff fcd9 	bl	80001ec <isButtonPress>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d013      	beq.n	8000868 <fsm_setting_run+0x88>
			status = SET_YELLOW;
 8000840:	4b6e      	ldr	r3, [pc, #440]	; (80009fc <fsm_setting_run+0x21c>)
 8000842:	220c      	movs	r2, #12
 8000844:	601a      	str	r2, [r3, #0]
			duration[1]=temp*100;
 8000846:	4b6e      	ldr	r3, [pc, #440]	; (8000a00 <fsm_setting_run+0x220>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	2264      	movs	r2, #100	; 0x64
 800084c:	fb02 f303 	mul.w	r3, r2, r3
 8000850:	4a6c      	ldr	r2, [pc, #432]	; (8000a04 <fsm_setting_run+0x224>)
 8000852:	6053      	str	r3, [r2, #4]
			temp=0;
 8000854:	4b6a      	ldr	r3, [pc, #424]	; (8000a00 <fsm_setting_run+0x220>)
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
			if(!duration[1]){
 800085a:	4b6a      	ldr	r3, [pc, #424]	; (8000a04 <fsm_setting_run+0x224>)
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d102      	bne.n	8000868 <fsm_setting_run+0x88>
				duration[1]=DEFAULT_GREEN;
 8000862:	4b68      	ldr	r3, [pc, #416]	; (8000a04 <fsm_setting_run+0x224>)
 8000864:	22c8      	movs	r2, #200	; 0xc8
 8000866:	605a      	str	r2, [r3, #4]
		if(isButtonPress(2)){
 8000868:	2002      	movs	r0, #2
 800086a:	f7ff fcbf 	bl	80001ec <isButtonPress>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	f000 8096 	beq.w	80009a2 <fsm_setting_run+0x1c2>
			temp=0;
 8000876:	4b62      	ldr	r3, [pc, #392]	; (8000a00 <fsm_setting_run+0x220>)
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
		break;
 800087c:	e091      	b.n	80009a2 <fsm_setting_run+0x1c2>
		led_setting(SET_YELLOW);
 800087e:	200c      	movs	r0, #12
 8000880:	f000 fdd0 	bl	8001424 <led_setting>
		if(isButtonPress(1)){
 8000884:	2001      	movs	r0, #1
 8000886:	f7ff fcb1 	bl	80001ec <isButtonPress>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d01b      	beq.n	80008c8 <fsm_setting_run+0xe8>
			temp++;
 8000890:	4b5b      	ldr	r3, [pc, #364]	; (8000a00 <fsm_setting_run+0x220>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	3301      	adds	r3, #1
 8000896:	4a5a      	ldr	r2, [pc, #360]	; (8000a00 <fsm_setting_run+0x220>)
 8000898:	6013      	str	r3, [r2, #0]
			if(temp>(99-duration[1]/100)){
 800089a:	4b5a      	ldr	r3, [pc, #360]	; (8000a04 <fsm_setting_run+0x224>)
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	4a5a      	ldr	r2, [pc, #360]	; (8000a08 <fsm_setting_run+0x228>)
 80008a0:	fb82 1203 	smull	r1, r2, r2, r3
 80008a4:	1152      	asrs	r2, r2, #5
 80008a6:	17db      	asrs	r3, r3, #31
 80008a8:	1a9b      	subs	r3, r3, r2
 80008aa:	f103 0263 	add.w	r2, r3, #99	; 0x63
 80008ae:	4b54      	ldr	r3, [pc, #336]	; (8000a00 <fsm_setting_run+0x220>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	429a      	cmp	r2, r3
 80008b4:	da02      	bge.n	80008bc <fsm_setting_run+0xdc>
				temp=0;
 80008b6:	4b52      	ldr	r3, [pc, #328]	; (8000a00 <fsm_setting_run+0x220>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
			updateClockBuffer(0, temp);
 80008bc:	4b50      	ldr	r3, [pc, #320]	; (8000a00 <fsm_setting_run+0x220>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4619      	mov	r1, r3
 80008c2:	2000      	movs	r0, #0
 80008c4:	f000 f914 	bl	8000af0 <updateClockBuffer>
		if(isButtonPress(0)){
 80008c8:	2000      	movs	r0, #0
 80008ca:	f7ff fc8f 	bl	80001ec <isButtonPress>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d023      	beq.n	800091c <fsm_setting_run+0x13c>
			status =prev_status;
 80008d4:	4b4d      	ldr	r3, [pc, #308]	; (8000a0c <fsm_setting_run+0x22c>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a48      	ldr	r2, [pc, #288]	; (80009fc <fsm_setting_run+0x21c>)
 80008da:	6013      	str	r3, [r2, #0]
			led_traffic_back(status);
 80008dc:	4b47      	ldr	r3, [pc, #284]	; (80009fc <fsm_setting_run+0x21c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f000 fdd5 	bl	8001490 <led_traffic_back>
			duration[2]=temp*100;
 80008e6:	4b46      	ldr	r3, [pc, #280]	; (8000a00 <fsm_setting_run+0x220>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2264      	movs	r2, #100	; 0x64
 80008ec:	fb02 f303 	mul.w	r3, r2, r3
 80008f0:	4a44      	ldr	r2, [pc, #272]	; (8000a04 <fsm_setting_run+0x224>)
 80008f2:	6093      	str	r3, [r2, #8]
			temp=0;
 80008f4:	4b42      	ldr	r3, [pc, #264]	; (8000a00 <fsm_setting_run+0x220>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
			if(duration[2]<=0){
 80008fa:	4b42      	ldr	r3, [pc, #264]	; (8000a04 <fsm_setting_run+0x224>)
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	dc02      	bgt.n	8000908 <fsm_setting_run+0x128>
				duration[2]=DEFAULT_YELLOW;
 8000902:	4b40      	ldr	r3, [pc, #256]	; (8000a04 <fsm_setting_run+0x224>)
 8000904:	22c8      	movs	r2, #200	; 0xc8
 8000906:	609a      	str	r2, [r3, #8]
			counter_reset();
 8000908:	f7ff fe6a 	bl	80005e0 <counter_reset>
			set_timer(0, 25);
 800090c:	2119      	movs	r1, #25
 800090e:	2000      	movs	r0, #0
 8000910:	f000 fcd8 	bl	80012c4 <set_timer>
			set_timer(2, 100);
 8000914:	2164      	movs	r1, #100	; 0x64
 8000916:	2002      	movs	r0, #2
 8000918:	f000 fcd4 	bl	80012c4 <set_timer>
		if(isButtonPress(2)){
 800091c:	2002      	movs	r0, #2
 800091e:	f7ff fc65 	bl	80001ec <isButtonPress>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d03e      	beq.n	80009a6 <fsm_setting_run+0x1c6>
			temp=0;
 8000928:	4b35      	ldr	r3, [pc, #212]	; (8000a00 <fsm_setting_run+0x220>)
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
		break;
 800092e:	e03a      	b.n	80009a6 <fsm_setting_run+0x1c6>
		if(isButtonPress(1)){
 8000930:	2001      	movs	r0, #1
 8000932:	f7ff fc5b 	bl	80001ec <isButtonPress>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d00b      	beq.n	8000954 <fsm_setting_run+0x174>
			temp++;
 800093c:	4b30      	ldr	r3, [pc, #192]	; (8000a00 <fsm_setting_run+0x220>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	3301      	adds	r3, #1
 8000942:	4a2f      	ldr	r2, [pc, #188]	; (8000a00 <fsm_setting_run+0x220>)
 8000944:	6013      	str	r3, [r2, #0]
			if(temp>99){
 8000946:	4b2e      	ldr	r3, [pc, #184]	; (8000a00 <fsm_setting_run+0x220>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b63      	cmp	r3, #99	; 0x63
 800094c:	dd02      	ble.n	8000954 <fsm_setting_run+0x174>
				temp=0;
 800094e:	4b2c      	ldr	r3, [pc, #176]	; (8000a00 <fsm_setting_run+0x220>)
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
		if(isButtonPress(0)){
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff fc49 	bl	80001ec <isButtonPress>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d016      	beq.n	800098e <fsm_setting_run+0x1ae>
			status = prev_status;
 8000960:	4b2a      	ldr	r3, [pc, #168]	; (8000a0c <fsm_setting_run+0x22c>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a25      	ldr	r2, [pc, #148]	; (80009fc <fsm_setting_run+0x21c>)
 8000966:	6013      	str	r3, [r2, #0]
			duration[1]=temp*100;
 8000968:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <fsm_setting_run+0x220>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2264      	movs	r2, #100	; 0x64
 800096e:	fb02 f303 	mul.w	r3, r2, r3
 8000972:	4a24      	ldr	r2, [pc, #144]	; (8000a04 <fsm_setting_run+0x224>)
 8000974:	6053      	str	r3, [r2, #4]
			temp=0;
 8000976:	4b22      	ldr	r3, [pc, #136]	; (8000a00 <fsm_setting_run+0x220>)
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
			if(!duration[0]){
 800097c:	4b21      	ldr	r3, [pc, #132]	; (8000a04 <fsm_setting_run+0x224>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d102      	bne.n	800098a <fsm_setting_run+0x1aa>
				duration[0]=DEFAULT_MANUAL_WAIT;
 8000984:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <fsm_setting_run+0x224>)
 8000986:	22c8      	movs	r2, #200	; 0xc8
 8000988:	601a      	str	r2, [r3, #0]
			counter_reset();
 800098a:	f7ff fe29 	bl	80005e0 <counter_reset>
		if(isButtonPress(2)){
 800098e:	2002      	movs	r0, #2
 8000990:	f7ff fc2c 	bl	80001ec <isButtonPress>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d007      	beq.n	80009aa <fsm_setting_run+0x1ca>
			temp=0;
 800099a:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <fsm_setting_run+0x220>)
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
		break;
 80009a0:	e003      	b.n	80009aa <fsm_setting_run+0x1ca>
		break;
 80009a2:	bf00      	nop
 80009a4:	e002      	b.n	80009ac <fsm_setting_run+0x1cc>
		break;
 80009a6:	bf00      	nop
 80009a8:	e000      	b.n	80009ac <fsm_setting_run+0x1cc>
		break;
 80009aa:	bf00      	nop


	}
	if(timer_flag[2]==1){
 80009ac:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <fsm_setting_run+0x230>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d110      	bne.n	80009d6 <fsm_setting_run+0x1f6>
		updateClockBuffer(0, temp);
 80009b4:	4b12      	ldr	r3, [pc, #72]	; (8000a00 <fsm_setting_run+0x220>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	2000      	movs	r0, #0
 80009bc:	f000 f898 	bl	8000af0 <updateClockBuffer>
		set_timer(2, 100);
 80009c0:	2164      	movs	r1, #100	; 0x64
 80009c2:	2002      	movs	r0, #2
 80009c4:	f000 fc7e 	bl	80012c4 <set_timer>
		set_timer(0, 24);
 80009c8:	2118      	movs	r1, #24
 80009ca:	2000      	movs	r0, #0
 80009cc:	f000 fc7a 	bl	80012c4 <set_timer>
		led_index=0;
 80009d0:	4b10      	ldr	r3, [pc, #64]	; (8000a14 <fsm_setting_run+0x234>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
	}
	if(timer_flag[0]==1){
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <fsm_setting_run+0x230>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d10d      	bne.n	80009fa <fsm_setting_run+0x21a>
		update7SEG(led_index++);
 80009de:	4b0d      	ldr	r3, [pc, #52]	; (8000a14 <fsm_setting_run+0x234>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	1c5a      	adds	r2, r3, #1
 80009e4:	490b      	ldr	r1, [pc, #44]	; (8000a14 <fsm_setting_run+0x234>)
 80009e6:	600a      	str	r2, [r1, #0]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f000 f8bd 	bl	8000b68 <update7SEG>
		set_timer(0, 24);
 80009ee:	2118      	movs	r1, #24
 80009f0:	2000      	movs	r0, #0
 80009f2:	f000 fc67 	bl	80012c4 <set_timer>
 80009f6:	e000      	b.n	80009fa <fsm_setting_run+0x21a>
		return;
 80009f8:	bf00      	nop
	}
}
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000000 	.word	0x20000000
 8000a00:	2000005c 	.word	0x2000005c
 8000a04:	20000150 	.word	0x20000150
 8000a08:	51eb851f 	.word	0x51eb851f
 8000a0c:	20000004 	.word	0x20000004
 8000a10:	2000000c 	.word	0x2000000c
 8000a14:	20000058 	.word	0x20000058

08000a18 <resetled>:

#include "global.h"
int status = 1;
int prev_status=1;

void resetled(){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2102      	movs	r1, #2
 8000a20:	481d      	ldr	r0, [pc, #116]	; (8000a98 <resetled+0x80>)
 8000a22:	f001 f8c0 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2104      	movs	r1, #4
 8000a2a:	481b      	ldr	r0, [pc, #108]	; (8000a98 <resetled+0x80>)
 8000a2c:	f001 f8bb 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2108      	movs	r1, #8
 8000a34:	4818      	ldr	r0, [pc, #96]	; (8000a98 <resetled+0x80>)
 8000a36:	f001 f8b6 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2110      	movs	r1, #16
 8000a3e:	4816      	ldr	r0, [pc, #88]	; (8000a98 <resetled+0x80>)
 8000a40:	f001 f8b1 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2120      	movs	r1, #32
 8000a48:	4813      	ldr	r0, [pc, #76]	; (8000a98 <resetled+0x80>)
 8000a4a:	f001 f8ac 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2140      	movs	r1, #64	; 0x40
 8000a52:	4811      	ldr	r0, [pc, #68]	; (8000a98 <resetled+0x80>)
 8000a54:	f001 f8a7 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2180      	movs	r1, #128	; 0x80
 8000a5c:	480e      	ldr	r0, [pc, #56]	; (8000a98 <resetled+0x80>)
 8000a5e:	f001 f8a2 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a68:	480b      	ldr	r0, [pc, #44]	; (8000a98 <resetled+0x80>)
 8000a6a:	f001 f89c 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a74:	4808      	ldr	r0, [pc, #32]	; (8000a98 <resetled+0x80>)
 8000a76:	f001 f896 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a80:	4805      	ldr	r0, [pc, #20]	; (8000a98 <resetled+0x80>)
 8000a82:	f001 f890 	bl	8001ba6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <resetled+0x80>)
 8000a8e:	f001 f88a 	bl	8001ba6 <HAL_GPIO_WritePin>
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40010800 	.word	0x40010800

08000a9c <reset7seg>:
void reset7seg(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	4811      	ldr	r0, [pc, #68]	; (8000aec <reset7seg+0x50>)
 8000aa6:	f001 f87e 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2102      	movs	r1, #2
 8000aae:	480f      	ldr	r0, [pc, #60]	; (8000aec <reset7seg+0x50>)
 8000ab0:	f001 f879 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2104      	movs	r1, #4
 8000ab8:	480c      	ldr	r0, [pc, #48]	; (8000aec <reset7seg+0x50>)
 8000aba:	f001 f874 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2108      	movs	r1, #8
 8000ac2:	480a      	ldr	r0, [pc, #40]	; (8000aec <reset7seg+0x50>)
 8000ac4:	f001 f86f 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2110      	movs	r1, #16
 8000acc:	4807      	ldr	r0, [pc, #28]	; (8000aec <reset7seg+0x50>)
 8000ace:	f001 f86a 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2120      	movs	r1, #32
 8000ad6:	4805      	ldr	r0, [pc, #20]	; (8000aec <reset7seg+0x50>)
 8000ad8:	f001 f865 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2140      	movs	r1, #64	; 0x40
 8000ae0:	4802      	ldr	r0, [pc, #8]	; (8000aec <reset7seg+0x50>)
 8000ae2:	f001 f860 	bl	8001ba6 <HAL_GPIO_WritePin>
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40010c00 	.word	0x40010c00

08000af0 <updateClockBuffer>:
#include "led7_seg.h"
int counter[10];
int led_buffer[4];


void updateClockBuffer(int num_X,int num_Y){
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	6039      	str	r1, [r7, #0]
	led_buffer[3]= num_Y%10;
 8000afa:	6839      	ldr	r1, [r7, #0]
 8000afc:	4b18      	ldr	r3, [pc, #96]	; (8000b60 <updateClockBuffer+0x70>)
 8000afe:	fb83 2301 	smull	r2, r3, r3, r1
 8000b02:	109a      	asrs	r2, r3, #2
 8000b04:	17cb      	asrs	r3, r1, #31
 8000b06:	1ad2      	subs	r2, r2, r3
 8000b08:	4613      	mov	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	1aca      	subs	r2, r1, r3
 8000b12:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <updateClockBuffer+0x74>)
 8000b14:	60da      	str	r2, [r3, #12]
	led_buffer[2]= num_Y/10;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	4a11      	ldr	r2, [pc, #68]	; (8000b60 <updateClockBuffer+0x70>)
 8000b1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b1e:	1092      	asrs	r2, r2, #2
 8000b20:	17db      	asrs	r3, r3, #31
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	4a0f      	ldr	r2, [pc, #60]	; (8000b64 <updateClockBuffer+0x74>)
 8000b26:	6093      	str	r3, [r2, #8]

	led_buffer[1]= num_X%10;
 8000b28:	6879      	ldr	r1, [r7, #4]
 8000b2a:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <updateClockBuffer+0x70>)
 8000b2c:	fb83 2301 	smull	r2, r3, r3, r1
 8000b30:	109a      	asrs	r2, r3, #2
 8000b32:	17cb      	asrs	r3, r1, #31
 8000b34:	1ad2      	subs	r2, r2, r3
 8000b36:	4613      	mov	r3, r2
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	4413      	add	r3, r2
 8000b3c:	005b      	lsls	r3, r3, #1
 8000b3e:	1aca      	subs	r2, r1, r3
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <updateClockBuffer+0x74>)
 8000b42:	605a      	str	r2, [r3, #4]
	led_buffer[0]= num_X/10;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a06      	ldr	r2, [pc, #24]	; (8000b60 <updateClockBuffer+0x70>)
 8000b48:	fb82 1203 	smull	r1, r2, r2, r3
 8000b4c:	1092      	asrs	r2, r2, #2
 8000b4e:	17db      	asrs	r3, r3, #31
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	4a04      	ldr	r2, [pc, #16]	; (8000b64 <updateClockBuffer+0x74>)
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	66666667 	.word	0x66666667
 8000b64:	200001a0 	.word	0x200001a0

08000b68 <update7SEG>:
void update7SEG(int index){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, SET);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2102      	movs	r1, #2
 8000b74:	482b      	ldr	r0, [pc, #172]	; (8000c24 <update7SEG+0xbc>)
 8000b76:	f001 f816 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	2104      	movs	r1, #4
 8000b7e:	4829      	ldr	r0, [pc, #164]	; (8000c24 <update7SEG+0xbc>)
 8000b80:	f001 f811 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, SET);
 8000b84:	2201      	movs	r2, #1
 8000b86:	2108      	movs	r1, #8
 8000b88:	4826      	ldr	r0, [pc, #152]	; (8000c24 <update7SEG+0xbc>)
 8000b8a:	f001 f80c 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, SET);
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2110      	movs	r1, #16
 8000b92:	4824      	ldr	r0, [pc, #144]	; (8000c24 <update7SEG+0xbc>)
 8000b94:	f001 f807 	bl	8001ba6 <HAL_GPIO_WritePin>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d83e      	bhi.n	8000c1c <update7SEG+0xb4>
 8000b9e:	a201      	add	r2, pc, #4	; (adr r2, 8000ba4 <update7SEG+0x3c>)
 8000ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba4:	08000bb5 	.word	0x08000bb5
 8000ba8:	08000bcf 	.word	0x08000bcf
 8000bac:	08000be9 	.word	0x08000be9
 8000bb0:	08000c03 	.word	0x08000c03
switch (index){
case 0:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	481a      	ldr	r0, [pc, #104]	; (8000c24 <update7SEG+0xbc>)
 8000bba:	f000 fff4 	bl	8001ba6 <HAL_GPIO_WritePin>
	display7SEG(led_buffer[index]);
 8000bbe:	4a1a      	ldr	r2, [pc, #104]	; (8000c28 <update7SEG+0xc0>)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f830 	bl	8000c2c <display7SEG>
	break;
 8000bcc:	e026      	b.n	8000c1c <update7SEG+0xb4>
case 1:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2104      	movs	r1, #4
 8000bd2:	4814      	ldr	r0, [pc, #80]	; (8000c24 <update7SEG+0xbc>)
 8000bd4:	f000 ffe7 	bl	8001ba6 <HAL_GPIO_WritePin>
	display7SEG(led_buffer[index]);
 8000bd8:	4a13      	ldr	r2, [pc, #76]	; (8000c28 <update7SEG+0xc0>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 f823 	bl	8000c2c <display7SEG>
	break;
 8000be6:	e019      	b.n	8000c1c <update7SEG+0xb4>
case 2:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2108      	movs	r1, #8
 8000bec:	480d      	ldr	r0, [pc, #52]	; (8000c24 <update7SEG+0xbc>)
 8000bee:	f000 ffda 	bl	8001ba6 <HAL_GPIO_WritePin>
	display7SEG(led_buffer[index]);
 8000bf2:	4a0d      	ldr	r2, [pc, #52]	; (8000c28 <update7SEG+0xc0>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f816 	bl	8000c2c <display7SEG>
	break;
 8000c00:	e00c      	b.n	8000c1c <update7SEG+0xb4>
case 3:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2110      	movs	r1, #16
 8000c06:	4807      	ldr	r0, [pc, #28]	; (8000c24 <update7SEG+0xbc>)
 8000c08:	f000 ffcd 	bl	8001ba6 <HAL_GPIO_WritePin>
	display7SEG(led_buffer[index]);
 8000c0c:	4a06      	ldr	r2, [pc, #24]	; (8000c28 <update7SEG+0xc0>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 f809 	bl	8000c2c <display7SEG>
	break;
 8000c1a:	bf00      	nop
	}
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40010800 	.word	0x40010800
 8000c28:	200001a0 	.word	0x200001a0

08000c2c <display7SEG>:


void display7SEG(int num){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b09      	cmp	r3, #9
 8000c38:	f200 8180 	bhi.w	8000f3c <display7SEG+0x310>
 8000c3c:	a201      	add	r2, pc, #4	; (adr r2, 8000c44 <display7SEG+0x18>)
 8000c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c42:	bf00      	nop
 8000c44:	08000c6d 	.word	0x08000c6d
 8000c48:	08000cb5 	.word	0x08000cb5
 8000c4c:	08000cfd 	.word	0x08000cfd
 8000c50:	08000d45 	.word	0x08000d45
 8000c54:	08000d8d 	.word	0x08000d8d
 8000c58:	08000dd5 	.word	0x08000dd5
 8000c5c:	08000e1d 	.word	0x08000e1d
 8000c60:	08000e65 	.word	0x08000e65
 8000c64:	08000ead 	.word	0x08000ead
 8000c68:	08000ef5 	.word	0x08000ef5
	switch (num){
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2101      	movs	r1, #1
 8000c70:	48b5      	ldr	r0, [pc, #724]	; (8000f48 <display7SEG+0x31c>)
 8000c72:	f000 ff98 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2102      	movs	r1, #2
 8000c7a:	48b3      	ldr	r0, [pc, #716]	; (8000f48 <display7SEG+0x31c>)
 8000c7c:	f000 ff93 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2104      	movs	r1, #4
 8000c84:	48b0      	ldr	r0, [pc, #704]	; (8000f48 <display7SEG+0x31c>)
 8000c86:	f000 ff8e 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	48ae      	ldr	r0, [pc, #696]	; (8000f48 <display7SEG+0x31c>)
 8000c90:	f000 ff89 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2110      	movs	r1, #16
 8000c98:	48ab      	ldr	r0, [pc, #684]	; (8000f48 <display7SEG+0x31c>)
 8000c9a:	f000 ff84 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2120      	movs	r1, #32
 8000ca2:	48a9      	ldr	r0, [pc, #676]	; (8000f48 <display7SEG+0x31c>)
 8000ca4:	f000 ff7f 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 	SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	2140      	movs	r1, #64	; 0x40
 8000cac:	48a6      	ldr	r0, [pc, #664]	; (8000f48 <display7SEG+0x31c>)
 8000cae:	f000 ff7a 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000cb2:	e144      	b.n	8000f3e <display7SEG+0x312>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 	SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	48a3      	ldr	r0, [pc, #652]	; (8000f48 <display7SEG+0x31c>)
 8000cba:	f000 ff74 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	48a1      	ldr	r0, [pc, #644]	; (8000f48 <display7SEG+0x31c>)
 8000cc4:	f000 ff6f 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2104      	movs	r1, #4
 8000ccc:	489e      	ldr	r0, [pc, #632]	; (8000f48 <display7SEG+0x31c>)
 8000cce:	f000 ff6a 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 	SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2108      	movs	r1, #8
 8000cd6:	489c      	ldr	r0, [pc, #624]	; (8000f48 <display7SEG+0x31c>)
 8000cd8:	f000 ff65 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 	SET);
 8000cdc:	2201      	movs	r2, #1
 8000cde:	2110      	movs	r1, #16
 8000ce0:	4899      	ldr	r0, [pc, #612]	; (8000f48 <display7SEG+0x31c>)
 8000ce2:	f000 ff60 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 	SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	2120      	movs	r1, #32
 8000cea:	4897      	ldr	r0, [pc, #604]	; (8000f48 <display7SEG+0x31c>)
 8000cec:	f000 ff5b 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, 	SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	2140      	movs	r1, #64	; 0x40
 8000cf4:	4894      	ldr	r0, [pc, #592]	; (8000f48 <display7SEG+0x31c>)
 8000cf6:	f000 ff56 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000cfa:	e120      	b.n	8000f3e <display7SEG+0x312>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	2101      	movs	r1, #1
 8000d00:	4891      	ldr	r0, [pc, #580]	; (8000f48 <display7SEG+0x31c>)
 8000d02:	f000 ff50 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2102      	movs	r1, #2
 8000d0a:	488f      	ldr	r0, [pc, #572]	; (8000f48 <display7SEG+0x31c>)
 8000d0c:	f000 ff4b 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, 	SET);
 8000d10:	2201      	movs	r2, #1
 8000d12:	2104      	movs	r1, #4
 8000d14:	488c      	ldr	r0, [pc, #560]	; (8000f48 <display7SEG+0x31c>)
 8000d16:	f000 ff46 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2108      	movs	r1, #8
 8000d1e:	488a      	ldr	r0, [pc, #552]	; (8000f48 <display7SEG+0x31c>)
 8000d20:	f000 ff41 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2110      	movs	r1, #16
 8000d28:	4887      	ldr	r0, [pc, #540]	; (8000f48 <display7SEG+0x31c>)
 8000d2a:	f000 ff3c 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 	SET);
 8000d2e:	2201      	movs	r2, #1
 8000d30:	2120      	movs	r1, #32
 8000d32:	4885      	ldr	r0, [pc, #532]	; (8000f48 <display7SEG+0x31c>)
 8000d34:	f000 ff37 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2140      	movs	r1, #64	; 0x40
 8000d3c:	4882      	ldr	r0, [pc, #520]	; (8000f48 <display7SEG+0x31c>)
 8000d3e:	f000 ff32 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000d42:	e0fc      	b.n	8000f3e <display7SEG+0x312>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2101      	movs	r1, #1
 8000d48:	487f      	ldr	r0, [pc, #508]	; (8000f48 <display7SEG+0x31c>)
 8000d4a:	f000 ff2c 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2102      	movs	r1, #2
 8000d52:	487d      	ldr	r0, [pc, #500]	; (8000f48 <display7SEG+0x31c>)
 8000d54:	f000 ff27 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	487a      	ldr	r0, [pc, #488]	; (8000f48 <display7SEG+0x31c>)
 8000d5e:	f000 ff22 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2108      	movs	r1, #8
 8000d66:	4878      	ldr	r0, [pc, #480]	; (8000f48 <display7SEG+0x31c>)
 8000d68:	f000 ff1d 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 	SET);
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	2110      	movs	r1, #16
 8000d70:	4875      	ldr	r0, [pc, #468]	; (8000f48 <display7SEG+0x31c>)
 8000d72:	f000 ff18 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, 	SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2120      	movs	r1, #32
 8000d7a:	4873      	ldr	r0, [pc, #460]	; (8000f48 <display7SEG+0x31c>)
 8000d7c:	f000 ff13 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	2140      	movs	r1, #64	; 0x40
 8000d84:	4870      	ldr	r0, [pc, #448]	; (8000f48 <display7SEG+0x31c>)
 8000d86:	f000 ff0e 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000d8a:	e0d8      	b.n	8000f3e <display7SEG+0x312>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 	SET);
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2101      	movs	r1, #1
 8000d90:	486d      	ldr	r0, [pc, #436]	; (8000f48 <display7SEG+0x31c>)
 8000d92:	f000 ff08 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000d96:	2200      	movs	r2, #0
 8000d98:	2102      	movs	r1, #2
 8000d9a:	486b      	ldr	r0, [pc, #428]	; (8000f48 <display7SEG+0x31c>)
 8000d9c:	f000 ff03 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2104      	movs	r1, #4
 8000da4:	4868      	ldr	r0, [pc, #416]	; (8000f48 <display7SEG+0x31c>)
 8000da6:	f000 fefe 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 	SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2108      	movs	r1, #8
 8000dae:	4866      	ldr	r0, [pc, #408]	; (8000f48 <display7SEG+0x31c>)
 8000db0:	f000 fef9 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 	SET);
 8000db4:	2201      	movs	r2, #1
 8000db6:	2110      	movs	r1, #16
 8000db8:	4863      	ldr	r0, [pc, #396]	; (8000f48 <display7SEG+0x31c>)
 8000dba:	f000 fef4 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	4861      	ldr	r0, [pc, #388]	; (8000f48 <display7SEG+0x31c>)
 8000dc4:	f000 feef 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2140      	movs	r1, #64	; 0x40
 8000dcc:	485e      	ldr	r0, [pc, #376]	; (8000f48 <display7SEG+0x31c>)
 8000dce:	f000 feea 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000dd2:	e0b4      	b.n	8000f3e <display7SEG+0x312>
	case 5:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	485b      	ldr	r0, [pc, #364]	; (8000f48 <display7SEG+0x31c>)
 8000dda:	f000 fee4 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 	SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	2102      	movs	r1, #2
 8000de2:	4859      	ldr	r0, [pc, #356]	; (8000f48 <display7SEG+0x31c>)
 8000de4:	f000 fedf 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	2104      	movs	r1, #4
 8000dec:	4856      	ldr	r0, [pc, #344]	; (8000f48 <display7SEG+0x31c>)
 8000dee:	f000 feda 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2108      	movs	r1, #8
 8000df6:	4854      	ldr	r0, [pc, #336]	; (8000f48 <display7SEG+0x31c>)
 8000df8:	f000 fed5 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 	SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2110      	movs	r1, #16
 8000e00:	4851      	ldr	r0, [pc, #324]	; (8000f48 <display7SEG+0x31c>)
 8000e02:	f000 fed0 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2120      	movs	r1, #32
 8000e0a:	484f      	ldr	r0, [pc, #316]	; (8000f48 <display7SEG+0x31c>)
 8000e0c:	f000 fecb 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2140      	movs	r1, #64	; 0x40
 8000e14:	484c      	ldr	r0, [pc, #304]	; (8000f48 <display7SEG+0x31c>)
 8000e16:	f000 fec6 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000e1a:	e090      	b.n	8000f3e <display7SEG+0x312>
	case 6:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2101      	movs	r1, #1
 8000e20:	4849      	ldr	r0, [pc, #292]	; (8000f48 <display7SEG+0x31c>)
 8000e22:	f000 fec0 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, 	SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	2102      	movs	r1, #2
 8000e2a:	4847      	ldr	r0, [pc, #284]	; (8000f48 <display7SEG+0x31c>)
 8000e2c:	f000 febb 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	2104      	movs	r1, #4
 8000e34:	4844      	ldr	r0, [pc, #272]	; (8000f48 <display7SEG+0x31c>)
 8000e36:	f000 feb6 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	4842      	ldr	r0, [pc, #264]	; (8000f48 <display7SEG+0x31c>)
 8000e40:	f000 feb1 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2110      	movs	r1, #16
 8000e48:	483f      	ldr	r0, [pc, #252]	; (8000f48 <display7SEG+0x31c>)
 8000e4a:	f000 feac 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2120      	movs	r1, #32
 8000e52:	483d      	ldr	r0, [pc, #244]	; (8000f48 <display7SEG+0x31c>)
 8000e54:	f000 fea7 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2140      	movs	r1, #64	; 0x40
 8000e5c:	483a      	ldr	r0, [pc, #232]	; (8000f48 <display7SEG+0x31c>)
 8000e5e:	f000 fea2 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000e62:	e06c      	b.n	8000f3e <display7SEG+0x312>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2101      	movs	r1, #1
 8000e68:	4837      	ldr	r0, [pc, #220]	; (8000f48 <display7SEG+0x31c>)
 8000e6a:	f000 fe9c 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2102      	movs	r1, #2
 8000e72:	4835      	ldr	r0, [pc, #212]	; (8000f48 <display7SEG+0x31c>)
 8000e74:	f000 fe97 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2104      	movs	r1, #4
 8000e7c:	4832      	ldr	r0, [pc, #200]	; (8000f48 <display7SEG+0x31c>)
 8000e7e:	f000 fe92 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, 	SET);
 8000e82:	2201      	movs	r2, #1
 8000e84:	2108      	movs	r1, #8
 8000e86:	4830      	ldr	r0, [pc, #192]	; (8000f48 <display7SEG+0x31c>)
 8000e88:	f000 fe8d 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin,	SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	2110      	movs	r1, #16
 8000e90:	482d      	ldr	r0, [pc, #180]	; (8000f48 <display7SEG+0x31c>)
 8000e92:	f000 fe88 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin,	SET);
 8000e96:	2201      	movs	r2, #1
 8000e98:	2120      	movs	r1, #32
 8000e9a:	482b      	ldr	r0, [pc, #172]	; (8000f48 <display7SEG+0x31c>)
 8000e9c:	f000 fe83 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin,	SET);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	2140      	movs	r1, #64	; 0x40
 8000ea4:	4828      	ldr	r0, [pc, #160]	; (8000f48 <display7SEG+0x31c>)
 8000ea6:	f000 fe7e 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000eaa:	e048      	b.n	8000f3e <display7SEG+0x312>
	case 8:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2101      	movs	r1, #1
 8000eb0:	4825      	ldr	r0, [pc, #148]	; (8000f48 <display7SEG+0x31c>)
 8000eb2:	f000 fe78 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2102      	movs	r1, #2
 8000eba:	4823      	ldr	r0, [pc, #140]	; (8000f48 <display7SEG+0x31c>)
 8000ebc:	f000 fe73 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	4820      	ldr	r0, [pc, #128]	; (8000f48 <display7SEG+0x31c>)
 8000ec6:	f000 fe6e 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2108      	movs	r1, #8
 8000ece:	481e      	ldr	r0, [pc, #120]	; (8000f48 <display7SEG+0x31c>)
 8000ed0:	f000 fe69 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, RESET);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	481b      	ldr	r0, [pc, #108]	; (8000f48 <display7SEG+0x31c>)
 8000eda:	f000 fe64 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2120      	movs	r1, #32
 8000ee2:	4819      	ldr	r0, [pc, #100]	; (8000f48 <display7SEG+0x31c>)
 8000ee4:	f000 fe5f 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2140      	movs	r1, #64	; 0x40
 8000eec:	4816      	ldr	r0, [pc, #88]	; (8000f48 <display7SEG+0x31c>)
 8000eee:	f000 fe5a 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000ef2:	e024      	b.n	8000f3e <display7SEG+0x312>
	case 9:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4813      	ldr	r0, [pc, #76]	; (8000f48 <display7SEG+0x31c>)
 8000efa:	f000 fe54 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2102      	movs	r1, #2
 8000f02:	4811      	ldr	r0, [pc, #68]	; (8000f48 <display7SEG+0x31c>)
 8000f04:	f000 fe4f 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S2_GPIO_Port, S2_Pin, RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2104      	movs	r1, #4
 8000f0c:	480e      	ldr	r0, [pc, #56]	; (8000f48 <display7SEG+0x31c>)
 8000f0e:	f000 fe4a 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S3_GPIO_Port, S3_Pin, RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2108      	movs	r1, #8
 8000f16:	480c      	ldr	r0, [pc, #48]	; (8000f48 <display7SEG+0x31c>)
 8000f18:	f000 fe45 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S4_GPIO_Port, S4_Pin, 	SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2110      	movs	r1, #16
 8000f20:	4809      	ldr	r0, [pc, #36]	; (8000f48 <display7SEG+0x31c>)
 8000f22:	f000 fe40 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S5_GPIO_Port, S5_Pin, RESET);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2120      	movs	r1, #32
 8000f2a:	4807      	ldr	r0, [pc, #28]	; (8000f48 <display7SEG+0x31c>)
 8000f2c:	f000 fe3b 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(S6_GPIO_Port, S6_Pin, RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2140      	movs	r1, #64	; 0x40
 8000f34:	4804      	ldr	r0, [pc, #16]	; (8000f48 <display7SEG+0x31c>)
 8000f36:	f000 fe36 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8000f3a:	e000      	b.n	8000f3e <display7SEG+0x312>
	default:
		break;
 8000f3c:	bf00      	nop
	}
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40010c00 	.word	0x40010c00

08000f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f50:	f000 fb28 	bl	80015a4 <HAL_Init>

  /* USER CODE BEGIN Init */
timer_init();
 8000f54:	f000 f9f6 	bl	8001344 <timer_init>
updateClockBuffer();
 8000f58:	f7ff fdca 	bl	8000af0 <updateClockBuffer>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f816 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 f89c 	bl	800109c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f64:	f000 f84e 	bl	8001004 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 8000f68:	4806      	ldr	r0, [pc, #24]	; (8000f84 <main+0x38>)
 8000f6a:	f001 fa79 	bl	8002460 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
status = INIT;
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <main+0x3c>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	601a      	str	r2, [r3, #0]
  while (1)
  {

		 fsm_auto_run();
 8000f74:	f7ff f954 	bl	8000220 <fsm_auto_run>
		 fsm_manual_run();
 8000f78:	f7ff fb5a 	bl	8000630 <fsm_manual_run>
		 fsm_setting_run();
 8000f7c:	f7ff fc30 	bl	80007e0 <fsm_setting_run>
		 fsm_auto_run();
 8000f80:	e7f8      	b.n	8000f74 <main+0x28>
 8000f82:	bf00      	nop
 8000f84:	200001b0 	.word	0x200001b0
 8000f88:	20000000 	.word	0x20000000

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b090      	sub	sp, #64	; 0x40
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	2228      	movs	r2, #40	; 0x28
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 fe10 	bl	8002bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbe:	f107 0318 	add.w	r3, r7, #24
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fe20 	bl	8001c08 <HAL_RCC_OscConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fce:	f000 f8e6 	bl	800119e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 f88c 	bl	8002108 <HAL_RCC_ClockConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ff6:	f000 f8d2 	bl	800119e <Error_Handler>
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	3740      	adds	r7, #64	; 0x40
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800100a:	f107 0308 	add.w	r3, r7, #8
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001018:	463b      	mov	r3, r7
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <MX_TIM2_Init+0x94>)
 8001022:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001026:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001028:	4b1b      	ldr	r3, [pc, #108]	; (8001098 <MX_TIM2_Init+0x94>)
 800102a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800102e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001030:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_TIM2_Init+0x94>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001036:	4b18      	ldr	r3, [pc, #96]	; (8001098 <MX_TIM2_Init+0x94>)
 8001038:	2209      	movs	r2, #9
 800103a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800103c:	4b16      	ldr	r3, [pc, #88]	; (8001098 <MX_TIM2_Init+0x94>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <MX_TIM2_Init+0x94>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001048:	4813      	ldr	r0, [pc, #76]	; (8001098 <MX_TIM2_Init+0x94>)
 800104a:	f001 f9b9 	bl	80023c0 <HAL_TIM_Base_Init>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001054:	f000 f8a3 	bl	800119e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001058:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800105c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800105e:	f107 0308 	add.w	r3, r7, #8
 8001062:	4619      	mov	r1, r3
 8001064:	480c      	ldr	r0, [pc, #48]	; (8001098 <MX_TIM2_Init+0x94>)
 8001066:	f001 fb37 	bl	80026d8 <HAL_TIM_ConfigClockSource>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001070:	f000 f895 	bl	800119e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001074:	2300      	movs	r3, #0
 8001076:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001078:	2300      	movs	r3, #0
 800107a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800107c:	463b      	mov	r3, r7
 800107e:	4619      	mov	r1, r3
 8001080:	4805      	ldr	r0, [pc, #20]	; (8001098 <MX_TIM2_Init+0x94>)
 8001082:	f001 fd0f 	bl	8002aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800108c:	f000 f887 	bl	800119e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	200001b0 	.word	0x200001b0

0800109c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	4a27      	ldr	r2, [pc, #156]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6193      	str	r3, [r2, #24]
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	f003 0304 	and.w	r3, r3, #4
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a21      	ldr	r2, [pc, #132]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010ce:	f043 0308 	orr.w	r3, r3, #8
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_GPIO_Init+0xb8>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0308 	and.w	r3, r3, #8
 80010dc:	603b      	str	r3, [r7, #0]
 80010de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80010e0:	2200      	movs	r2, #0
 80010e2:	f640 71fe 	movw	r1, #4094	; 0xffe
 80010e6:	481c      	ldr	r0, [pc, #112]	; (8001158 <MX_GPIO_Init+0xbc>)
 80010e8:	f000 fd5d 	bl	8001ba6 <HAL_GPIO_WritePin>
                          |TEST_PIN_Pin|LR_X_Pin|LG_X_Pin|LY_X_Pin
                          |LR_Y_Pin|LG_Y_Pin|LY_Y_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S0_Pin|S1_Pin|S2_Pin|S3_Pin
 80010ec:	2200      	movs	r2, #0
 80010ee:	217f      	movs	r1, #127	; 0x7f
 80010f0:	481a      	ldr	r0, [pc, #104]	; (800115c <MX_GPIO_Init+0xc0>)
 80010f2:	f000 fd58 	bl	8001ba6 <HAL_GPIO_WritePin>
                          |S4_Pin|S5_Pin|S6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           TEST_PIN_Pin LR_X_Pin LG_X_Pin LY_X_Pin
                           LR_Y_Pin LG_Y_Pin LY_Y_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80010f6:	f640 73fe 	movw	r3, #4094	; 0xffe
 80010fa:	60bb      	str	r3, [r7, #8]
                          |TEST_PIN_Pin|LR_X_Pin|LG_X_Pin|LY_X_Pin
                          |LR_Y_Pin|LG_Y_Pin|LY_Y_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001104:	2302      	movs	r3, #2
 8001106:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	f107 0308 	add.w	r3, r7, #8
 800110c:	4619      	mov	r1, r3
 800110e:	4812      	ldr	r0, [pc, #72]	; (8001158 <MX_GPIO_Init+0xbc>)
 8001110:	f000 fbb8 	bl	8001884 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin
                           S4_Pin S5_Pin S6_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin
 8001114:	237f      	movs	r3, #127	; 0x7f
 8001116:	60bb      	str	r3, [r7, #8]
                          |S4_Pin|S5_Pin|S6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2302      	movs	r3, #2
 8001122:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	4619      	mov	r1, r3
 800112a:	480c      	ldr	r0, [pc, #48]	; (800115c <MX_GPIO_Init+0xc0>)
 800112c:	f000 fbaa 	bl	8001884 <HAL_GPIO_Init>

  /*Configure GPIO pins : BT0_Pin BT1_Pin BT2_Pin */
  GPIO_InitStruct.Pin = BT0_Pin|BT1_Pin|BT2_Pin;
 8001130:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001134:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113a:	2301      	movs	r3, #1
 800113c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0308 	add.w	r3, r7, #8
 8001142:	4619      	mov	r1, r3
 8001144:	4804      	ldr	r0, [pc, #16]	; (8001158 <MX_GPIO_Init+0xbc>)
 8001146:	f000 fb9d 	bl	8001884 <HAL_GPIO_Init>

}
 800114a:	bf00      	nop
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000
 8001158:	40010800 	.word	0x40010800
 800115c:	40010c00 	.word	0x40010c00

08001160 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	timerrun(0);
 8001168:	2000      	movs	r0, #0
 800116a:	f000 f8c3 	bl	80012f4 <timerrun>
	timerrun(1);
 800116e:	2001      	movs	r0, #1
 8001170:	f000 f8c0 	bl	80012f4 <timerrun>
	timerrun(2);
 8001174:	2002      	movs	r0, #2
 8001176:	f000 f8bd 	bl	80012f4 <timerrun>
	timerrun(3);
 800117a:	2003      	movs	r0, #3
 800117c:	f000 f8ba 	bl	80012f4 <timerrun>
	timerrun(5);
 8001180:	2005      	movs	r0, #5
 8001182:	f000 f8b7 	bl	80012f4 <timerrun>
	timerrun(6);
 8001186:	2006      	movs	r0, #6
 8001188:	f000 f8b4 	bl	80012f4 <timerrun>
	timerrun(7);
 800118c:	2007      	movs	r0, #7
 800118e:	f000 f8b1 	bl	80012f4 <timerrun>
	getkeyInput();
 8001192:	f7fe ffdb 	bl	800014c <getkeyInput>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a2:	b672      	cpsid	i
}
 80011a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a6:	e7fe      	b.n	80011a6 <Error_Handler+0x8>

080011a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ae:	4b15      	ldr	r3, [pc, #84]	; (8001204 <HAL_MspInit+0x5c>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4a14      	ldr	r2, [pc, #80]	; (8001204 <HAL_MspInit+0x5c>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_MspInit+0x5c>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <HAL_MspInit+0x5c>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	4a0e      	ldr	r2, [pc, #56]	; (8001204 <HAL_MspInit+0x5c>)
 80011cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d0:	61d3      	str	r3, [r2, #28]
 80011d2:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <HAL_MspInit+0x5c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_MspInit+0x60>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	4a04      	ldr	r2, [pc, #16]	; (8001208 <HAL_MspInit+0x60>)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fa:	bf00      	nop
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr
 8001204:	40021000 	.word	0x40021000
 8001208:	40010000 	.word	0x40010000

0800120c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800121c:	d113      	bne.n	8001246 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800121e:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <HAL_TIM_Base_MspInit+0x44>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	4a0b      	ldr	r2, [pc, #44]	; (8001250 <HAL_TIM_Base_MspInit+0x44>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	61d3      	str	r3, [r2, #28]
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <HAL_TIM_Base_MspInit+0x44>)
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2100      	movs	r1, #0
 800123a:	201c      	movs	r0, #28
 800123c:	f000 faeb 	bl	8001816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001240:	201c      	movs	r0, #28
 8001242:	f000 fb04 	bl	800184e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001246:	bf00      	nop
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40021000 	.word	0x40021000

08001254 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001258:	e7fe      	b.n	8001258 <NMI_Handler+0x4>

0800125a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125e:	e7fe      	b.n	800125e <HardFault_Handler+0x4>

08001260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001264:	e7fe      	b.n	8001264 <MemManage_Handler+0x4>

08001266 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126a:	e7fe      	b.n	800126a <BusFault_Handler+0x4>

0800126c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001270:	e7fe      	b.n	8001270 <UsageFault_Handler+0x4>

08001272 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr

0800127e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	46bd      	mov	sp, r7
 8001286:	bc80      	pop	{r7}
 8001288:	4770      	bx	lr

0800128a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr

08001296 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800129a:	f000 f9c9 	bl	8001630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012a8:	4802      	ldr	r0, [pc, #8]	; (80012b4 <TIM2_IRQHandler+0x10>)
 80012aa:	f001 f925 	bl	80024f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200001b0 	.word	0x200001b0

080012b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr

080012c4 <set_timer>:


int timer_flag[10]={0,0,0,0,0,1,1,1,0,0};
int timer_counter[10];

void set_timer(int i, int durr){
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
	timer_flag[i]=0;
 80012ce:	4a07      	ldr	r2, [pc, #28]	; (80012ec <set_timer+0x28>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2100      	movs	r1, #0
 80012d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[i]=durr;
 80012d8:	4905      	ldr	r1, [pc, #20]	; (80012f0 <set_timer+0x2c>)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	2000000c 	.word	0x2000000c
 80012f0:	200001f8 	.word	0x200001f8

080012f4 <timerrun>:
void timerrun(int i){
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	if(timer_counter[i]>0){
 80012fc:	4a0f      	ldr	r2, [pc, #60]	; (800133c <timerrun+0x48>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001304:	2b00      	cmp	r3, #0
 8001306:	dd13      	ble.n	8001330 <timerrun+0x3c>
		timer_counter[i]--;
 8001308:	4a0c      	ldr	r2, [pc, #48]	; (800133c <timerrun+0x48>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001310:	1e5a      	subs	r2, r3, #1
 8001312:	490a      	ldr	r1, [pc, #40]	; (800133c <timerrun+0x48>)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[i]<=0)
 800131a:	4a08      	ldr	r2, [pc, #32]	; (800133c <timerrun+0x48>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001322:	2b00      	cmp	r3, #0
 8001324:	dc04      	bgt.n	8001330 <timerrun+0x3c>
			timer_flag[i]=1;
 8001326:	4a06      	ldr	r2, [pc, #24]	; (8001340 <timerrun+0x4c>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2101      	movs	r1, #1
 800132c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	200001f8 	.word	0x200001f8
 8001340:	2000000c 	.word	0x2000000c

08001344 <timer_init>:
void timer_init(){
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	set_timer(0, 25);
 8001348:	2119      	movs	r1, #25
 800134a:	2000      	movs	r0, #0
 800134c:	f7ff ffba 	bl	80012c4 <set_timer>
	set_timer(1, 100);
 8001350:	2164      	movs	r1, #100	; 0x64
 8001352:	2001      	movs	r0, #1
 8001354:	f7ff ffb6 	bl	80012c4 <set_timer>


}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}

0800135c <led_traffic>:
 *  Created on: Oct 30, 2024
 *      Author: xjkpr
 */
#include "traffic_light.h"

void led_traffic(int i){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b02      	subs	r3, #2
 8001368:	2b03      	cmp	r3, #3
 800136a:	d853      	bhi.n	8001414 <led_traffic+0xb8>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <led_traffic+0x18>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	08001385 	.word	0x08001385
 8001378:	080013b5 	.word	0x080013b5
 800137c:	080013cf 	.word	0x080013cf
 8001380:	080013fd 	.word	0x080013fd
	switch (i){
	case RED_GREEN:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 8001384:	2201      	movs	r2, #1
 8001386:	2140      	movs	r1, #64	; 0x40
 8001388:	4825      	ldr	r0, [pc, #148]	; (8001420 <led_traffic+0xc4>)
 800138a:	f000 fc0c 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001394:	4822      	ldr	r0, [pc, #136]	; (8001420 <led_traffic+0xc4>)
 8001396:	f000 fc06 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013a0:	481f      	ldr	r0, [pc, #124]	; (8001420 <led_traffic+0xc4>)
 80013a2:	f000 fc00 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 80013a6:	2201      	movs	r2, #1
 80013a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ac:	481c      	ldr	r0, [pc, #112]	; (8001420 <led_traffic+0xc4>)
 80013ae:	f000 fbfa 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 80013b2:	e030      	b.n	8001416 <led_traffic+0xba>
	case RED_YELLOW:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ba:	4819      	ldr	r0, [pc, #100]	; (8001420 <led_traffic+0xc4>)
 80013bc:	f000 fbf3 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013c6:	4816      	ldr	r0, [pc, #88]	; (8001420 <led_traffic+0xc4>)
 80013c8:	f000 fbed 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 80013cc:	e023      	b.n	8001416 <led_traffic+0xba>
	case GREEN_RED:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2140      	movs	r1, #64	; 0x40
 80013d2:	4813      	ldr	r0, [pc, #76]	; (8001420 <led_traffic+0xc4>)
 80013d4:	f000 fbe7 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2180      	movs	r1, #128	; 0x80
 80013dc:	4810      	ldr	r0, [pc, #64]	; (8001420 <led_traffic+0xc4>)
 80013de:	f000 fbe2 	bl	8001ba6 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013e8:	480d      	ldr	r0, [pc, #52]	; (8001420 <led_traffic+0xc4>)
 80013ea:	f000 fbdc 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f4:	480a      	ldr	r0, [pc, #40]	; (8001420 <led_traffic+0xc4>)
 80013f6:	f000 fbd6 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 80013fa:	e00c      	b.n	8001416 <led_traffic+0xba>
	case YELLOW_RED:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2180      	movs	r1, #128	; 0x80
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <led_traffic+0xc4>)
 8001402:	f000 fbd0 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, SET);
 8001406:	2201      	movs	r2, #1
 8001408:	f44f 7180 	mov.w	r1, #256	; 0x100
 800140c:	4804      	ldr	r0, [pc, #16]	; (8001420 <led_traffic+0xc4>)
 800140e:	f000 fbca 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8001412:	e000      	b.n	8001416 <led_traffic+0xba>
	default:
		break;
 8001414:	bf00      	nop
	}
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40010800 	.word	0x40010800

08001424 <led_setting>:
void led_setting(int i){
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]

	switch(i){
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b0b      	cmp	r3, #11
 8001430:	d003      	beq.n	800143a <led_setting+0x16>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b0c      	cmp	r3, #12
 8001436:	d00c      	beq.n	8001452 <led_setting+0x2e>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,SET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,SET);
	break;
default :
	break;
 8001438:	e023      	b.n	8001482 <led_setting+0x5e>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,SET);
 800143a:	2201      	movs	r2, #1
 800143c:	2180      	movs	r1, #128	; 0x80
 800143e:	4813      	ldr	r0, [pc, #76]	; (800148c <led_setting+0x68>)
 8001440:	f000 fbb1 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,SET);
 8001444:	2201      	movs	r2, #1
 8001446:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800144a:	4810      	ldr	r0, [pc, #64]	; (800148c <led_setting+0x68>)
 800144c:	f000 fbab 	bl	8001ba6 <HAL_GPIO_WritePin>
	break;
 8001450:	e017      	b.n	8001482 <led_setting+0x5e>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	2180      	movs	r1, #128	; 0x80
 8001456:	480d      	ldr	r0, [pc, #52]	; (800148c <led_setting+0x68>)
 8001458:	f000 fba5 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001462:	480a      	ldr	r0, [pc, #40]	; (800148c <led_setting+0x68>)
 8001464:	f000 fb9f 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8,SET);
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800146e:	4807      	ldr	r0, [pc, #28]	; (800148c <led_setting+0x68>)
 8001470:	f000 fb99 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,SET);
 8001474:	2201      	movs	r2, #1
 8001476:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800147a:	4804      	ldr	r0, [pc, #16]	; (800148c <led_setting+0x68>)
 800147c:	f000 fb93 	bl	8001ba6 <HAL_GPIO_WritePin>
	break;
 8001480:	bf00      	nop
	}
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40010800 	.word	0x40010800

08001490 <led_traffic_back>:
void led_traffic_back(int i){
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b02      	subs	r3, #2
 800149c:	2b03      	cmp	r3, #3
 800149e:	d854      	bhi.n	800154a <led_traffic_back+0xba>
 80014a0:	a201      	add	r2, pc, #4	; (adr r2, 80014a8 <led_traffic_back+0x18>)
 80014a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a6:	bf00      	nop
 80014a8:	080014b9 	.word	0x080014b9
 80014ac:	080014e9 	.word	0x080014e9
 80014b0:	08001501 	.word	0x08001501
 80014b4:	08001531 	.word	0x08001531
	switch (i){
	case RED_GREEN:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2140      	movs	r1, #64	; 0x40
 80014bc:	4825      	ldr	r0, [pc, #148]	; (8001554 <led_traffic_back+0xc4>)
 80014be:	f000 fb72 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c8:	4822      	ldr	r0, [pc, #136]	; (8001554 <led_traffic_back+0xc4>)
 80014ca:	f000 fb6c 	bl	8001ba6 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d4:	481f      	ldr	r0, [pc, #124]	; (8001554 <led_traffic_back+0xc4>)
 80014d6:	f000 fb66 	bl	8001ba6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014e0:	481c      	ldr	r0, [pc, #112]	; (8001554 <led_traffic_back+0xc4>)
 80014e2:	f000 fb60 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 80014e6:	e031      	b.n	800154c <led_traffic_back+0xbc>
	case RED_YELLOW:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	2140      	movs	r1, #64	; 0x40
 80014ec:	4819      	ldr	r0, [pc, #100]	; (8001554 <led_traffic_back+0xc4>)
 80014ee:	f000 fb5a 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014f8:	4816      	ldr	r0, [pc, #88]	; (8001554 <led_traffic_back+0xc4>)
 80014fa:	f000 fb54 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 80014fe:	e025      	b.n	800154c <led_traffic_back+0xbc>
	case GREEN_RED:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8001500:	2201      	movs	r2, #1
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	4813      	ldr	r0, [pc, #76]	; (8001554 <led_traffic_back+0xc4>)
 8001506:	f000 fb4e 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001510:	4810      	ldr	r0, [pc, #64]	; (8001554 <led_traffic_back+0xc4>)
 8001512:	f000 fb48 	bl	8001ba6 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800151c:	480d      	ldr	r0, [pc, #52]	; (8001554 <led_traffic_back+0xc4>)
 800151e:	f000 fb42 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11,RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001528:	480a      	ldr	r0, [pc, #40]	; (8001554 <led_traffic_back+0xc4>)
 800152a:	f000 fb3c 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 800152e:	e00d      	b.n	800154c <led_traffic_back+0xbc>
	case YELLOW_RED:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 8001530:	2201      	movs	r2, #1
 8001532:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001536:	4807      	ldr	r0, [pc, #28]	; (8001554 <led_traffic_back+0xc4>)
 8001538:	f000 fb35 	bl	8001ba6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001542:	4804      	ldr	r0, [pc, #16]	; (8001554 <led_traffic_back+0xc4>)
 8001544:	f000 fb2f 	bl	8001ba6 <HAL_GPIO_WritePin>
		break;
 8001548:	e000      	b.n	800154c <led_traffic_back+0xbc>
	default:
		break;
 800154a:	bf00      	nop
	}
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40010800 	.word	0x40010800

08001558 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001558:	f7ff feae 	bl	80012b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800155c:	480b      	ldr	r0, [pc, #44]	; (800158c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800155e:	490c      	ldr	r1, [pc, #48]	; (8001590 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001560:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001564:	e002      	b.n	800156c <LoopCopyDataInit>

08001566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156a:	3304      	adds	r3, #4

0800156c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800156c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001570:	d3f9      	bcc.n	8001566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001572:	4a09      	ldr	r2, [pc, #36]	; (8001598 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001574:	4c09      	ldr	r4, [pc, #36]	; (800159c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001578:	e001      	b.n	800157e <LoopFillZerobss>

0800157a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800157c:	3204      	adds	r2, #4

0800157e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001580:	d3fb      	bcc.n	800157a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001582:	f001 faf9 	bl	8002b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001586:	f7ff fce1 	bl	8000f4c <main>
  bx lr
 800158a:	4770      	bx	lr
  ldr r0, =_sdata
 800158c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001590:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001594:	08002c14 	.word	0x08002c14
  ldr r2, =_sbss
 8001598:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 800159c:	20000224 	.word	0x20000224

080015a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015a0:	e7fe      	b.n	80015a0 <ADC1_2_IRQHandler>
	...

080015a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <HAL_Init+0x28>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a07      	ldr	r2, [pc, #28]	; (80015cc <HAL_Init+0x28>)
 80015ae:	f043 0310 	orr.w	r3, r3, #16
 80015b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b4:	2003      	movs	r0, #3
 80015b6:	f000 f923 	bl	8001800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ba:	200f      	movs	r0, #15
 80015bc:	f000 f808 	bl	80015d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015c0:	f7ff fdf2 	bl	80011a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40022000 	.word	0x40022000

080015d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <HAL_InitTick+0x54>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_InitTick+0x58>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f000 f93b 	bl	800186a <HAL_SYSTICK_Config>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00e      	b.n	800161c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b0f      	cmp	r3, #15
 8001602:	d80a      	bhi.n	800161a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f000 f903 	bl	8001816 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001610:	4a06      	ldr	r2, [pc, #24]	; (800162c <HAL_InitTick+0x5c>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	e000      	b.n	800161c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
}
 800161c:	4618      	mov	r0, r3
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000008 	.word	0x20000008
 8001628:	20000038 	.word	0x20000038
 800162c:	20000034 	.word	0x20000034

08001630 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <HAL_IncTick+0x1c>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	4b05      	ldr	r3, [pc, #20]	; (8001650 <HAL_IncTick+0x20>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4413      	add	r3, r2
 8001640:	4a03      	ldr	r2, [pc, #12]	; (8001650 <HAL_IncTick+0x20>)
 8001642:	6013      	str	r3, [r2, #0]
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	20000038 	.word	0x20000038
 8001650:	20000220 	.word	0x20000220

08001654 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  return uwTick;
 8001658:	4b02      	ldr	r3, [pc, #8]	; (8001664 <HAL_GetTick+0x10>)
 800165a:	681b      	ldr	r3, [r3, #0]
}
 800165c:	4618      	mov	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	20000220 	.word	0x20000220

08001668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <__NVIC_SetPriorityGrouping+0x44>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001684:	4013      	ands	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800169a:	4a04      	ldr	r2, [pc, #16]	; (80016ac <__NVIC_SetPriorityGrouping+0x44>)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	60d3      	str	r3, [r2, #12]
}
 80016a0:	bf00      	nop
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b4:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <__NVIC_GetPriorityGrouping+0x18>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	f003 0307 	and.w	r3, r3, #7
}
 80016be:	4618      	mov	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db0b      	blt.n	80016f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	f003 021f 	and.w	r2, r3, #31
 80016e4:	4906      	ldr	r1, [pc, #24]	; (8001700 <__NVIC_EnableIRQ+0x34>)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	2001      	movs	r0, #1
 80016ee:	fa00 f202 	lsl.w	r2, r0, r2
 80016f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr
 8001700:	e000e100 	.word	0xe000e100

08001704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	db0a      	blt.n	800172e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	490c      	ldr	r1, [pc, #48]	; (8001750 <__NVIC_SetPriority+0x4c>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	0112      	lsls	r2, r2, #4
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	440b      	add	r3, r1
 8001728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800172c:	e00a      	b.n	8001744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	b2da      	uxtb	r2, r3
 8001732:	4908      	ldr	r1, [pc, #32]	; (8001754 <__NVIC_SetPriority+0x50>)
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	f003 030f 	and.w	r3, r3, #15
 800173a:	3b04      	subs	r3, #4
 800173c:	0112      	lsls	r2, r2, #4
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	440b      	add	r3, r1
 8001742:	761a      	strb	r2, [r3, #24]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000e100 	.word	0xe000e100
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	f1c3 0307 	rsb	r3, r3, #7
 8001772:	2b04      	cmp	r3, #4
 8001774:	bf28      	it	cs
 8001776:	2304      	movcs	r3, #4
 8001778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3304      	adds	r3, #4
 800177e:	2b06      	cmp	r3, #6
 8001780:	d902      	bls.n	8001788 <NVIC_EncodePriority+0x30>
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3b03      	subs	r3, #3
 8001786:	e000      	b.n	800178a <NVIC_EncodePriority+0x32>
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800178c:	f04f 32ff 	mov.w	r2, #4294967295
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43da      	mvns	r2, r3
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	401a      	ands	r2, r3
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a0:	f04f 31ff 	mov.w	r1, #4294967295
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa01 f303 	lsl.w	r3, r1, r3
 80017aa:	43d9      	mvns	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b0:	4313      	orrs	r3, r2
         );
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3724      	adds	r7, #36	; 0x24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017cc:	d301      	bcc.n	80017d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ce:	2301      	movs	r3, #1
 80017d0:	e00f      	b.n	80017f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d2:	4a0a      	ldr	r2, [pc, #40]	; (80017fc <SysTick_Config+0x40>)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017da:	210f      	movs	r1, #15
 80017dc:	f04f 30ff 	mov.w	r0, #4294967295
 80017e0:	f7ff ff90 	bl	8001704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <SysTick_Config+0x40>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ea:	4b04      	ldr	r3, [pc, #16]	; (80017fc <SysTick_Config+0x40>)
 80017ec:	2207      	movs	r2, #7
 80017ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	e000e010 	.word	0xe000e010

08001800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff ff2d 	bl	8001668 <__NVIC_SetPriorityGrouping>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001816:	b580      	push	{r7, lr}
 8001818:	b086      	sub	sp, #24
 800181a:	af00      	add	r7, sp, #0
 800181c:	4603      	mov	r3, r0
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	607a      	str	r2, [r7, #4]
 8001822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001828:	f7ff ff42 	bl	80016b0 <__NVIC_GetPriorityGrouping>
 800182c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	68b9      	ldr	r1, [r7, #8]
 8001832:	6978      	ldr	r0, [r7, #20]
 8001834:	f7ff ff90 	bl	8001758 <NVIC_EncodePriority>
 8001838:	4602      	mov	r2, r0
 800183a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff5f 	bl	8001704 <__NVIC_SetPriority>
}
 8001846:	bf00      	nop
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	4603      	mov	r3, r0
 8001856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff35 	bl	80016cc <__NVIC_EnableIRQ>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ffa2 	bl	80017bc <SysTick_Config>
 8001878:	4603      	mov	r3, r0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001884:	b480      	push	{r7}
 8001886:	b08b      	sub	sp, #44	; 0x2c
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800188e:	2300      	movs	r3, #0
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001896:	e148      	b.n	8001b2a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001898:	2201      	movs	r2, #1
 800189a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	f040 8137 	bne.w	8001b24 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4aa3      	ldr	r2, [pc, #652]	; (8001b48 <HAL_GPIO_Init+0x2c4>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d05e      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018c0:	4aa1      	ldr	r2, [pc, #644]	; (8001b48 <HAL_GPIO_Init+0x2c4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d875      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018c6:	4aa1      	ldr	r2, [pc, #644]	; (8001b4c <HAL_GPIO_Init+0x2c8>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d058      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018cc:	4a9f      	ldr	r2, [pc, #636]	; (8001b4c <HAL_GPIO_Init+0x2c8>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d86f      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018d2:	4a9f      	ldr	r2, [pc, #636]	; (8001b50 <HAL_GPIO_Init+0x2cc>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d052      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018d8:	4a9d      	ldr	r2, [pc, #628]	; (8001b50 <HAL_GPIO_Init+0x2cc>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d869      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018de:	4a9d      	ldr	r2, [pc, #628]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d04c      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018e4:	4a9b      	ldr	r2, [pc, #620]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d863      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018ea:	4a9b      	ldr	r2, [pc, #620]	; (8001b58 <HAL_GPIO_Init+0x2d4>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d046      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018f0:	4a99      	ldr	r2, [pc, #612]	; (8001b58 <HAL_GPIO_Init+0x2d4>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d85d      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018f6:	2b12      	cmp	r3, #18
 80018f8:	d82a      	bhi.n	8001950 <HAL_GPIO_Init+0xcc>
 80018fa:	2b12      	cmp	r3, #18
 80018fc:	d859      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018fe:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <HAL_GPIO_Init+0x80>)
 8001900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001904:	0800197f 	.word	0x0800197f
 8001908:	08001959 	.word	0x08001959
 800190c:	0800196b 	.word	0x0800196b
 8001910:	080019ad 	.word	0x080019ad
 8001914:	080019b3 	.word	0x080019b3
 8001918:	080019b3 	.word	0x080019b3
 800191c:	080019b3 	.word	0x080019b3
 8001920:	080019b3 	.word	0x080019b3
 8001924:	080019b3 	.word	0x080019b3
 8001928:	080019b3 	.word	0x080019b3
 800192c:	080019b3 	.word	0x080019b3
 8001930:	080019b3 	.word	0x080019b3
 8001934:	080019b3 	.word	0x080019b3
 8001938:	080019b3 	.word	0x080019b3
 800193c:	080019b3 	.word	0x080019b3
 8001940:	080019b3 	.word	0x080019b3
 8001944:	080019b3 	.word	0x080019b3
 8001948:	08001961 	.word	0x08001961
 800194c:	08001975 	.word	0x08001975
 8001950:	4a82      	ldr	r2, [pc, #520]	; (8001b5c <HAL_GPIO_Init+0x2d8>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d013      	beq.n	800197e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001956:	e02c      	b.n	80019b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	623b      	str	r3, [r7, #32]
          break;
 800195e:	e029      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	3304      	adds	r3, #4
 8001966:	623b      	str	r3, [r7, #32]
          break;
 8001968:	e024      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	3308      	adds	r3, #8
 8001970:	623b      	str	r3, [r7, #32]
          break;
 8001972:	e01f      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	330c      	adds	r3, #12
 800197a:	623b      	str	r3, [r7, #32]
          break;
 800197c:	e01a      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d102      	bne.n	800198c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001986:	2304      	movs	r3, #4
 8001988:	623b      	str	r3, [r7, #32]
          break;
 800198a:	e013      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d105      	bne.n	80019a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001994:	2308      	movs	r3, #8
 8001996:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69fa      	ldr	r2, [r7, #28]
 800199c:	611a      	str	r2, [r3, #16]
          break;
 800199e:	e009      	b.n	80019b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a0:	2308      	movs	r3, #8
 80019a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69fa      	ldr	r2, [r7, #28]
 80019a8:	615a      	str	r2, [r3, #20]
          break;
 80019aa:	e003      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
          break;
 80019b0:	e000      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          break;
 80019b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2bff      	cmp	r3, #255	; 0xff
 80019b8:	d801      	bhi.n	80019be <HAL_GPIO_Init+0x13a>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	e001      	b.n	80019c2 <HAL_GPIO_Init+0x13e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3304      	adds	r3, #4
 80019c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	2bff      	cmp	r3, #255	; 0xff
 80019c8:	d802      	bhi.n	80019d0 <HAL_GPIO_Init+0x14c>
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	e002      	b.n	80019d6 <HAL_GPIO_Init+0x152>
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	3b08      	subs	r3, #8
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	210f      	movs	r1, #15
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	fa01 f303 	lsl.w	r3, r1, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	401a      	ands	r2, r3
 80019e8:	6a39      	ldr	r1, [r7, #32]
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	fa01 f303 	lsl.w	r3, r1, r3
 80019f0:	431a      	orrs	r2, r3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8090 	beq.w	8001b24 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a04:	4b56      	ldr	r3, [pc, #344]	; (8001b60 <HAL_GPIO_Init+0x2dc>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a55      	ldr	r2, [pc, #340]	; (8001b60 <HAL_GPIO_Init+0x2dc>)
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b53      	ldr	r3, [pc, #332]	; (8001b60 <HAL_GPIO_Init+0x2dc>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a1c:	4a51      	ldr	r2, [pc, #324]	; (8001b64 <HAL_GPIO_Init+0x2e0>)
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	3302      	adds	r3, #2
 8001a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	220f      	movs	r2, #15
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a49      	ldr	r2, [pc, #292]	; (8001b68 <HAL_GPIO_Init+0x2e4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d00d      	beq.n	8001a64 <HAL_GPIO_Init+0x1e0>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a48      	ldr	r2, [pc, #288]	; (8001b6c <HAL_GPIO_Init+0x2e8>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d007      	beq.n	8001a60 <HAL_GPIO_Init+0x1dc>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a47      	ldr	r2, [pc, #284]	; (8001b70 <HAL_GPIO_Init+0x2ec>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d101      	bne.n	8001a5c <HAL_GPIO_Init+0x1d8>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	e004      	b.n	8001a66 <HAL_GPIO_Init+0x1e2>
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e002      	b.n	8001a66 <HAL_GPIO_Init+0x1e2>
 8001a60:	2301      	movs	r3, #1
 8001a62:	e000      	b.n	8001a66 <HAL_GPIO_Init+0x1e2>
 8001a64:	2300      	movs	r3, #0
 8001a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a68:	f002 0203 	and.w	r2, r2, #3
 8001a6c:	0092      	lsls	r2, r2, #2
 8001a6e:	4093      	lsls	r3, r2
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a76:	493b      	ldr	r1, [pc, #236]	; (8001b64 <HAL_GPIO_Init+0x2e0>)
 8001a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7a:	089b      	lsrs	r3, r3, #2
 8001a7c:	3302      	adds	r3, #2
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d006      	beq.n	8001a9e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a90:	4b38      	ldr	r3, [pc, #224]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001a92:	689a      	ldr	r2, [r3, #8]
 8001a94:	4937      	ldr	r1, [pc, #220]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	608b      	str	r3, [r1, #8]
 8001a9c:	e006      	b.n	8001aac <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a9e:	4b35      	ldr	r3, [pc, #212]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	4933      	ldr	r1, [pc, #204]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d006      	beq.n	8001ac6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001aba:	68da      	ldr	r2, [r3, #12]
 8001abc:	492d      	ldr	r1, [pc, #180]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	60cb      	str	r3, [r1, #12]
 8001ac4:	e006      	b.n	8001ad4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001ac8:	68da      	ldr	r2, [r3, #12]
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	4929      	ldr	r1, [pc, #164]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d006      	beq.n	8001aee <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ae0:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	4923      	ldr	r1, [pc, #140]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001ae6:	69bb      	ldr	r3, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	604b      	str	r3, [r1, #4]
 8001aec:	e006      	b.n	8001afc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	43db      	mvns	r3, r3
 8001af6:	491f      	ldr	r1, [pc, #124]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001af8:	4013      	ands	r3, r2
 8001afa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d006      	beq.n	8001b16 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b08:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	4919      	ldr	r1, [pc, #100]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
 8001b14:	e006      	b.n	8001b24 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	43db      	mvns	r3, r3
 8001b1e:	4915      	ldr	r1, [pc, #84]	; (8001b74 <HAL_GPIO_Init+0x2f0>)
 8001b20:	4013      	ands	r3, r2
 8001b22:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	3301      	adds	r3, #1
 8001b28:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	fa22 f303 	lsr.w	r3, r2, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f47f aeaf 	bne.w	8001898 <HAL_GPIO_Init+0x14>
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	bf00      	nop
 8001b3e:	372c      	adds	r7, #44	; 0x2c
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	10320000 	.word	0x10320000
 8001b4c:	10310000 	.word	0x10310000
 8001b50:	10220000 	.word	0x10220000
 8001b54:	10210000 	.word	0x10210000
 8001b58:	10120000 	.word	0x10120000
 8001b5c:	10110000 	.word	0x10110000
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40010000 	.word	0x40010000
 8001b68:	40010800 	.word	0x40010800
 8001b6c:	40010c00 	.word	0x40010c00
 8001b70:	40011000 	.word	0x40011000
 8001b74:	40010400 	.word	0x40010400

08001b78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	887b      	ldrh	r3, [r7, #2]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d002      	beq.n	8001b96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b90:	2301      	movs	r3, #1
 8001b92:	73fb      	strb	r3, [r7, #15]
 8001b94:	e001      	b.n	8001b9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b96:	2300      	movs	r3, #0
 8001b98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	807b      	strh	r3, [r7, #2]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bb6:	787b      	ldrb	r3, [r7, #1]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bbc:	887a      	ldrh	r2, [r7, #2]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bc2:	e003      	b.n	8001bcc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	041a      	lsls	r2, r3, #16
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	611a      	str	r2, [r3, #16]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001be8:	887a      	ldrh	r2, [r7, #2]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	041a      	lsls	r2, r3, #16
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	887b      	ldrh	r3, [r7, #2]
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	611a      	str	r2, [r3, #16]
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e26c      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8087 	beq.w	8001d36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c28:	4b92      	ldr	r3, [pc, #584]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 030c 	and.w	r3, r3, #12
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d00c      	beq.n	8001c4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c34:	4b8f      	ldr	r3, [pc, #572]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d112      	bne.n	8001c66 <HAL_RCC_OscConfig+0x5e>
 8001c40:	4b8c      	ldr	r3, [pc, #560]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c4c:	d10b      	bne.n	8001c66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c4e:	4b89      	ldr	r3, [pc, #548]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d06c      	beq.n	8001d34 <HAL_RCC_OscConfig+0x12c>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d168      	bne.n	8001d34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e246      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6e:	d106      	bne.n	8001c7e <HAL_RCC_OscConfig+0x76>
 8001c70:	4b80      	ldr	r3, [pc, #512]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a7f      	ldr	r2, [pc, #508]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	e02e      	b.n	8001cdc <HAL_RCC_OscConfig+0xd4>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x98>
 8001c86:	4b7b      	ldr	r3, [pc, #492]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a7a      	ldr	r2, [pc, #488]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b78      	ldr	r3, [pc, #480]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a77      	ldr	r2, [pc, #476]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001c98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e01d      	b.n	8001cdc <HAL_RCC_OscConfig+0xd4>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0xbc>
 8001caa:	4b72      	ldr	r3, [pc, #456]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a71      	ldr	r2, [pc, #452]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	4b6f      	ldr	r3, [pc, #444]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a6e      	ldr	r2, [pc, #440]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0xd4>
 8001cc4:	4b6b      	ldr	r3, [pc, #428]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a6a      	ldr	r2, [pc, #424]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b68      	ldr	r3, [pc, #416]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a67      	ldr	r2, [pc, #412]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce4:	f7ff fcb6 	bl	8001654 <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cec:	f7ff fcb2 	bl	8001654 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b64      	cmp	r3, #100	; 0x64
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e1fa      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfe:	4b5d      	ldr	r3, [pc, #372]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0xe4>
 8001d0a:	e014      	b.n	8001d36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0c:	f7ff fca2 	bl	8001654 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d14:	f7ff fc9e 	bl	8001654 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e1e6      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d26:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x10c>
 8001d32:	e000      	b.n	8001d36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d063      	beq.n	8001e0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d42:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00b      	beq.n	8001d66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d4e:	4b49      	ldr	r3, [pc, #292]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 030c 	and.w	r3, r3, #12
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d11c      	bne.n	8001d94 <HAL_RCC_OscConfig+0x18c>
 8001d5a:	4b46      	ldr	r3, [pc, #280]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d116      	bne.n	8001d94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d66:	4b43      	ldr	r3, [pc, #268]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <HAL_RCC_OscConfig+0x176>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d001      	beq.n	8001d7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e1ba      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d7e:	4b3d      	ldr	r3, [pc, #244]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	4939      	ldr	r1, [pc, #228]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d92:	e03a      	b.n	8001e0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d020      	beq.n	8001dde <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d9c:	4b36      	ldr	r3, [pc, #216]	; (8001e78 <HAL_RCC_OscConfig+0x270>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da2:	f7ff fc57 	bl	8001654 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001daa:	f7ff fc53 	bl	8001654 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e19b      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dbc:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0f0      	beq.n	8001daa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc8:	4b2a      	ldr	r3, [pc, #168]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	695b      	ldr	r3, [r3, #20]
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	4927      	ldr	r1, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	600b      	str	r3, [r1, #0]
 8001ddc:	e015      	b.n	8001e0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dde:	4b26      	ldr	r3, [pc, #152]	; (8001e78 <HAL_RCC_OscConfig+0x270>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de4:	f7ff fc36 	bl	8001654 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dec:	f7ff fc32 	bl	8001654 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e17a      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f0      	bne.n	8001dec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d03a      	beq.n	8001e8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d019      	beq.n	8001e52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e1e:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_RCC_OscConfig+0x274>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e24:	f7ff fc16 	bl	8001654 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e2c:	f7ff fc12 	bl	8001654 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e15a      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f0      	beq.n	8001e2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	f000 fa9a 	bl	8002384 <RCC_Delay>
 8001e50:	e01c      	b.n	8001e8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e52:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <HAL_RCC_OscConfig+0x274>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e58:	f7ff fbfc 	bl	8001654 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e5e:	e00f      	b.n	8001e80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e60:	f7ff fbf8 	bl	8001654 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d908      	bls.n	8001e80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e140      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
 8001e72:	bf00      	nop
 8001e74:	40021000 	.word	0x40021000
 8001e78:	42420000 	.word	0x42420000
 8001e7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e80:	4b9e      	ldr	r3, [pc, #632]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1e9      	bne.n	8001e60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80a6 	beq.w	8001fe6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e9e:	4b97      	ldr	r3, [pc, #604]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d10d      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	4b94      	ldr	r3, [pc, #592]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	4a93      	ldr	r2, [pc, #588]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	61d3      	str	r3, [r2, #28]
 8001eb6:	4b91      	ldr	r3, [pc, #580]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec6:	4b8e      	ldr	r3, [pc, #568]	; (8002100 <HAL_RCC_OscConfig+0x4f8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d118      	bne.n	8001f04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ed2:	4b8b      	ldr	r3, [pc, #556]	; (8002100 <HAL_RCC_OscConfig+0x4f8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a8a      	ldr	r2, [pc, #552]	; (8002100 <HAL_RCC_OscConfig+0x4f8>)
 8001ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ede:	f7ff fbb9 	bl	8001654 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ee6:	f7ff fbb5 	bl	8001654 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b64      	cmp	r3, #100	; 0x64
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e0fd      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	4b81      	ldr	r3, [pc, #516]	; (8002100 <HAL_RCC_OscConfig+0x4f8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0f0      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d106      	bne.n	8001f1a <HAL_RCC_OscConfig+0x312>
 8001f0c:	4b7b      	ldr	r3, [pc, #492]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	4a7a      	ldr	r2, [pc, #488]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	6213      	str	r3, [r2, #32]
 8001f18:	e02d      	b.n	8001f76 <HAL_RCC_OscConfig+0x36e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10c      	bne.n	8001f3c <HAL_RCC_OscConfig+0x334>
 8001f22:	4b76      	ldr	r3, [pc, #472]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	6a1b      	ldr	r3, [r3, #32]
 8001f26:	4a75      	ldr	r2, [pc, #468]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f28:	f023 0301 	bic.w	r3, r3, #1
 8001f2c:	6213      	str	r3, [r2, #32]
 8001f2e:	4b73      	ldr	r3, [pc, #460]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	4a72      	ldr	r2, [pc, #456]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f34:	f023 0304 	bic.w	r3, r3, #4
 8001f38:	6213      	str	r3, [r2, #32]
 8001f3a:	e01c      	b.n	8001f76 <HAL_RCC_OscConfig+0x36e>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	2b05      	cmp	r3, #5
 8001f42:	d10c      	bne.n	8001f5e <HAL_RCC_OscConfig+0x356>
 8001f44:	4b6d      	ldr	r3, [pc, #436]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	4a6c      	ldr	r2, [pc, #432]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	6213      	str	r3, [r2, #32]
 8001f50:	4b6a      	ldr	r3, [pc, #424]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	4a69      	ldr	r2, [pc, #420]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6213      	str	r3, [r2, #32]
 8001f5c:	e00b      	b.n	8001f76 <HAL_RCC_OscConfig+0x36e>
 8001f5e:	4b67      	ldr	r3, [pc, #412]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	4a66      	ldr	r2, [pc, #408]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f64:	f023 0301 	bic.w	r3, r3, #1
 8001f68:	6213      	str	r3, [r2, #32]
 8001f6a:	4b64      	ldr	r3, [pc, #400]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
 8001f6e:	4a63      	ldr	r2, [pc, #396]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f70:	f023 0304 	bic.w	r3, r3, #4
 8001f74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d015      	beq.n	8001faa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7e:	f7ff fb69 	bl	8001654 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f84:	e00a      	b.n	8001f9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f86:	f7ff fb65 	bl	8001654 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0ab      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f9c:	4b57      	ldr	r3, [pc, #348]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001f9e:	6a1b      	ldr	r3, [r3, #32]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0ee      	beq.n	8001f86 <HAL_RCC_OscConfig+0x37e>
 8001fa8:	e014      	b.n	8001fd4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001faa:	f7ff fb53 	bl	8001654 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fb0:	e00a      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb2:	f7ff fb4f 	bl	8001654 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e095      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc8:	4b4c      	ldr	r3, [pc, #304]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1ee      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fd4:	7dfb      	ldrb	r3, [r7, #23]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d105      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fda:	4b48      	ldr	r3, [pc, #288]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a47      	ldr	r2, [pc, #284]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001fe0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 8081 	beq.w	80020f2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff0:	4b42      	ldr	r3, [pc, #264]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 030c 	and.w	r3, r3, #12
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	d061      	beq.n	80020c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	69db      	ldr	r3, [r3, #28]
 8002000:	2b02      	cmp	r3, #2
 8002002:	d146      	bne.n	8002092 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002004:	4b3f      	ldr	r3, [pc, #252]	; (8002104 <HAL_RCC_OscConfig+0x4fc>)
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200a:	f7ff fb23 	bl	8001654 <HAL_GetTick>
 800200e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002010:	e008      	b.n	8002024 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002012:	f7ff fb1f 	bl	8001654 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e067      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002024:	4b35      	ldr	r3, [pc, #212]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1f0      	bne.n	8002012 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002038:	d108      	bne.n	800204c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800203a:	4b30      	ldr	r3, [pc, #192]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	492d      	ldr	r1, [pc, #180]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800204c:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a19      	ldr	r1, [r3, #32]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205c:	430b      	orrs	r3, r1
 800205e:	4927      	ldr	r1, [pc, #156]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002064:	4b27      	ldr	r3, [pc, #156]	; (8002104 <HAL_RCC_OscConfig+0x4fc>)
 8002066:	2201      	movs	r2, #1
 8002068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206a:	f7ff faf3 	bl	8001654 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002070:	e008      	b.n	8002084 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002072:	f7ff faef 	bl	8001654 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e037      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002084:	4b1d      	ldr	r3, [pc, #116]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0f0      	beq.n	8002072 <HAL_RCC_OscConfig+0x46a>
 8002090:	e02f      	b.n	80020f2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002092:	4b1c      	ldr	r3, [pc, #112]	; (8002104 <HAL_RCC_OscConfig+0x4fc>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002098:	f7ff fadc 	bl	8001654 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a0:	f7ff fad8 	bl	8001654 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e020      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b2:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x498>
 80020be:	e018      	b.n	80020f2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69db      	ldr	r3, [r3, #28]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d101      	bne.n	80020cc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e013      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020cc:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_RCC_OscConfig+0x4f4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d001      	beq.n	80020f2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3718      	adds	r7, #24
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000
 8002100:	40007000 	.word	0x40007000
 8002104:	42420060 	.word	0x42420060

08002108 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0d0      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800211c:	4b6a      	ldr	r3, [pc, #424]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d910      	bls.n	800214c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b67      	ldr	r3, [pc, #412]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 0207 	bic.w	r2, r3, #7
 8002132:	4965      	ldr	r1, [pc, #404]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b63      	ldr	r3, [pc, #396]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e0b8      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d020      	beq.n	800219a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d005      	beq.n	8002170 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002164:	4b59      	ldr	r3, [pc, #356]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4a58      	ldr	r2, [pc, #352]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 800216a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800216e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0308 	and.w	r3, r3, #8
 8002178:	2b00      	cmp	r3, #0
 800217a:	d005      	beq.n	8002188 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800217c:	4b53      	ldr	r3, [pc, #332]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	4a52      	ldr	r2, [pc, #328]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002182:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002186:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002188:	4b50      	ldr	r3, [pc, #320]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	494d      	ldr	r1, [pc, #308]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002196:	4313      	orrs	r3, r2
 8002198:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d040      	beq.n	8002228 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d107      	bne.n	80021be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ae:	4b47      	ldr	r3, [pc, #284]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d115      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e07f      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d107      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c6:	4b41      	ldr	r3, [pc, #260]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d109      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e073      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d6:	4b3d      	ldr	r3, [pc, #244]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e06b      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021e6:	4b39      	ldr	r3, [pc, #228]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f023 0203 	bic.w	r2, r3, #3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	4936      	ldr	r1, [pc, #216]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021f8:	f7ff fa2c 	bl	8001654 <HAL_GetTick>
 80021fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021fe:	e00a      	b.n	8002216 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002200:	f7ff fa28 	bl	8001654 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f241 3288 	movw	r2, #5000	; 0x1388
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e053      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002216:	4b2d      	ldr	r3, [pc, #180]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 020c 	and.w	r2, r3, #12
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	429a      	cmp	r2, r3
 8002226:	d1eb      	bne.n	8002200 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002228:	4b27      	ldr	r3, [pc, #156]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	683a      	ldr	r2, [r7, #0]
 8002232:	429a      	cmp	r2, r3
 8002234:	d210      	bcs.n	8002258 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002236:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 0207 	bic.w	r2, r3, #7
 800223e:	4922      	ldr	r1, [pc, #136]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	4313      	orrs	r3, r2
 8002244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002246:	4b20      	ldr	r3, [pc, #128]	; (80022c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d001      	beq.n	8002258 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e032      	b.n	80022be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d008      	beq.n	8002276 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002264:	4b19      	ldr	r3, [pc, #100]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4916      	ldr	r1, [pc, #88]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	4313      	orrs	r3, r2
 8002274:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0308 	and.w	r3, r3, #8
 800227e:	2b00      	cmp	r3, #0
 8002280:	d009      	beq.n	8002296 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002282:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	490e      	ldr	r1, [pc, #56]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 8002292:	4313      	orrs	r3, r2
 8002294:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002296:	f000 f821 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 800229a:	4602      	mov	r2, r0
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	490a      	ldr	r1, [pc, #40]	; (80022d0 <HAL_RCC_ClockConfig+0x1c8>)
 80022a8:	5ccb      	ldrb	r3, [r1, r3]
 80022aa:	fa22 f303 	lsr.w	r3, r2, r3
 80022ae:	4a09      	ldr	r2, [pc, #36]	; (80022d4 <HAL_RCC_ClockConfig+0x1cc>)
 80022b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80022b2:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_RCC_ClockConfig+0x1d0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff f98a 	bl	80015d0 <HAL_InitTick>

  return HAL_OK;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40022000 	.word	0x40022000
 80022cc:	40021000 	.word	0x40021000
 80022d0:	08002be8 	.word	0x08002be8
 80022d4:	20000008 	.word	0x20000008
 80022d8:	20000034 	.word	0x20000034

080022dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	b087      	sub	sp, #28
 80022e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	2300      	movs	r3, #0
 80022f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022f6:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <HAL_RCC_GetSysClockFreq+0x94>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	2b04      	cmp	r3, #4
 8002304:	d002      	beq.n	800230c <HAL_RCC_GetSysClockFreq+0x30>
 8002306:	2b08      	cmp	r3, #8
 8002308:	d003      	beq.n	8002312 <HAL_RCC_GetSysClockFreq+0x36>
 800230a:	e027      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800230c:	4b19      	ldr	r3, [pc, #100]	; (8002374 <HAL_RCC_GetSysClockFreq+0x98>)
 800230e:	613b      	str	r3, [r7, #16]
      break;
 8002310:	e027      	b.n	8002362 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	0c9b      	lsrs	r3, r3, #18
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	4a17      	ldr	r2, [pc, #92]	; (8002378 <HAL_RCC_GetSysClockFreq+0x9c>)
 800231c:	5cd3      	ldrb	r3, [r2, r3]
 800231e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d010      	beq.n	800234c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800232a:	4b11      	ldr	r3, [pc, #68]	; (8002370 <HAL_RCC_GetSysClockFreq+0x94>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	0c5b      	lsrs	r3, r3, #17
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	4a11      	ldr	r2, [pc, #68]	; (800237c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002336:	5cd3      	ldrb	r3, [r2, r3]
 8002338:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <HAL_RCC_GetSysClockFreq+0x98>)
 800233e:	fb02 f203 	mul.w	r2, r2, r3
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	fbb2 f3f3 	udiv	r3, r2, r3
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	e004      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a0c      	ldr	r2, [pc, #48]	; (8002380 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002350:	fb02 f303 	mul.w	r3, r2, r3
 8002354:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	613b      	str	r3, [r7, #16]
      break;
 800235a:	e002      	b.n	8002362 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <HAL_RCC_GetSysClockFreq+0x98>)
 800235e:	613b      	str	r3, [r7, #16]
      break;
 8002360:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002362:	693b      	ldr	r3, [r7, #16]
}
 8002364:	4618      	mov	r0, r3
 8002366:	371c      	adds	r7, #28
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	007a1200 	.word	0x007a1200
 8002378:	08002bf8 	.word	0x08002bf8
 800237c:	08002c08 	.word	0x08002c08
 8002380:	003d0900 	.word	0x003d0900

08002384 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800238c:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <RCC_Delay+0x34>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <RCC_Delay+0x38>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	0a5b      	lsrs	r3, r3, #9
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	fb02 f303 	mul.w	r3, r2, r3
 800239e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80023a0:	bf00      	nop
  }
  while (Delay --);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1e5a      	subs	r2, r3, #1
 80023a6:	60fa      	str	r2, [r7, #12]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1f9      	bne.n	80023a0 <RCC_Delay+0x1c>
}
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	20000008 	.word	0x20000008
 80023bc:	10624dd3 	.word	0x10624dd3

080023c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e041      	b.n	8002456 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe ff10 	bl	800120c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2202      	movs	r2, #2
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3304      	adds	r3, #4
 80023fc:	4619      	mov	r1, r3
 80023fe:	4610      	mov	r0, r2
 8002400:	f000 fa56 	bl	80028b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b01      	cmp	r3, #1
 8002472:	d001      	beq.n	8002478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e035      	b.n	80024e4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2202      	movs	r2, #2
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0201 	orr.w	r2, r2, #1
 800248e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a16      	ldr	r2, [pc, #88]	; (80024f0 <HAL_TIM_Base_Start_IT+0x90>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d009      	beq.n	80024ae <HAL_TIM_Base_Start_IT+0x4e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a2:	d004      	beq.n	80024ae <HAL_TIM_Base_Start_IT+0x4e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a12      	ldr	r2, [pc, #72]	; (80024f4 <HAL_TIM_Base_Start_IT+0x94>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d111      	bne.n	80024d2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 0307 	and.w	r3, r3, #7
 80024b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2b06      	cmp	r3, #6
 80024be:	d010      	beq.n	80024e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024d0:	e007      	b.n	80024e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0201 	orr.w	r2, r2, #1
 80024e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3714      	adds	r7, #20
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	40012c00 	.word	0x40012c00
 80024f4:	40000400 	.word	0x40000400

080024f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d020      	beq.n	800255c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d01b      	beq.n	800255c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0202 	mvn.w	r2, #2
 800252c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f998 	bl	8002878 <HAL_TIM_IC_CaptureCallback>
 8002548:	e005      	b.n	8002556 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f98b 	bl	8002866 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f99a 	bl	800288a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f003 0304 	and.w	r3, r3, #4
 8002562:	2b00      	cmp	r3, #0
 8002564:	d020      	beq.n	80025a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f003 0304 	and.w	r3, r3, #4
 800256c:	2b00      	cmp	r3, #0
 800256e:	d01b      	beq.n	80025a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0204 	mvn.w	r2, #4
 8002578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2202      	movs	r2, #2
 800257e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f972 	bl	8002878 <HAL_TIM_IC_CaptureCallback>
 8002594:	e005      	b.n	80025a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f965 	bl	8002866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f974 	bl	800288a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d020      	beq.n	80025f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f003 0308 	and.w	r3, r3, #8
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d01b      	beq.n	80025f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f06f 0208 	mvn.w	r2, #8
 80025c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2204      	movs	r2, #4
 80025ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f94c 	bl	8002878 <HAL_TIM_IC_CaptureCallback>
 80025e0:	e005      	b.n	80025ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f93f 	bl	8002866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f94e 	bl	800288a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f003 0310 	and.w	r3, r3, #16
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d020      	beq.n	8002640 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f003 0310 	and.w	r3, r3, #16
 8002604:	2b00      	cmp	r3, #0
 8002606:	d01b      	beq.n	8002640 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f06f 0210 	mvn.w	r2, #16
 8002610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2208      	movs	r2, #8
 8002616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 f926 	bl	8002878 <HAL_TIM_IC_CaptureCallback>
 800262c:	e005      	b.n	800263a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f919 	bl	8002866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f928 	bl	800288a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00c      	beq.n	8002664 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f06f 0201 	mvn.w	r2, #1
 800265c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fe fd7e 	bl	8001160 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00c      	beq.n	8002688 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002674:	2b00      	cmp	r3, #0
 8002676:	d007      	beq.n	8002688 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 fa6f 	bl	8002b66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00c      	beq.n	80026ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002698:	2b00      	cmp	r3, #0
 800269a:	d007      	beq.n	80026ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8f8 	bl	800289c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f003 0320 	and.w	r3, r3, #32
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f003 0320 	and.w	r3, r3, #32
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f06f 0220 	mvn.w	r2, #32
 80026c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 fa42 	bl	8002b54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026d0:	bf00      	nop
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026e2:	2300      	movs	r3, #0
 80026e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <HAL_TIM_ConfigClockSource+0x1c>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e0b4      	b.n	800285e <HAL_TIM_ConfigClockSource+0x186>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2202      	movs	r2, #2
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800271a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800272c:	d03e      	beq.n	80027ac <HAL_TIM_ConfigClockSource+0xd4>
 800272e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002732:	f200 8087 	bhi.w	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 8002736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800273a:	f000 8086 	beq.w	800284a <HAL_TIM_ConfigClockSource+0x172>
 800273e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002742:	d87f      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 8002744:	2b70      	cmp	r3, #112	; 0x70
 8002746:	d01a      	beq.n	800277e <HAL_TIM_ConfigClockSource+0xa6>
 8002748:	2b70      	cmp	r3, #112	; 0x70
 800274a:	d87b      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 800274c:	2b60      	cmp	r3, #96	; 0x60
 800274e:	d050      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x11a>
 8002750:	2b60      	cmp	r3, #96	; 0x60
 8002752:	d877      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 8002754:	2b50      	cmp	r3, #80	; 0x50
 8002756:	d03c      	beq.n	80027d2 <HAL_TIM_ConfigClockSource+0xfa>
 8002758:	2b50      	cmp	r3, #80	; 0x50
 800275a:	d873      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 800275c:	2b40      	cmp	r3, #64	; 0x40
 800275e:	d058      	beq.n	8002812 <HAL_TIM_ConfigClockSource+0x13a>
 8002760:	2b40      	cmp	r3, #64	; 0x40
 8002762:	d86f      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 8002764:	2b30      	cmp	r3, #48	; 0x30
 8002766:	d064      	beq.n	8002832 <HAL_TIM_ConfigClockSource+0x15a>
 8002768:	2b30      	cmp	r3, #48	; 0x30
 800276a:	d86b      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 800276c:	2b20      	cmp	r3, #32
 800276e:	d060      	beq.n	8002832 <HAL_TIM_ConfigClockSource+0x15a>
 8002770:	2b20      	cmp	r3, #32
 8002772:	d867      	bhi.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
 8002774:	2b00      	cmp	r3, #0
 8002776:	d05c      	beq.n	8002832 <HAL_TIM_ConfigClockSource+0x15a>
 8002778:	2b10      	cmp	r3, #16
 800277a:	d05a      	beq.n	8002832 <HAL_TIM_ConfigClockSource+0x15a>
 800277c:	e062      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	6899      	ldr	r1, [r3, #8]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f000 f96a 	bl	8002a66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80027a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	609a      	str	r2, [r3, #8]
      break;
 80027aa:	e04f      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6818      	ldr	r0, [r3, #0]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	6899      	ldr	r1, [r3, #8]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	f000 f953 	bl	8002a66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027ce:	609a      	str	r2, [r3, #8]
      break;
 80027d0:	e03c      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6818      	ldr	r0, [r3, #0]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	6859      	ldr	r1, [r3, #4]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	461a      	mov	r2, r3
 80027e0:	f000 f8ca 	bl	8002978 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2150      	movs	r1, #80	; 0x50
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 f921 	bl	8002a32 <TIM_ITRx_SetConfig>
      break;
 80027f0:	e02c      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	6859      	ldr	r1, [r3, #4]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	461a      	mov	r2, r3
 8002800:	f000 f8e8 	bl	80029d4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2160      	movs	r1, #96	; 0x60
 800280a:	4618      	mov	r0, r3
 800280c:	f000 f911 	bl	8002a32 <TIM_ITRx_SetConfig>
      break;
 8002810:	e01c      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6818      	ldr	r0, [r3, #0]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	6859      	ldr	r1, [r3, #4]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	461a      	mov	r2, r3
 8002820:	f000 f8aa 	bl	8002978 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2140      	movs	r1, #64	; 0x40
 800282a:	4618      	mov	r0, r3
 800282c:	f000 f901 	bl	8002a32 <TIM_ITRx_SetConfig>
      break;
 8002830:	e00c      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4619      	mov	r1, r3
 800283c:	4610      	mov	r0, r2
 800283e:	f000 f8f8 	bl	8002a32 <TIM_ITRx_SetConfig>
      break;
 8002842:	e003      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
      break;
 8002848:	e000      	b.n	800284c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800284a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800285c:	7bfb      	ldrb	r3, [r7, #15]
}
 800285e:	4618      	mov	r0, r3
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr

0800288a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr

0800289c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
	...

080028b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a2b      	ldr	r2, [pc, #172]	; (8002970 <TIM_Base_SetConfig+0xc0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d007      	beq.n	80028d8 <TIM_Base_SetConfig+0x28>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ce:	d003      	beq.n	80028d8 <TIM_Base_SetConfig+0x28>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a28      	ldr	r2, [pc, #160]	; (8002974 <TIM_Base_SetConfig+0xc4>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d108      	bne.n	80028ea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a20      	ldr	r2, [pc, #128]	; (8002970 <TIM_Base_SetConfig+0xc0>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d007      	beq.n	8002902 <TIM_Base_SetConfig+0x52>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f8:	d003      	beq.n	8002902 <TIM_Base_SetConfig+0x52>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a1d      	ldr	r2, [pc, #116]	; (8002974 <TIM_Base_SetConfig+0xc4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d108      	bne.n	8002914 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002908:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	4313      	orrs	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a0d      	ldr	r2, [pc, #52]	; (8002970 <TIM_Base_SetConfig+0xc0>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d103      	bne.n	8002948 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	691a      	ldr	r2, [r3, #16]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	f023 0201 	bic.w	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	611a      	str	r2, [r3, #16]
  }
}
 8002966:	bf00      	nop
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	40012c00 	.word	0x40012c00
 8002974:	40000400 	.word	0x40000400

08002978 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	f023 0201 	bic.w	r2, r3, #1
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	011b      	lsls	r3, r3, #4
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f023 030a 	bic.w	r3, r3, #10
 80029b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	621a      	str	r2, [r3, #32]
}
 80029ca:	bf00      	nop
 80029cc:	371c      	adds	r7, #28
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	f023 0210 	bic.w	r2, r3, #16
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	031b      	lsls	r3, r3, #12
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	621a      	str	r2, [r3, #32]
}
 8002a28:	bf00      	nop
 8002a2a:	371c      	adds	r7, #28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr

08002a32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b085      	sub	sp, #20
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	f043 0307 	orr.w	r3, r3, #7
 8002a54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	609a      	str	r2, [r3, #8]
}
 8002a5c:	bf00      	nop
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b087      	sub	sp, #28
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	021a      	lsls	r2, r3, #8
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	431a      	orrs	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	609a      	str	r2, [r3, #8]
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d101      	bne.n	8002abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ab8:	2302      	movs	r3, #2
 8002aba:	e041      	b.n	8002b40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a14      	ldr	r2, [pc, #80]	; (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d009      	beq.n	8002b14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b08:	d004      	beq.n	8002b14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a10      	ldr	r2, [pc, #64]	; (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d10c      	bne.n	8002b2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40012c00 	.word	0x40012c00
 8002b50:	40000400 	.word	0x40000400

08002b54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <__libc_init_array>:
 8002b78:	b570      	push	{r4, r5, r6, lr}
 8002b7a:	2600      	movs	r6, #0
 8002b7c:	4d0c      	ldr	r5, [pc, #48]	; (8002bb0 <__libc_init_array+0x38>)
 8002b7e:	4c0d      	ldr	r4, [pc, #52]	; (8002bb4 <__libc_init_array+0x3c>)
 8002b80:	1b64      	subs	r4, r4, r5
 8002b82:	10a4      	asrs	r4, r4, #2
 8002b84:	42a6      	cmp	r6, r4
 8002b86:	d109      	bne.n	8002b9c <__libc_init_array+0x24>
 8002b88:	f000 f822 	bl	8002bd0 <_init>
 8002b8c:	2600      	movs	r6, #0
 8002b8e:	4d0a      	ldr	r5, [pc, #40]	; (8002bb8 <__libc_init_array+0x40>)
 8002b90:	4c0a      	ldr	r4, [pc, #40]	; (8002bbc <__libc_init_array+0x44>)
 8002b92:	1b64      	subs	r4, r4, r5
 8002b94:	10a4      	asrs	r4, r4, #2
 8002b96:	42a6      	cmp	r6, r4
 8002b98:	d105      	bne.n	8002ba6 <__libc_init_array+0x2e>
 8002b9a:	bd70      	pop	{r4, r5, r6, pc}
 8002b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ba0:	4798      	blx	r3
 8002ba2:	3601      	adds	r6, #1
 8002ba4:	e7ee      	b.n	8002b84 <__libc_init_array+0xc>
 8002ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002baa:	4798      	blx	r3
 8002bac:	3601      	adds	r6, #1
 8002bae:	e7f2      	b.n	8002b96 <__libc_init_array+0x1e>
 8002bb0:	08002c0c 	.word	0x08002c0c
 8002bb4:	08002c0c 	.word	0x08002c0c
 8002bb8:	08002c0c 	.word	0x08002c0c
 8002bbc:	08002c10 	.word	0x08002c10

08002bc0 <memset>:
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	4402      	add	r2, r0
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d100      	bne.n	8002bca <memset+0xa>
 8002bc8:	4770      	bx	lr
 8002bca:	f803 1b01 	strb.w	r1, [r3], #1
 8002bce:	e7f9      	b.n	8002bc4 <memset+0x4>

08002bd0 <_init>:
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	bf00      	nop
 8002bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bd6:	bc08      	pop	{r3}
 8002bd8:	469e      	mov	lr, r3
 8002bda:	4770      	bx	lr

08002bdc <_fini>:
 8002bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bde:	bf00      	nop
 8002be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002be2:	bc08      	pop	{r3}
 8002be4:	469e      	mov	lr, r3
 8002be6:	4770      	bx	lr
