12:07:34 DEBUG : Logs will be stored at 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/IDE.log'.
12:07:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\n\Desktop\PDP2023\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
12:07:41 INFO  : Registering command handlers for Vitis TCF services
12:07:41 INFO  : Platform repository initialization has completed.
12:07:46 INFO  : XSCT server has started successfully.
12:07:46 INFO  : Successfully done setting XSCT server connection channel  
12:07:46 INFO  : plnx-install-location is set to ''
12:07:46 INFO  : Successfully done query RDI_DATADIR 
12:07:46 INFO  : Successfully done setting workspace for the tool. 
13:17:16 INFO  : Result from executing command 'getProjects': design_2_wrapper
13:17:16 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
13:17:17 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:17:18 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
13:17:31 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
13:21:55 INFO  : No changes in MSS file content so sources will not be generated.
21:41:31 DEBUG : Logs will be stored at 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/IDE.log'.
21:41:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\n\Desktop\PDP2023\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
21:41:41 INFO  : Registering command handlers for Vitis TCF services
21:41:43 INFO  : Platform repository initialization has completed.
21:41:43 INFO  : XSCT server has started successfully.
21:41:43 INFO  : Successfully done setting XSCT server connection channel  
21:41:44 INFO  : plnx-install-location is set to ''
21:41:44 INFO  : Successfully done setting workspace for the tool. 
21:41:44 INFO  : Successfully done query RDI_DATADIR 
21:42:22 INFO  : No changes in MSS file content so sources will not be generated.
21:45:41 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
21:47:57 INFO  : Result from executing command 'getProjects': design_2_wrapper
21:47:57 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:47:59 INFO  : Checking for BSP changes to sync application flags for project 'appARMcpu'...
21:48:07 INFO  : Updating application flags with new BSP settings...
21:48:07 INFO  : Successfully updated application flags for project appARMcpu.
21:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
21:56:23 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
21:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
21:56:35 INFO  : 'jtag frequency' command is executed.
21:56:35 INFO  : Context for 'APU' is selected.
21:56:35 INFO  : System reset is completed.
21:56:38 INFO  : 'after 3000' command is executed.
21:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
21:56:41 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
21:56:41 INFO  : Context for 'APU' is selected.
21:56:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:41 INFO  : Context for 'APU' is selected.
21:56:41 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
21:56:41 INFO  : 'ps7_init' command is executed.
21:56:41 INFO  : 'ps7_post_config' command is executed.
21:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:42 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:42 INFO  : 'con' command is executed.
21:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:42 INFO  : Disconnected from the channel tcfchan#2.
21:59:44 DEBUG : Logs will be stored at 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/IDE.log'.
21:59:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\n\Desktop\PDP2023\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
21:59:49 INFO  : XSCT server has started successfully.
21:59:50 INFO  : Registering command handlers for Vitis TCF services
21:59:50 INFO  : plnx-install-location is set to ''
21:59:50 INFO  : Successfully done setting XSCT server connection channel  
21:59:50 INFO  : Successfully done query RDI_DATADIR 
21:59:50 INFO  : Successfully done setting workspace for the tool. 
21:59:50 INFO  : Platform repository initialization has completed.
22:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:01:34 INFO  : 'jtag frequency' command is executed.
22:01:34 INFO  : Context for 'APU' is selected.
22:01:34 INFO  : System reset is completed.
22:01:37 INFO  : 'after 3000' command is executed.
22:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:01:40 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:01:40 INFO  : Context for 'APU' is selected.
22:01:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:40 INFO  : Context for 'APU' is selected.
22:01:40 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:01:41 INFO  : 'ps7_init' command is executed.
22:01:41 INFO  : 'ps7_post_config' command is executed.
22:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:41 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:41 INFO  : 'con' command is executed.
22:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:41 INFO  : Disconnected from the channel tcfchan#1.
22:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:03:20 INFO  : 'jtag frequency' command is executed.
22:03:20 INFO  : Context for 'APU' is selected.
22:03:21 INFO  : System reset is completed.
22:03:24 INFO  : 'after 3000' command is executed.
22:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:03:26 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:03:26 INFO  : Context for 'APU' is selected.
22:03:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:26 INFO  : Context for 'APU' is selected.
22:03:26 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:03:27 INFO  : 'ps7_init' command is executed.
22:03:27 INFO  : 'ps7_post_config' command is executed.
22:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:27 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:27 INFO  : 'con' command is executed.
22:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:27 INFO  : Disconnected from the channel tcfchan#2.
22:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:04:33 INFO  : 'jtag frequency' command is executed.
22:04:33 INFO  : Context for 'APU' is selected.
22:04:33 INFO  : System reset is completed.
22:04:36 INFO  : 'after 3000' command is executed.
22:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:04:39 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:04:39 INFO  : Context for 'APU' is selected.
22:04:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:39 INFO  : Context for 'APU' is selected.
22:04:39 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:04:39 INFO  : 'ps7_init' command is executed.
22:04:39 INFO  : 'ps7_post_config' command is executed.
22:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:40 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:40 INFO  : 'con' command is executed.
22:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:40 INFO  : Disconnected from the channel tcfchan#3.
22:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:05:23 INFO  : 'jtag frequency' command is executed.
22:05:23 INFO  : Context for 'APU' is selected.
22:05:23 INFO  : System reset is completed.
22:05:26 INFO  : 'after 3000' command is executed.
22:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:05:28 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:05:28 INFO  : Context for 'APU' is selected.
22:05:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:28 INFO  : Context for 'APU' is selected.
22:05:28 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:05:29 INFO  : 'ps7_init' command is executed.
22:05:29 INFO  : 'ps7_post_config' command is executed.
22:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:30 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:30 INFO  : 'con' command is executed.
22:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:30 INFO  : Disconnected from the channel tcfchan#4.
22:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:15:40 INFO  : 'jtag frequency' command is executed.
22:15:40 INFO  : Context for 'APU' is selected.
22:15:41 INFO  : System reset is completed.
22:15:44 INFO  : 'after 3000' command is executed.
22:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:15:46 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:15:47 INFO  : Context for 'APU' is selected.
22:15:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:47 INFO  : Context for 'APU' is selected.
22:15:47 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:15:49 INFO  : 'ps7_init' command is executed.
22:15:49 INFO  : 'ps7_post_config' command is executed.
22:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:49 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:50 INFO  : 'con' command is executed.
22:15:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:50 INFO  : Disconnected from the channel tcfchan#5.
22:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:16:49 INFO  : 'jtag frequency' command is executed.
22:16:49 INFO  : Context for 'APU' is selected.
22:16:49 INFO  : System reset is completed.
22:16:52 INFO  : 'after 3000' command is executed.
22:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:16:55 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:16:55 INFO  : Context for 'APU' is selected.
22:16:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:55 INFO  : Context for 'APU' is selected.
22:16:55 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:16:57 INFO  : 'ps7_init' command is executed.
22:16:57 INFO  : 'ps7_post_config' command is executed.
22:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:58 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:58 INFO  : 'con' command is executed.
22:16:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:58 INFO  : Disconnected from the channel tcfchan#6.
22:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
22:19:18 INFO  : 'jtag frequency' command is executed.
22:19:18 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : System reset is completed.
22:19:21 INFO  : 'after 3000' command is executed.
22:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
22:19:24 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
22:19:24 INFO  : Context for 'APU' is selected.
22:19:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:24 INFO  : Context for 'APU' is selected.
22:19:24 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
22:19:26 INFO  : 'ps7_init' command is executed.
22:19:26 INFO  : 'ps7_post_config' command is executed.
22:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:27 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:27 INFO  : 'con' command is executed.
22:19:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:27 INFO  : Disconnected from the channel tcfchan#7.
23:48:23 DEBUG : Logs will be stored at 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/IDE.log'.
23:48:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\n\Desktop\PDP2023\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
23:48:32 INFO  : XSCT server has started successfully.
23:48:32 INFO  : plnx-install-location is set to ''
23:48:32 INFO  : Successfully done setting XSCT server connection channel  
23:48:32 INFO  : Successfully done setting workspace for the tool. 
23:48:34 INFO  : Successfully done query RDI_DATADIR 
23:48:34 INFO  : Registering command handlers for Vitis TCF services
23:48:34 INFO  : Platform repository initialization has completed.
23:49:09 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
23:49:43 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:49:43 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
23:49:45 INFO  : Checking for BSP changes to sync application flags for project 'appARMcpu'...
23:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A4D01CA' is selected.
23:52:10 INFO  : 'jtag frequency' command is executed.
23:52:10 INFO  : Context for 'APU' is selected.
23:52:10 INFO  : System reset is completed.
23:52:13 INFO  : 'after 3000' command is executed.
23:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}' command is executed.
23:52:16 INFO  : Device configured successfully with "C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit"
23:52:16 INFO  : Context for 'APU' is selected.
23:52:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:16 INFO  : Context for 'APU' is selected.
23:52:16 INFO  : Sourcing of 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl' is done.
23:52:16 INFO  : 'ps7_init' command is executed.
23:52:16 INFO  : 'ps7_post_config' command is executed.
23:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:17 INFO  : The application 'C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A4D01CA" && level==0 && jtag_device_ctx=="jsn-Xilinx PYNQ-Z1-003017A4D01CA-23727093-0"}
fpga -file C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/workspace/appARMcpu/Debug/appARMcpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:17 INFO  : 'con' command is executed.
23:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:17 INFO  : Disconnected from the channel tcfchan#2.
01:13:17 DEBUG : Logs will be stored at 'C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/workspace/IDE.log'.
01:13:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\loghi\OneDrive\Desktop\PDP2023_mult\PDP\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
01:13:36 INFO  : XSCT server has started successfully.
01:13:36 INFO  : plnx-install-location is set to ''
01:13:36 INFO  : Successfully done setting XSCT server connection channel  
01:13:36 INFO  : Successfully done setting workspace for the tool. 
01:13:39 INFO  : Registering command handlers for Vitis TCF services
01:13:43 INFO  : Platform repository initialization has completed.
01:13:59 INFO  : Successfully done query RDI_DATADIR 
01:14:30 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
01:17:18 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:17:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
01:17:23 INFO  : Checking for BSP changes to sync application flags for project 'appARMcpu'...
01:37:08 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
01:39:36 INFO  : Result from executing command 'getProjects': design_2_wrapper
01:39:36 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_vck190_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
01:39:41 INFO  : Checking for BSP changes to sync application flags for project 'appARMcpu'...
02:07:50 DEBUG : Logs will be stored at 'C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/workspace/IDE.log'.
02:07:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\loghi\OneDrive\Desktop\PDP2023_mult\PDP\fpga\zynq_fpga\workspace\temp_xsdb_launch_script.tcl
02:08:00 INFO  : XSCT server has started successfully.
02:08:00 INFO  : plnx-install-location is set to ''
02:08:00 INFO  : Successfully done setting XSCT server connection channel  
02:08:00 INFO  : Successfully done setting workspace for the tool. 
02:08:04 INFO  : Successfully done query RDI_DATADIR 
02:08:04 INFO  : Registering command handlers for Vitis TCF services
02:08:05 INFO  : Platform repository initialization has completed.
02:08:42 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
02:10:53 INFO  : Result from executing command 'getProjects': design_2_wrapper
02:10:53 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Users/loghi/OneDrive/Desktop/PDP2023_mult/PDP/fpga/zynq_fpga/workspace/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_vck190_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
02:10:55 INFO  : Checking for BSP changes to sync application flags for project 'appARMcpu'...
