module registradorDeDeslocamento4bitsDescricaoComportamental(input clear, loade, shiftLeft, shiftRight,clock, input [3:0] D, output Q);
	initial begin
		Q = 4'b0000;
	end
	always@(posedge clock) begin 
		casex ({clear,loade,shiftLeft,shiftRight})
			4'b1xxx: Q = 4'b0000;
			4'b01xx: Q = d;
			4'b001x: Q = Q << 1;
			4'b0001: Q = Q >> 1;
		endcase
	end
endmodule
