Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 12 15:49:59 2023
| Host         : RamBo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file combine_control_sets_placed.rpt
| Design       : combine
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            2 |
|     12 |            5 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           10 |
| Yes          | No                    | No                     |              52 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | but/al_on                    |                            |                1 |              2 |
|  clk_IBUF_BUFG |                              | monthDate/e2/hr1_reg[2]    |                3 |              6 |
|  clk_IBUF_BUFG | monthDate/e0/hour_reg[4]     | dc/hour[4]_i_1_n_0         |                1 |              8 |
|  clk_IBUF_BUFG | monthDate/e2/a_hour_reg[4]_0 | but/a_hour[4]_i_1_n_0      |                2 |              8 |
|  clk_IBUF_BUFG | get/E[0]                     | monthDate/e0/sec_reg[5][0] |                3 |             12 |
|  clk_IBUF_BUFG | monthDate/e0/E[0]            |                            |                4 |             12 |
|  clk_IBUF_BUFG | monthDate/e2/min_reg[5][0]   |                            |                2 |             12 |
|  clk_IBUF_BUFG | monthDate/e1/E[0]            | monthDate/e0/SR[0]         |                2 |             12 |
|  clk_IBUF_BUFG | monthDate/e2/a_min_reg[5]    |                            |                3 |             12 |
|  clk_IBUF_BUFG | sw1_IBUF                     |                            |                4 |             14 |
|  clk_IBUF_BUFG |                              | get/clear                  |                7 |             56 |
|  clk_IBUF_BUFG | but/al_on                    | alert/counter              |                7 |             56 |
|  clk_IBUF_BUFG |                              |                            |               18 |             86 |
+----------------+------------------------------+----------------------------+------------------+----------------+


