Warning (10268): Verilog HDL information at FSM.sv(74): always construct contains both blocking and non-blocking assignments File: C:/Users/Daniel/Desktop/a/Tareas-main/Tarea FSM/FSM.sv Line: 74
