
---------- Begin Simulation Statistics ----------
final_tick                               185142148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662172                       # Number of bytes of host memory used
host_op_rate                                   385950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.61                       # Real time elapsed on the host
host_tick_rate                              713154771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.185142                       # Number of seconds simulated
sim_ticks                                185142148000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.851421                       # CPI: cycles per instruction
system.cpu.discardedOps                        191830                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        51118446                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.540126                       # IPC: instructions per cycle
system.cpu.numCycles                        185142148                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       134023702                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        41043                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1662419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3325479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            852                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486289                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104326                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102274                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902487                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65432                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              421                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50349406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50349406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50349524                       # number of overall hits
system.cpu.dcache.overall_hits::total        50349524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1733741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1733741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1742042                       # number of overall misses
system.cpu.dcache.overall_misses::total       1742042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  71708507630                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71708507630                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  71708507630                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71708507630                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52083147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52083147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52091566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52091566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41360.565177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41360.565177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41163.478050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41163.478050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        69660                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.115366                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1437061                       # number of writebacks
system.cpu.dcache.writebacks::total           1437061                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        79735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        79735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1654006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1654006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1662301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1662301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  65704282988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65704282988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  66526751929                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  66526751929                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031911                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39724.331706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39724.331706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40020.881855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40020.881855                       # average overall mshr miss latency
system.cpu.dcache.replacements                1662173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40014938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40014938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1118969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1118969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  39213342995                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39213342995                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41133907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41133907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35044.172801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35044.172801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        18384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1100585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1100585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36020435995                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36020435995                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32728.445322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32728.445322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10334468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10334468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       614772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       614772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  32495164635                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32495164635                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52857.261936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52857.261936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       553421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       553421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29683846993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29683846993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.050544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53637.008702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53637.008702                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          118                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           118                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8295                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8295                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    822468941                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    822468941                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985271                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985271                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99152.373840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99152.373840                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.608638                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52011901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1662301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.289099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.608638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53753943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53753943                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43476005                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026372                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9702951                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9702951                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9702951                       # number of overall hits
system.cpu.icache.overall_hits::total         9702951                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70528000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70528000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9703710                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9703710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9703710                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9703710                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92922.266140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92922.266140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92922.266140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92922.266140                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69010000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69010000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90922.266140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90922.266140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90922.266140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90922.266140                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9702951                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9702951                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9703710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9703710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92922.266140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92922.266140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90922.266140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90922.266140                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.164623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9703710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12784.861660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.164623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9704469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9704469                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 185142148000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1375489                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1375585                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data             1375489                       # number of overall hits
system.l2.overall_hits::total                 1375585                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286812                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287475                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            286812                       # number of overall misses
system.l2.overall_misses::total                287475                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30617068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30681741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64673000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30617068000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30681741000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1662301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1663060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1662301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1663060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172859                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97546.003017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106749.606014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106728.379859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97546.003017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106749.606014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106728.379859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199965                       # number of writebacks
system.l2.writebacks::total                    199965                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287471                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287471                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24880618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24932031000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24880618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24932031000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77546.003017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86750.083680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86728.856128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77546.003017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86750.083680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86728.856128                       # average overall mshr miss latency
system.l2.replacements                         279597                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1437061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1437061                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1437061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1437061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          241                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              241                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          241                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          241                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            377621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                377621                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19258530000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19258530000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        554577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            554577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.319083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108832.308596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108832.308596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15719410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15719410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.319083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88832.308596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88832.308596                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97546.003017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97546.003017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51413000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51413000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77546.003017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77546.003017                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        997868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            997868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11358538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11358538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1107724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1107724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103394.789543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103394.789543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9161208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9161208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83395.914503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83395.914503                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8094.581644                       # Cycle average of tags in use
system.l2.tags.total_refs                     3284418                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287789                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.412590                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.492974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.480889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8068.607780                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          645                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6856661                       # Number of tag accesses
system.l2.tags.data_accesses                  6856661                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006934482500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              807653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199965                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287471                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199965                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    921                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287471                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199965                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  235350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.480991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.077138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.683720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11646     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.23%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           30      0.26%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11705                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.080058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.047201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5569     47.58%     47.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      1.69%     49.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5382     45.98%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              543      4.64%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11704                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18398144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12797760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  185142085000                       # Total gap between requests
system.mem_ctrls.avgGap                     379828.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18296768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12794560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 229186.063024395698                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 98825514.328590378165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 69106684.448751240969                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199965                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17380000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10127984250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4392990078250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26214.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35312.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21968794.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18398144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12797760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12797760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287471                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199965                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199965                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       229186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     99143886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99373072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       229186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       229186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     69123968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        69123968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     69123968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       229186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     99143886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       168497040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286550                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199915                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4772551750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432750000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10145364250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16655.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35405.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144192                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101961                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       240307                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.556942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.849381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.454670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       185489     77.19%     77.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29922     12.45%     89.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5641      2.35%     91.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1604      0.67%     92.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9329      3.88%     96.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          763      0.32%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          557      0.23%     97.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          591      0.25%     97.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6411      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       240307                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18339200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12794560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.054700                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               69.106684                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       863311680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       458842065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1027396020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     524672640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14614909920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  45070342890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33140612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   95700087375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.900600                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85691567500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6182280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  93268300500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       852516000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       453107820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1018570980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518857560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14614909920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  44723992080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33432276000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   95614230360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.436864                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86453748750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6182280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  92506119250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110515                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199965                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78794                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176956                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176956                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31195904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31195904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287471                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1366090000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564857250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1108483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1637026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          304744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           554577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          554577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1107724                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4986775                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4988539                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    198359168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              198423488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          279597                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12797760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1942657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1900762     97.84%     97.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41895      2.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1942657                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 185142148000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6200093000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4986906996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
