vhdl work "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sources_1/new/pwm.vhd"
vhdl work "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sim_1/new/adc_tb.vhd"
verilog work /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
