# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:1.1-11.10"
attribute \cells_not_processed 1
module \wandwor_test0
  attribute \src "dut.sv:2.8-2.9"
  wire input 1 \A
  attribute \src "dut.sv:2.11-2.12"
  wire input 2 \B
  attribute \src "dut.sv:2.14-2.15"
  wire input 3 \C
  attribute \src "dut.sv:2.17-2.18"
  wire input 4 \D
  attribute \src "dut.sv:3.13-3.14"
  attribute \wor 1
  wire output 5 \X
  attribute \src "dut.sv:4.14-4.15"
  attribute \wand 1
  wire output 6 \Y
  attribute \src "dut.sv:5.9-5.10"
  wire output 7 \Z
  attribute \src "dut.sv:8.14-8.29"
  attribute \module_not_derived 1
  cell \wandwor_foo \foo_0
    connect $1 \C
    connect $2 \D
    connect $3 \X
  end
  attribute \src "dut.sv:9.14-9.29"
  attribute \module_not_derived 1
  cell \wandwor_foo \foo_1
    connect $1 \A
    connect $2 \B
    connect $3 \Y
  end
  attribute \src "dut.sv:10.14-10.29"
  attribute \module_not_derived 1
  cell \wandwor_foo \foo_2
    connect $1 \X
    connect $2 \Y
    connect $3 \Z
  end
  connect \X \A
  connect \X \B
  connect \Y \C
  connect \Y \D
end
attribute \src "dut.sv:13.1-28.10"
attribute \cells_not_processed 1
module \wandwor_test1
  attribute \src "dut.sv:14.14-14.15"
  wire width 4 input 1 \A
  attribute \src "dut.sv:14.17-14.18"
  wire width 4 input 2 \B
  attribute \src "dut.sv:14.20-14.21"
  wire width 4 input 3 \C
  attribute \src "dut.sv:14.23-14.24"
  wire width 4 input 4 \D
  attribute \src "dut.sv:15.19-15.20"
  attribute \wor 1
  wire width 4 output 5 \X
  attribute \src "dut.sv:16.20-16.21"
  attribute \wand 1
  wire width 4 output 6 \Y
  attribute \src "dut.sv:17.9-17.10"
  wire output 7 \Z
  attribute \src "dut.sv:27.13-27.19"
  wire $reduce_xor$dut.sv:27$1_Y
  attribute \src "dut.sv:19.14-23.3"
  attribute \module_not_derived 1
  cell \wandwor_bar \bar_inst
    connect \I0 { \A \B }
    connect \I1 { \B \A }
    connect \O { \X \Y }
  end
  attribute \src "dut.sv:27.13-27.19"
  cell $reduce_xor $reduce_xor$dut.sv:27$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A { \X \Y }
    connect \Y $reduce_xor$dut.sv:27$1_Y
  end
  connect \X \C
  connect \X \D
  connect \Y \C
  connect \Y \D
  connect \Z $reduce_xor$dut.sv:27$1_Y
end
attribute \src "dut.sv:30.1-32.10"
attribute \cells_not_processed 1
module \wandwor_foo
  attribute \src "dut.sv:30.26-30.28"
  wire input 1 \I0
  attribute \src "dut.sv:30.30-30.32"
  wire input 2 \I1
  attribute \src "dut.sv:30.41-30.42"
  wire output 3 \O
  attribute \src "dut.sv:31.13-31.20"
  wire $xor$dut.sv:31$2_Y
  attribute \src "dut.sv:31.13-31.20"
  cell $xor $xor$dut.sv:31$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $xor$dut.sv:31$2_Y
  end
  connect \O $xor$dut.sv:31$2_Y
end
attribute \src "dut.sv:34.1-36.10"
attribute \cells_not_processed 1
module \wandwor_bar
  attribute \src "dut.sv:34.32-34.34"
  wire width 8 input 1 \I0
  attribute \src "dut.sv:34.36-34.38"
  wire width 8 input 2 \I1
  attribute \src "dut.sv:34.53-34.54"
  wire width 8 output 3 \O
  attribute \src "dut.sv:35.13-35.20"
  wire width 8 $add$dut.sv:35$3_Y
  attribute \src "dut.sv:35.13-35.20"
  cell $add $add$dut.sv:35$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \I0
    connect \B \I1
    connect \Y $add$dut.sv:35$3_Y
  end
  connect \O $add$dut.sv:35$3_Y
end
