INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/ip/sub_unit/sim/sub_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_unit
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/ip/float_add_IP/sim/float_add_IP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_add_IP
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/ip/floating_point_compare/sim/floating_point_compare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_compare
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/ip/image_ram_rd_addr_add/sim/image_ram_rd_addr_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_ram_rd_addr_add
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/ip/float_multiply/sim/float_multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_multiply
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_axi_vdma_0_2/sim/system_axi_vdma_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_vdma_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_rst_ps7_0_150M_0/sim/system_rst_ps7_0_150M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_rst_ps7_0_150M_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_2/sim/system_rst_ps7_0_100M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_rst_ps7_0_100M_2
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_v_tc_0_0/sim/system_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_v_tc_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockGen
ERROR: [VRFC 10-149] 'resetbridge' is not compiled in library xil_defaultlib [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/ClockGen.vhd:56]
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/ClockGen.vhd:64]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/ClockGen.vhd:46]
INFO: [VRFC 10-240] VHDL file F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/ClockGen.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncAsync
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResetBridge
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputSERDES
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Encoder
ERROR: [VRFC 10-77] indexed name is not a type [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd:90]
ERROR: [VRFC 10-1472] type error near sum_bits ; expected type unsigned [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd:112]
ERROR: [VRFC 10-1472] type error near sum_bits ; expected type unsigned [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd:137]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd:80]
INFO: [VRFC 10-240] VHDL file F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/TMDS_Encoder.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/24a6/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2dvi
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_rgb2dvi_0_0/sim/system_rgb2dvi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_rgb2dvi_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dynclk_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_dynclk
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd:225]
WARNING: [VRFC 10-280] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd:227]
WARNING: [VRFC 10-280] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd:228]
WARNING: [VRFC 10-280] actual for formal port s1_lock is neither a static name nor a globally static expression [F:/posture_rec/posture_rec_system/posture_rec_system.srcs/sources_1/bd/system/ipshared/9097/src/axi_dynclk.vhd:230]
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_axi_dynclk_0_0/sim/system_axi_dynclk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_dynclk_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_proc_sys_reset_2_0/sim/system_proc_sys_reset_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_proc_sys_reset_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "F:/posture_rec/posture_rec_system/posture_rec_system.ip_user_files/bd/system/ip/system_axi_gpio_2_0/sim/system_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity system_axi_gpio_2_0
