

================================================================
== Vivado HLS Report for 'forward_conv_2'
================================================================
* Date:           Fri May 24 00:15:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.171|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  216755|  216755|  216755|  216755|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_Padding_2_fu_256  |Padding_2  |  993|  993|  993|  993|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  215760|  215760|      1798|          -|          -|   120|    no    |
        | + Loop 1.1                  |    1796|    1796|      1796|          -|          -|     1|    no    |
        |  ++ Loop 1.1.1              |    1794|    1794|      1794|          -|          -|     1|    no    |
        |   +++ Loop 1.1.1.1          |    1792|    1792|       112|          -|          -|    16|    no    |
        |    ++++ Loop 1.1.1.1.1      |     110|     110|        22|          -|          -|     5|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |      20|      20|         4|          -|          -|     5|    no    |
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    296|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     131|    309|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     213|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     344|    814|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_Padding_2_fu_256  |Padding_2  |        0|      0|  131|  309|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      0|  131|  309|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |lenet_mac_muladd_16s_16s_28ns_28_1_1_U42  |lenet_mac_muladd_16s_16s_28ns_28_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_330_p2                |     +    |      0|  0|  15|           5|           1|
    |ho_fu_455_p2                |     +    |      0|  0|  12|           3|           1|
    |idx_filter_fu_276_p2        |     +    |      0|  0|  15|           7|           1|
    |indvars_iv_next3_fu_312_p2  |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next_fu_363_p2   |     +    |      0|  0|  12|           3|           1|
    |next_mul2_fu_264_p2         |     +    |      0|  0|  23|          16|           9|
    |next_mul_fu_318_p2          |     +    |      0|  0|  15|           9|           5|
    |p_x_assign_8_fu_379_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp1_fu_407_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp2_fu_439_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp_76_fu_412_p2            |     +    |      0|  0|   9|           9|           9|
    |tmp_78_fu_444_p2            |     +    |      0|  0|   9|           9|           9|
    |tmp_80_fu_474_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_s_fu_346_p2             |     +    |      0|  0|  15|           7|           7|
    |v_fu_461_p2                 |     +    |      0|  0|  12|           3|           1|
    |p_y_assign_s_fu_418_p2      |     -    |      0|  0|  12|           3|           3|
    |tmp_79_fu_450_p2            |     -    |      0|  0|   9|           9|           9|
    |exitcond1_fu_389_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_373_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_324_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_300_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_290_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_270_p2          |   icmp   |      0|  0|  11|           7|           5|
    |idx_x_fu_357_p2             |    xor   |      0|  0|   2|           1|           2|
    |idx_y_fu_306_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp3_fu_336_p2              |    xor   |      0|  0|   2|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 296|         156|         128|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  53|         12|    1|         12|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0  |  15|          3|    9|         27|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0       |   9|          2|    1|          2|
    |ho_1_reg_165                                       |   9|          2|    1|          2|
    |indvars_iv2_reg_129                                |   9|          2|    3|          6|
    |indvars_iv_reg_153                                 |   9|          2|    3|          6|
    |p_082_2_reg_213                                    |   9|          2|   16|         32|
    |p_Val2_3_reg_235                                   |   9|          2|   16|         32|
    |p_Val2_s_reg_177                                   |   9|          2|   16|         32|
    |p_x_assign_7_reg_225                               |   9|          2|    3|          6|
    |p_y_assign_9_reg_247                               |   9|          2|    3|          6|
    |p_z_assign_3_reg_190                               |   9|          2|    5|         10|
    |p_z_assign_reg_105                                 |   9|          2|    7|         14|
    |phi_mul1_reg_117                                   |   9|          2|   16|         32|
    |phi_mul_reg_201                                    |   9|          2|    9|         18|
    |v_2_reg_141                                        |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 209|         46|  111|        242|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ch_reg_570                         |   5|   0|    5|          0|
    |conv_layer_W_data_V_1_reg_632      |  16|   0|   16|          0|
    |conv_layer_inpad_da_1_reg_627      |  16|   0|   16|          0|
    |grp_Padding_2_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |ho_1_reg_165                       |   1|   0|    1|          0|
    |ho_4_cast_reg_543                  |   1|   0|    3|          2|
    |ho_reg_607                         |   3|   0|    3|          0|
    |idx_filter_reg_525                 |   7|   0|    7|          0|
    |indvars_iv2_reg_129                |   3|   0|    3|          0|
    |indvars_iv_reg_153                 |   3|   0|    3|          0|
    |next_mul2_reg_517                  |  16|   0|   16|          0|
    |next_mul_reg_562                   |   9|   0|    9|          0|
    |p_082_2_reg_213                    |  16|   0|   16|          0|
    |p_Val2_3_reg_235                   |  16|   0|   16|          0|
    |p_Val2_s_reg_177                   |  16|   0|   16|          0|
    |p_x_assign_7_reg_225               |   3|   0|    3|          0|
    |p_x_assign_8_reg_588               |   9|   0|    9|          0|
    |p_y_assign_9_reg_247               |   3|   0|    3|          0|
    |p_z_assign_3_reg_190               |   5|   0|    5|          0|
    |p_z_assign_reg_105                 |   7|   0|    7|          0|
    |phi_mul1_reg_117                   |  16|   0|   16|          0|
    |phi_mul_reg_201                    |   9|   0|    9|          0|
    |tmp_76_reg_597                     |   9|   0|    9|          0|
    |tmp_79_reg_602                     |   9|   0|    9|          0|
    |v_2_reg_141                        |   1|   0|    1|          0|
    |v_6_cast9_reg_530                  |   1|   0|    9|          8|
    |v_6_cast_reg_535                   |   1|   0|    3|          2|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 213|   0|  225|         12|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                              |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_rst                                              |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_start                                            |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_done                                             | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_idle                                             | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_ready                                            | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|conv_layer_5_120_1_0_5_5_16_input_data_V_address0   | out |    9|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_address0  | out |    7|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_d0        | out |   16|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_address0       | out |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_ce0            | out |    1|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_q0             |  in |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0   | out |    9|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond6)
	4  / (exitcond6)
6 --> 
	7  / (!exitcond5)
	5  / (exitcond5)
7 --> 
	8  / (!exitcond4)
	6  / (exitcond4)
8 --> 
	9  / (!exitcond1)
	7  / (exitcond1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @Padding.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V)" [zynqconn/CONV_layer.h:60]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @Padding.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V)" [zynqconn/CONV_layer.h:60]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.loopexit" [zynqconn/CONV_layer.h:62]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_z_assign = phi i7 [ 0, %0 ], [ %idx_filter, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i16 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (2.07ns)   --->   "%next_mul2 = add i16 %phi_mul1, 400"   --->   Operation 17 'add' 'next_mul2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %p_z_assign, -8" [zynqconn/CONV_layer.h:62]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.87ns)   --->   "%idx_filter = add i7 %p_z_assign, 1" [zynqconn/CONV_layer.h:62]   --->   Operation 20 'add' 'idx_filter' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %.preheader179.preheader" [zynqconn/CONV_layer.h:62]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader179" [zynqconn/CONV_layer.h:75]   --->   Operation 22 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i3 [ %indvars_iv_next3, %2 ], [ -3, %.preheader179.preheader ]" [zynqconn/CONV_layer.h:64]   --->   Operation 24 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%v_2 = phi i1 [ %idx_y, %2 ], [ false, %.preheader179.preheader ]"   --->   Operation 25 'phi' 'v_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%v_6_cast9 = zext i1 %v_2 to i9" [zynqconn/CONV_layer.h:75]   --->   Operation 26 'zext' 'v_6_cast9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%v_6_cast = zext i1 %v_2 to i3" [zynqconn/CONV_layer.h:75]   --->   Operation 27 'zext' 'v_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 28 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.13ns)   --->   "%exitcond7 = icmp eq i3 %indvars_iv2, -2" [zynqconn/CONV_layer.h:64]   --->   Operation 29 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %.preheader.preheader" [zynqconn/CONV_layer.h:64]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/CONV_layer.h:76]   --->   Operation 31 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ %indvars_iv_next, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ -3, %.preheader.preheader ]" [zynqconn/CONV_layer.h:66]   --->   Operation 33 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ho_1 = phi i1 [ %idx_x, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ false, %.preheader.preheader ]"   --->   Operation 34 'phi' 'ho_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ho_4_cast = zext i1 %ho_1 to i3" [zynqconn/CONV_layer.h:76]   --->   Operation 35 'zext' 'ho_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 36 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %indvars_iv, -2" [zynqconn/CONV_layer.h:66]   --->   Operation 37 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %2, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [zynqconn/CONV_layer.h:66]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 39 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_5 : Operation 40 [1/1] (0.97ns)   --->   "%idx_y = xor i1 %v_2, true" [zynqconn/CONV_layer.h:64]   --->   Operation 40 'xor' 'idx_y' <Predicate = (exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.65ns)   --->   "%indvars_iv_next3 = add i3 %indvars_iv2, 1" [zynqconn/CONV_layer.h:64]   --->   Operation 41 'add' 'indvars_iv_next3' <Predicate = (exitcond6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader179" [zynqconn/CONV_layer.h:64]   --->   Operation 42 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.12>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %p_082_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]" [zynqconn/CONV_layer.h:78]   --->   Operation 43 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_z_assign_3 = phi i5 [ %ch, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 44 'phi' 'p_z_assign_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ %next_mul, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, 25"   --->   Operation 46 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 47 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %p_z_assign_3, -16" [zynqconn/CONV_layer.h:72]   --->   Operation 48 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.78ns)   --->   "%ch = add i5 %p_z_assign_3, 1" [zynqconn/CONV_layer.h:72]   --->   Operation 49 'add' 'ch' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader21.preheader" [zynqconn/CONV_layer.h:72]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader21"   --->   Operation 51 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp3 = xor i1 %v_2, %ho_1" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 52 'xor' 'tmp3' <Predicate = (exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp3_cast = zext i1 %tmp3 to i7" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 53 'zext' 'tmp3_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_s = add i7 %tmp3_cast, %p_z_assign" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 54 'add' 'tmp_s' <Predicate = (exitcond5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_75 = zext i7 %tmp_s to i64" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 55 'zext' 'tmp_75' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%conv_layer_output_d = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, i64 0, i64 %tmp_75" [zynqconn/CONV_layer.h:82]   --->   Operation 56 'getelementptr' 'conv_layer_output_d' <Predicate = (exitcond5)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store i16 %p_Val2_s, i16* %conv_layer_output_d, align 2" [zynqconn/CONV_layer.h:82]   --->   Operation 57 'store' <Predicate = (exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_6 : Operation 58 [1/1] (0.97ns)   --->   "%idx_x = xor i1 %ho_1, true" [zynqconn/CONV_layer.h:66]   --->   Operation 58 'xor' 'idx_x' <Predicate = (exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.65ns)   --->   "%indvars_iv_next = add i3 %indvars_iv, 1" [zynqconn/CONV_layer.h:66]   --->   Operation 59 'add' 'indvars_iv_next' <Predicate = (exitcond5)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader" [zynqconn/CONV_layer.h:66]   --->   Operation 60 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_082_2 = phi i16 [ %p_Val2_3, %1 ], [ %p_Val2_s, %.preheader21.preheader ]"   --->   Operation 61 'phi' 'p_082_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%p_x_assign_7 = phi i3 [ %v, %1 ], [ %v_6_cast, %.preheader21.preheader ]"   --->   Operation 62 'phi' 'p_x_assign_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%p_x_assign_9_cast7 = zext i3 %p_x_assign_7 to i9" [zynqconn/CONV_layer.h:75]   --->   Operation 63 'zext' 'p_x_assign_9_cast7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 64 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %p_x_assign_7, %indvars_iv2" [zynqconn/CONV_layer.h:75]   --->   Operation 65 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit, label %.preheader20.preheader" [zynqconn/CONV_layer.h:75]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.82ns)   --->   "%p_x_assign_8 = add i9 %p_x_assign_9_cast7, %phi_mul" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 67 'add' 'p_x_assign_8' <Predicate = (!exitcond4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader20"   --->   Operation 68 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 69 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.17>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i16 [ %output_c_V, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_082_2, %.preheader20.preheader ]"   --->   Operation 70 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_y_assign_9 = phi i3 [ %ho, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %ho_4_cast, %.preheader20.preheader ]"   --->   Operation 71 'phi' 'p_y_assign_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%p_y_assign_9_cast6 = zext i3 %p_y_assign_9 to i9" [zynqconn/CONV_layer.h:76]   --->   Operation 72 'zext' 'p_y_assign_9_cast6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 73 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %p_y_assign_9, %indvars_iv" [zynqconn/CONV_layer.h:76]   --->   Operation 74 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [zynqconn/CONV_layer.h:76]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p_y_assign_9, i2 0)" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 76 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i5 %p_shl5 to i9" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 77 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i9 %p_shl5_cast, %p_x_assign_8" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 78 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_76 = add i9 %tmp1, %p_y_assign_9_cast6" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 79 'add' 'tmp_76' <Predicate = (!exitcond1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 80 [1/1] (1.65ns)   --->   "%p_y_assign_s = sub i3 %p_y_assign_9, %ho_4_cast" [zynqconn/CONV_layer.h:78]   --->   Operation 80 'sub' 'p_y_assign_s' <Predicate = (!exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_y_assign_10_cast4 = zext i3 %p_y_assign_s to i9" [zynqconn/CONV_layer.h:78]   --->   Operation 81 'zext' 'p_y_assign_10_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %p_y_assign_s, i2 0)" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 82 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %p_shl to i9" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 83 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %p_shl_cast, %p_x_assign_8" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 84 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_78 = add i9 %tmp2, %p_y_assign_10_cast4" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 85 'add' 'tmp_78' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_79 = sub i9 %tmp_78, %v_6_cast9" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 86 'sub' 'tmp_79' <Predicate = (!exitcond1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 87 [1/1] (1.65ns)   --->   "%ho = add i3 %p_y_assign_9, 1" [zynqconn/CONV_layer.h:76]   --->   Operation 87 'add' 'ho' <Predicate = (!exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.65ns)   --->   "%v = add i3 %p_x_assign_7, 1" [zynqconn/CONV_layer.h:75]   --->   Operation 88 'add' 'v' <Predicate = (exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader21" [zynqconn/CONV_layer.h:75]   --->   Operation 89 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.33>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_77 = zext i9 %tmp_76 to i64" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 90 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i9 %tmp_79 to i16" [zynqconn/CONV_layer.h:78]   --->   Operation 91 'zext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (2.07ns)   --->   "%tmp_80 = add i16 %tmp_103_cast, %phi_mul1" [zynqconn/CONV_layer.h:78]   --->   Operation 92 'add' 'tmp_80' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i16 %tmp_80 to i64" [zynqconn/CONV_layer.h:78]   --->   Operation 93 'zext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%conv_layer_W_data_V = getelementptr [48000 x i16]* %conv_layer_5_120_1_0_5_5_16_W_data_V, i64 0, i64 %tmp_105_cast" [zynqconn/CONV_layer.h:78]   --->   Operation 94 'getelementptr' 'conv_layer_W_data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%conv_layer_inpad_da = getelementptr [400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V, i64 0, i64 %tmp_77" [zynqconn/CONV_layer.h:78]   --->   Operation 95 'getelementptr' 'conv_layer_inpad_da' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (3.25ns)   --->   "%conv_layer_inpad_da_1 = load i16* %conv_layer_inpad_da, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 96 'load' 'conv_layer_inpad_da_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_9 : Operation 97 [2/2] (3.25ns)   --->   "%conv_layer_W_data_V_1 = load i16* %conv_layer_W_data_V, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 97 'load' 'conv_layer_W_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%conv_layer_inpad_da_1 = load i16* %conv_layer_inpad_da, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 98 'load' 'conv_layer_inpad_da_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_10 : Operation 99 [1/2] (3.25ns)   --->   "%conv_layer_W_data_V_1 = load i16* %conv_layer_W_data_V, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 99 'load' 'conv_layer_W_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%r_V = sext i16 %conv_layer_inpad_da_1 to i28" [zynqconn/CONV_layer.h:78]   --->   Operation 100 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_81 = sext i16 %conv_layer_W_data_V_1 to i28" [zynqconn/CONV_layer.h:78]   --->   Operation 101 'sext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_6 = mul i28 %tmp_81, %r_V" [zynqconn/CONV_layer.h:78]   --->   Operation 102 'mul' 'r_V_6' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_3, i12 0)" [zynqconn/CONV_layer.h:78]   --->   Operation 103 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i28 %lhs_V, %r_V_6" [zynqconn/CONV_layer.h:78]   --->   Operation 104 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%output_c_V = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)" [zynqconn/CONV_layer.h:78]   --->   Operation 105 'partselect' 'output_c_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader20" [zynqconn/CONV_layer.h:76]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer_5_120_1_0_5_5_16_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_120_1_0_5_5_16_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_120_1_0_5_5_16_W_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_120_1_0_5_5_16_inpad_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13           (call             ) [ 000000000000]
StgValue_14           (br               ) [ 001111111111]
p_z_assign            (phi              ) [ 000101111111]
phi_mul1              (phi              ) [ 000101111111]
next_mul2             (add              ) [ 001111111111]
exitcond              (icmp             ) [ 000111111111]
empty                 (speclooptripcount) [ 000000000000]
idx_filter            (add              ) [ 001111111111]
StgValue_21           (br               ) [ 000000000000]
StgValue_22           (br               ) [ 000111111111]
StgValue_23           (ret              ) [ 000000000000]
indvars_iv2           (phi              ) [ 000011111111]
v_2                   (phi              ) [ 000011111111]
v_6_cast9             (zext             ) [ 000001111111]
v_6_cast              (zext             ) [ 000001111111]
empty_70              (speclooptripcount) [ 000000000000]
exitcond7             (icmp             ) [ 000111111111]
StgValue_30           (br               ) [ 000000000000]
StgValue_31           (br               ) [ 000111111111]
StgValue_32           (br               ) [ 001111111111]
indvars_iv            (phi              ) [ 000001111111]
ho_1                  (phi              ) [ 000001111111]
ho_4_cast             (zext             ) [ 000000111111]
empty_71              (speclooptripcount) [ 000000000000]
exitcond6             (icmp             ) [ 000111111111]
StgValue_38           (br               ) [ 000000000000]
StgValue_39           (br               ) [ 000111111111]
idx_y                 (xor              ) [ 000111111111]
indvars_iv_next3      (add              ) [ 000111111111]
StgValue_42           (br               ) [ 000111111111]
p_Val2_s              (phi              ) [ 000000111111]
p_z_assign_3          (phi              ) [ 000000100000]
phi_mul               (phi              ) [ 000000111111]
next_mul              (add              ) [ 000111111111]
empty_72              (speclooptripcount) [ 000000000000]
exitcond5             (icmp             ) [ 000111111111]
ch                    (add              ) [ 000111111111]
StgValue_50           (br               ) [ 000000000000]
StgValue_51           (br               ) [ 000111111111]
tmp3                  (xor              ) [ 000000000000]
tmp3_cast             (zext             ) [ 000000000000]
tmp_s                 (add              ) [ 000000000000]
tmp_75                (zext             ) [ 000000000000]
conv_layer_output_d   (getelementptr    ) [ 000000000000]
StgValue_57           (store            ) [ 000000000000]
idx_x                 (xor              ) [ 000111111111]
indvars_iv_next       (add              ) [ 000111111111]
StgValue_60           (br               ) [ 000111111111]
p_082_2               (phi              ) [ 000111111111]
p_x_assign_7          (phi              ) [ 000000011111]
p_x_assign_9_cast7    (zext             ) [ 000000000000]
empty_73              (speclooptripcount) [ 000000000000]
exitcond4             (icmp             ) [ 000111111111]
StgValue_66           (br               ) [ 000000000000]
p_x_assign_8          (add              ) [ 000000001111]
StgValue_68           (br               ) [ 000111111111]
StgValue_69           (br               ) [ 000111111111]
p_Val2_3              (phi              ) [ 000111111111]
p_y_assign_9          (phi              ) [ 000000001000]
p_y_assign_9_cast6    (zext             ) [ 000000000000]
empty_74              (speclooptripcount) [ 000000000000]
exitcond1             (icmp             ) [ 000111111111]
StgValue_75           (br               ) [ 000000000000]
p_shl5                (bitconcatenate   ) [ 000000000000]
p_shl5_cast           (zext             ) [ 000000000000]
tmp1                  (add              ) [ 000000000000]
tmp_76                (add              ) [ 000000000100]
p_y_assign_s          (sub              ) [ 000000000000]
p_y_assign_10_cast4   (zext             ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl_cast            (zext             ) [ 000000000000]
tmp2                  (add              ) [ 000000000000]
tmp_78                (add              ) [ 000000000000]
tmp_79                (sub              ) [ 000000000100]
ho                    (add              ) [ 000111111111]
v                     (add              ) [ 000111111111]
StgValue_89           (br               ) [ 000111111111]
tmp_77                (zext             ) [ 000000000000]
tmp_103_cast          (zext             ) [ 000000000000]
tmp_80                (add              ) [ 000000000000]
tmp_105_cast          (zext             ) [ 000000000000]
conv_layer_W_data_V   (getelementptr    ) [ 000000000010]
conv_layer_inpad_da   (getelementptr    ) [ 000000000010]
conv_layer_inpad_da_1 (load             ) [ 000000000001]
conv_layer_W_data_V_1 (load             ) [ 000000000001]
r_V                   (sext             ) [ 000000000000]
tmp_81                (sext             ) [ 000000000000]
r_V_6                 (mul              ) [ 000000000000]
lhs_V                 (bitconcatenate   ) [ 000000000000]
ret_V                 (add              ) [ 000000000000]
output_c_V            (partselect       ) [ 000111111111]
StgValue_106          (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer_5_120_1_0_5_5_16_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer_5_120_1_0_5_5_16_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_output_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer_5_120_1_0_5_5_16_W_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer_5_120_1_0_5_5_16_inpad_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding.2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="conv_layer_output_d_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_output_d/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="StgValue_57_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="conv_layer_W_data_V_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="16" slack="0"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_W_data_V/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv_layer_inpad_da_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="9" slack="0"/>
<pin id="90" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_inpad_da/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer_inpad_da_1/9 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer_W_data_V_1/9 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_z_assign_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_z_assign_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="phi_mul1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="phi_mul1_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="16" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="indvars_iv2_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="1"/>
<pin id="131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv2 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvars_iv2_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="3" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv2/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="v_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="v_2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="v_2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_2/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="indvars_iv_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvars_iv_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="ho_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ho_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="ho_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ho_1/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="p_Val2_s_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="1"/>
<pin id="179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_s_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_z_assign_3_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_z_assign_3_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign_3/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="phi_mul_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="1"/>
<pin id="203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="phi_mul_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_082_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_082_2 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_082_2_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="16" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_082_2/7 "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_x_assign_7_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_7 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_x_assign_7_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="3"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_7/7 "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_Val2_3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Val2_3_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="16" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_y_assign_9_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="249" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_y_assign_9 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_y_assign_9_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="3"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign_9/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_Padding_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="next_mul2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="idx_filter_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_filter/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="v_6_cast9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_6_cast9/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="v_6_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_6_cast/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ho_4_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ho_4_cast/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="idx_y_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="idx_y/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvars_iv_next3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="next_mul_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ch_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="2"/>
<pin id="338" dir="0" index="1" bw="1" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp3_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="3"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_75_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="idx_x_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="idx_x/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvars_iv_next_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_x_assign_9_cast7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_9_cast7/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="3"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_x_assign_8_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="1"/>
<pin id="382" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_x_assign_8/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="p_y_assign_9_cast6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_y_assign_9_cast6/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="3"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl5_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="1"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_76_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="3" slack="0"/>
<pin id="415" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_y_assign_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="3"/>
<pin id="421" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_y_assign_s/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_y_assign_10_cast4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_y_assign_10_cast4/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_shl_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="9" slack="1"/>
<pin id="442" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_78_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_79_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="4"/>
<pin id="453" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_79/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ho_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ho/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="v_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_77_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_103_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="1"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_80_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="6"/>
<pin id="477" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_105_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_cast/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="r_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_81_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lhs_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="28" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="3"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="output_c_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="28" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_c_V/11 "/>
</bind>
</comp>

<comp id="508" class="1007" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="0" index="2" bw="28" slack="0"/>
<pin id="512" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_6/11 ret_V/11 "/>
</bind>
</comp>

<comp id="517" class="1005" name="next_mul2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="idx_filter_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="idx_filter "/>
</bind>
</comp>

<comp id="530" class="1005" name="v_6_cast9_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="4"/>
<pin id="532" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="v_6_cast9 "/>
</bind>
</comp>

<comp id="535" class="1005" name="v_6_cast_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="3"/>
<pin id="537" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="v_6_cast "/>
</bind>
</comp>

<comp id="543" class="1005" name="ho_4_cast_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="3"/>
<pin id="545" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="ho_4_cast "/>
</bind>
</comp>

<comp id="552" class="1005" name="idx_y_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="idx_y "/>
</bind>
</comp>

<comp id="557" class="1005" name="indvars_iv_next3_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="1"/>
<pin id="559" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3 "/>
</bind>
</comp>

<comp id="562" class="1005" name="next_mul_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="570" class="1005" name="ch_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="575" class="1005" name="idx_x_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="idx_x "/>
</bind>
</comp>

<comp id="580" class="1005" name="indvars_iv_next_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="1"/>
<pin id="582" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_x_assign_8_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="1"/>
<pin id="590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_8 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_76_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="1"/>
<pin id="599" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_79_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="1"/>
<pin id="604" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="607" class="1005" name="ho_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ho "/>
</bind>
</comp>

<comp id="612" class="1005" name="v_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="617" class="1005" name="conv_layer_W_data_V_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="1"/>
<pin id="619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_W_data_V "/>
</bind>
</comp>

<comp id="622" class="1005" name="conv_layer_inpad_da_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_inpad_da "/>
</bind>
</comp>

<comp id="627" class="1005" name="conv_layer_inpad_da_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_inpad_da_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="conv_layer_W_data_V_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_W_data_V_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="output_c_V_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_c_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="48" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="79" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="73" pin=1"/></net>

<net id="189"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="223"><net_src comp="177" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="234"><net_src comp="228" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="245"><net_src comp="213" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="121" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="109" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="109" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="145" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="145" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="133" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="169" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="157" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="141" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="129" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="205" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="194" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="194" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="141" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="165" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="105" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="361"><net_src comp="165" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="153" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="228" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="228" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="129" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="369" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="201" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="250" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="250" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="153" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="250" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="385" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="250" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="418" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="423" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="250" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="225" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="117" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="496"><net_src comp="56" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="235" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="513"><net_src comp="488" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="485" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="491" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="520"><net_src comp="264" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="528"><net_src comp="276" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="533"><net_src comp="282" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="538"><net_src comp="286" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="546"><net_src comp="296" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="555"><net_src comp="306" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="560"><net_src comp="312" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="565"><net_src comp="318" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="573"><net_src comp="330" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="578"><net_src comp="357" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="583"><net_src comp="363" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="591"><net_src comp="379" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="600"><net_src comp="412" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="605"><net_src comp="450" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="610"><net_src comp="455" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="615"><net_src comp="461" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="620"><net_src comp="79" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="625"><net_src comp="86" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="630"><net_src comp="93" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="635"><net_src comp="99" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="640"><net_src comp="499" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer_5_120_1_0_5_5_16_input_data_V | {}
	Port: conv_layer_5_120_1_0_5_5_16_output_data_V | {6 }
	Port: conv_layer_5_120_1_0_5_5_16_W_data_V | {}
	Port: conv_layer_5_120_1_0_5_5_16_inpad_data_V | {1 2 }
 - Input state : 
	Port: forward_conv.2 : conv_layer_5_120_1_0_5_5_16_input_data_V | {1 2 }
	Port: forward_conv.2 : conv_layer_5_120_1_0_5_5_16_output_data_V | {}
	Port: forward_conv.2 : conv_layer_5_120_1_0_5_5_16_W_data_V | {9 10 }
	Port: forward_conv.2 : conv_layer_5_120_1_0_5_5_16_inpad_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
	State 3
		next_mul2 : 1
		exitcond : 1
		idx_filter : 1
		StgValue_21 : 2
	State 4
		v_6_cast9 : 1
		v_6_cast : 1
		exitcond7 : 1
		StgValue_30 : 2
	State 5
		ho_4_cast : 1
		exitcond6 : 1
		StgValue_38 : 2
	State 6
		next_mul : 1
		exitcond5 : 1
		ch : 1
		StgValue_50 : 2
		tmp_s : 1
		tmp_75 : 2
		conv_layer_output_d : 3
		StgValue_57 : 4
	State 7
		p_x_assign_9_cast7 : 1
		exitcond4 : 1
		StgValue_66 : 2
		p_x_assign_8 : 2
	State 8
		p_y_assign_9_cast6 : 1
		exitcond1 : 1
		StgValue_75 : 2
		p_shl5 : 1
		p_shl5_cast : 2
		tmp1 : 3
		tmp_76 : 4
		p_y_assign_s : 1
		p_y_assign_10_cast4 : 2
		p_shl : 2
		p_shl_cast : 3
		tmp2 : 4
		tmp_78 : 5
		tmp_79 : 6
		ho : 1
	State 9
		tmp_80 : 1
		tmp_105_cast : 2
		conv_layer_W_data_V : 3
		conv_layer_inpad_da : 1
		conv_layer_inpad_da_1 : 2
		conv_layer_W_data_V_1 : 4
	State 10
	State 11
		r_V_6 : 1
		ret_V : 2
		output_c_V : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |    grp_Padding_2_fu_256    |    0    |  7.076  |   157   |   231   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      next_mul2_fu_264      |    0    |    0    |    0    |    23   |
|          |      idx_filter_fu_276     |    0    |    0    |    0    |    15   |
|          |   indvars_iv_next3_fu_312  |    0    |    0    |    0    |    12   |
|          |       next_mul_fu_318      |    0    |    0    |    0    |    15   |
|          |          ch_fu_330         |    0    |    0    |    0    |    15   |
|          |        tmp_s_fu_346        |    0    |    0    |    0    |    15   |
|          |   indvars_iv_next_fu_363   |    0    |    0    |    0    |    12   |
|    add   |     p_x_assign_8_fu_379    |    0    |    0    |    0    |    15   |
|          |         tmp1_fu_407        |    0    |    0    |    0    |    9    |
|          |        tmp_76_fu_412       |    0    |    0    |    0    |    9    |
|          |         tmp2_fu_439        |    0    |    0    |    0    |    15   |
|          |        tmp_78_fu_444       |    0    |    0    |    0    |    9    |
|          |          ho_fu_455         |    0    |    0    |    0    |    12   |
|          |          v_fu_461          |    0    |    0    |    0    |    12   |
|          |        tmp_80_fu_474       |    0    |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       exitcond_fu_270      |    0    |    0    |    0    |    11   |
|          |      exitcond7_fu_290      |    0    |    0    |    0    |    9    |
|   icmp   |      exitcond6_fu_300      |    0    |    0    |    0    |    9    |
|          |      exitcond5_fu_324      |    0    |    0    |    0    |    11   |
|          |      exitcond4_fu_373      |    0    |    0    |    0    |    9    |
|          |      exitcond1_fu_389      |    0    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |     p_y_assign_s_fu_418    |    0    |    0    |    0    |    12   |
|          |        tmp_79_fu_450       |    0    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        idx_y_fu_306        |    0    |    0    |    0    |    2    |
|    xor   |         tmp3_fu_336        |    0    |    0    |    0    |    2    |
|          |        idx_x_fu_357        |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|  muladd  |         grp_fu_508         |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      v_6_cast9_fu_282      |    0    |    0    |    0    |    0    |
|          |       v_6_cast_fu_286      |    0    |    0    |    0    |    0    |
|          |      ho_4_cast_fu_296      |    0    |    0    |    0    |    0    |
|          |      tmp3_cast_fu_342      |    0    |    0    |    0    |    0    |
|          |        tmp_75_fu_352       |    0    |    0    |    0    |    0    |
|          |  p_x_assign_9_cast7_fu_369 |    0    |    0    |    0    |    0    |
|   zext   |  p_y_assign_9_cast6_fu_385 |    0    |    0    |    0    |    0    |
|          |     p_shl5_cast_fu_403     |    0    |    0    |    0    |    0    |
|          | p_y_assign_10_cast4_fu_423 |    0    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_435     |    0    |    0    |    0    |    0    |
|          |        tmp_77_fu_467       |    0    |    0    |    0    |    0    |
|          |     tmp_103_cast_fu_471    |    0    |    0    |    0    |    0    |
|          |     tmp_105_cast_fu_480    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        p_shl5_fu_395       |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_shl_fu_427        |    0    |    0    |    0    |    0    |
|          |        lhs_V_fu_491        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |         r_V_fu_485         |    0    |    0    |    0    |    0    |
|          |        tmp_81_fu_488       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|      output_c_V_fu_499     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    1    |  7.076  |   157   |   527   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          ch_reg_570         |    5   |
|conv_layer_W_data_V_1_reg_632|   16   |
| conv_layer_W_data_V_reg_617 |   16   |
|conv_layer_inpad_da_1_reg_627|   16   |
| conv_layer_inpad_da_reg_622 |    9   |
|         ho_1_reg_165        |    1   |
|      ho_4_cast_reg_543      |    3   |
|          ho_reg_607         |    3   |
|      idx_filter_reg_525     |    7   |
|        idx_x_reg_575        |    1   |
|        idx_y_reg_552        |    1   |
|     indvars_iv2_reg_129     |    3   |
|   indvars_iv_next3_reg_557  |    3   |
|   indvars_iv_next_reg_580   |    3   |
|      indvars_iv_reg_153     |    3   |
|      next_mul2_reg_517      |   16   |
|       next_mul_reg_562      |    9   |
|      output_c_V_reg_637     |   16   |
|       p_082_2_reg_213       |   16   |
|       p_Val2_3_reg_235      |   16   |
|       p_Val2_s_reg_177      |   16   |
|     p_x_assign_7_reg_225    |    3   |
|     p_x_assign_8_reg_588    |    9   |
|     p_y_assign_9_reg_247    |    3   |
|     p_z_assign_3_reg_190    |    5   |
|      p_z_assign_reg_105     |    7   |
|       phi_mul1_reg_117      |   16   |
|       phi_mul_reg_201       |    9   |
|        tmp_76_reg_597       |    9   |
|        tmp_79_reg_602       |    9   |
|         v_2_reg_141         |    1   |
|      v_6_cast9_reg_530      |    9   |
|       v_6_cast_reg_535      |    3   |
|          v_reg_612          |    3   |
+-----------------------------+--------+
|            Total            |   265  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_93  |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_99  |  p0  |   2  |  16  |   32   ||    9    |
|  p_z_assign_reg_105 |  p0  |   2  |   7  |   14   ||    9    |
|   phi_mul1_reg_117  |  p0  |   2  |  16  |   32   ||    9    |
| indvars_iv2_reg_129 |  p0  |   2  |   3  |    6   ||    9    |
|     v_2_reg_141     |  p0  |   2  |   1  |    2   ||    9    |
|  indvars_iv_reg_153 |  p0  |   2  |   3  |    6   ||    9    |
|     ho_1_reg_165    |  p0  |   2  |   1  |    2   ||    9    |
|   p_Val2_s_reg_177  |  p0  |   2  |  16  |   32   ||    9    |
|   phi_mul_reg_201   |  p0  |   2  |   9  |   18   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   162  ||  17.69  ||    90   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    7   |   157  |   527  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   24   |   422  |   617  |
+-----------+--------+--------+--------+--------+
