INTSTYLE=ise
INFILE=C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\test_usart.ncd
OUTFILE=C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1\test_usart.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\Users\Chaitanya Paikara\Documents\GitHub\BLDC_Motor_FPGA\UART_1_1
LICENSE=WebPack
USER_INFO=__0_0_0
