{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@87:97@HdlIdDef", "wire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad9783/axi_ad9783.v@117:127", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk  = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@124:134", "  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@108:118", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@82:92", "// internal signals\n\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@121:131", "  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@85:95", "wire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@83:93", "\nwire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@145:155", "  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@84:94", "wire        up_sel_s;\nwire        up_wr_s;\nwire [13:0] up_addr_s;\nwire [31:0] up_wdata_s;\nwire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n"], ["hdl/library/axi_generic_adc/axi_generic_adc.v@88:98", "wire [31:0] up_rdata_s[0:NUM_OF_CHANNELS];\nwire        up_rack_s[0:NUM_OF_CHANNELS];\nwire        up_wack_s[0:NUM_OF_CHANNELS];\n\nreg [31:0]  up_rdata_r;\nreg         up_rack_r;\nreg         up_wack_r;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"]], "Diff Content": {"Delete": [[92, "reg [31:0]  up_rdata_r;\n"]], "Add": []}}