Summary
======
Overall execution cycle = 19281796
Total execution cycles per core:
- Processor 0 = 18625730
- Processor 1 = 18504956
- Processor 2 = 19281796
- Processor 3 = 18551488
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 8195416
- Processor 1 = 8121680
- Processor 2 = 8851458
- Processor 3 = 8156584
======
Data cache miss rate for each core
- Processor 0 = 0.41109392399700645 (1026645/2497349)
- Processor 1 = 0.41101873222221685 (1023629/2490468)
- Processor 2 = 0.4132648241949067 (1036905/2509057)
- Processor 3 = 0.4109699587755635 (1028710/2503127)
======
Amount of Data traffic in bytes on the bus
= 5340352
======
Number of invalidations or updates on the bus
= 5616
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2023226, numSharedAccess = 474123
- Cache 1: numPrivateAccess = 2018419, numSharedAccess = 472049
- Cache 2: numPrivateAccess = 2035565, numSharedAccess = 473492
- Cache 3: numPrivateAccess = 2027523, numSharedAccess = 475604
======
Number of times each state is entered
- Cache 0: numO = 18
- Cache 1: numO = 23
- Cache 2: numO = 21
- Cache 3: numO = 52
