
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.33

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency priority_ptr[1]$_DFFE_PN1P_/CLK ^
  -0.23 target latency grant[2]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.04    0.19    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.19    0.00    0.83 ^ priority_ptr[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.23   clock reconvergence pessimism
                          0.06    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: request[1] (input port clocked by core_clock)
Endpoint: priority_ptr[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v request[1] (in)
                                         request[1] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.14    0.17    0.19    0.39 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net3 (net)
                  0.17    0.00    0.39 v _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.10    0.49 ^ _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.11    0.00    0.49 ^ _108_/C2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.12    0.12    0.61 v _108_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _048_ (net)
                  0.12    0.00    0.61 v _109_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.18    0.15    0.76 ^ _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _005_ (net)
                  0.18    0.00    0.76 ^ priority_ptr[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ priority_ptr[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.23   clock reconvergence pessimism
                         -0.02    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.04    0.19    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.19    0.00    0.83 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.19    0.23    1.06 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.19    0.00    1.06 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.32    0.54    0.77 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.32    0.00    0.77 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.24    0.19    0.97 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.24    0.00    0.97 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.48 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.48 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.75 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.75 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.20    0.37    2.12 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.20    0.00    2.12 v _068_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.07    0.25    0.47    2.59 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _015_ (net)
                  0.25    0.00    2.59 v _085_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.28    0.15    2.74 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _003_ (net)
                  0.28    0.00    2.74 ^ grant[3]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.23 ^ grant[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.04    0.19    0.63    0.83 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.19    0.00    0.83 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.19    0.23    1.06 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.19    0.00    1.06 ^ grant[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.06   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.32    0.54    0.77 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.32    0.00    0.77 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.24    0.19    0.97 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.24    0.00    0.97 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.48 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.48 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.75 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.75 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.20    0.37    2.12 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.20    0.00    2.12 v _068_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.07    0.25    0.47    2.59 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _015_ (net)
                  0.25    0.00    2.59 v _085_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.28    0.15    2.74 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _003_ (net)
                  0.28    0.00    2.74 ^ grant[3]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.05    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.23 ^ grant[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.33   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.3378748893737793

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8350

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20908497273921967

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9372

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[3]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.54    0.77 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.19    0.97 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.51    1.48 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.27    1.75 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.37    2.12 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.47    2.59 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.15    2.74 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    2.74 ^ grant[3]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.74   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.23 ^ grant[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.23   clock reconvergence pessimism
  -0.16   10.07   library setup time
          10.07   data required time
---------------------------------------------------------
          10.07   data required time
          -2.74   data arrival time
---------------------------------------------------------
           7.33   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.54    0.77 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.16    0.93 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    0.93 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00    0.23   clock reconvergence pessimism
  -0.01    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2271

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2304

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.7402

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.3254

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
267.330852

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   4.97e-04   3.84e-09   2.05e-03  16.9%
Combinational          5.14e-03   2.79e-03   1.62e-08   7.92e-03  65.2%
Clock                  1.73e-03   4.46e-04   4.96e-08   2.18e-03  17.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.42e-03   3.73e-03   6.97e-08   1.21e-02 100.0%
                          69.3%      30.7%       0.0%
