{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 19:55:55 2012 " "Info: Processing started: Sun Feb 05 19:55:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spi_slave -c spi_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_slave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Info: Found entity 1: spi_slave" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_slave " "Info: Elaborating entity \"spi_slave\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_spi_ss_falling_2buf spi_slave.v(42) " "Warning (10858): Verilog HDL warning at spi_slave.v(42): object r_spi_ss_falling_2buf used but never assigned" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_spi_ss_falling_1buf spi_slave.v(53) " "Warning (10240): Verilog HDL Always Construct warning at spi_slave.v(53): inferring latch(es) for variable \"r_spi_ss_falling_1buf\", which holds its previous value in one or more paths through the always construct" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_spi_ss_falling_2buf 0 spi_slave.v(42) " "Warning (10030): Net \"r_spi_ss_falling_2buf\" at spi_slave.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "o_spi_miso GND " "Warning (13410): Pin \"o_spi_miso\" is stuck at GND" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "r_spi_clk_falling " "Info: Register \"r_spi_clk_falling\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[0\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[0\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[1\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[1\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[2\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[2\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[3\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[3\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[4\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[4\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[5\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[5\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[6\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[6\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_data\[7\] " "Warning (15610): No output dependent on input pin \"i_tx_data\[7\]\"" {  } { { "src/spi_slave.v" "" { Text "H:/fourbook/FB/code/Chapter19/spi_slave/src/spi_slave.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 05 19:55:57 2012 " "Info: Processing ended: Sun Feb 05 19:55:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
