// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module update_knn2_update_knn4_sub (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        Input_1_dout,
        Input_1_empty_n,
        Input_1_read,
        Output_1_V_TDATA,
        Output_1_V_TVALID,
        Output_1_V_TREADY
);

parameter    ap_ST_fsm_state1 = 60'd1;
parameter    ap_ST_fsm_pp0_stage0 = 60'd2;
parameter    ap_ST_fsm_pp0_stage1 = 60'd4;
parameter    ap_ST_fsm_pp0_stage2 = 60'd8;
parameter    ap_ST_fsm_pp0_stage3 = 60'd16;
parameter    ap_ST_fsm_pp0_stage4 = 60'd32;
parameter    ap_ST_fsm_pp0_stage5 = 60'd64;
parameter    ap_ST_fsm_pp0_stage6 = 60'd128;
parameter    ap_ST_fsm_pp0_stage7 = 60'd256;
parameter    ap_ST_fsm_state11 = 60'd512;
parameter    ap_ST_fsm_pp1_stage0 = 60'd1024;
parameter    ap_ST_fsm_pp1_stage1 = 60'd2048;
parameter    ap_ST_fsm_pp1_stage2 = 60'd4096;
parameter    ap_ST_fsm_pp1_stage3 = 60'd8192;
parameter    ap_ST_fsm_pp1_stage4 = 60'd16384;
parameter    ap_ST_fsm_pp1_stage5 = 60'd32768;
parameter    ap_ST_fsm_pp1_stage6 = 60'd65536;
parameter    ap_ST_fsm_pp1_stage7 = 60'd131072;
parameter    ap_ST_fsm_state22 = 60'd262144;
parameter    ap_ST_fsm_state23 = 60'd524288;
parameter    ap_ST_fsm_state24 = 60'd1048576;
parameter    ap_ST_fsm_state25 = 60'd2097152;
parameter    ap_ST_fsm_state26 = 60'd4194304;
parameter    ap_ST_fsm_state27 = 60'd8388608;
parameter    ap_ST_fsm_state28 = 60'd16777216;
parameter    ap_ST_fsm_state29 = 60'd33554432;
parameter    ap_ST_fsm_state30 = 60'd67108864;
parameter    ap_ST_fsm_state31 = 60'd134217728;
parameter    ap_ST_fsm_state32 = 60'd268435456;
parameter    ap_ST_fsm_state33 = 60'd536870912;
parameter    ap_ST_fsm_state34 = 60'd1073741824;
parameter    ap_ST_fsm_state35 = 60'd2147483648;
parameter    ap_ST_fsm_state36 = 60'd4294967296;
parameter    ap_ST_fsm_state37 = 60'd8589934592;
parameter    ap_ST_fsm_state38 = 60'd17179869184;
parameter    ap_ST_fsm_state39 = 60'd34359738368;
parameter    ap_ST_fsm_state40 = 60'd68719476736;
parameter    ap_ST_fsm_state41 = 60'd137438953472;
parameter    ap_ST_fsm_state42 = 60'd274877906944;
parameter    ap_ST_fsm_state43 = 60'd549755813888;
parameter    ap_ST_fsm_state44 = 60'd1099511627776;
parameter    ap_ST_fsm_state45 = 60'd2199023255552;
parameter    ap_ST_fsm_state46 = 60'd4398046511104;
parameter    ap_ST_fsm_state47 = 60'd8796093022208;
parameter    ap_ST_fsm_state48 = 60'd17592186044416;
parameter    ap_ST_fsm_state49 = 60'd35184372088832;
parameter    ap_ST_fsm_state50 = 60'd70368744177664;
parameter    ap_ST_fsm_state51 = 60'd140737488355328;
parameter    ap_ST_fsm_state52 = 60'd281474976710656;
parameter    ap_ST_fsm_state53 = 60'd562949953421312;
parameter    ap_ST_fsm_state54 = 60'd1125899906842624;
parameter    ap_ST_fsm_state55 = 60'd2251799813685248;
parameter    ap_ST_fsm_state56 = 60'd4503599627370496;
parameter    ap_ST_fsm_state57 = 60'd9007199254740992;
parameter    ap_ST_fsm_state58 = 60'd18014398509481984;
parameter    ap_ST_fsm_state59 = 60'd36028797018963968;
parameter    ap_ST_fsm_state60 = 60'd72057594037927936;
parameter    ap_ST_fsm_state61 = 60'd144115188075855872;
parameter    ap_ST_fsm_state62 = 60'd288230376151711744;
parameter    ap_ST_fsm_state63 = 60'd576460752303423488;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_dout;
input   Input_1_empty_n;
output   Input_1_read;
output  [31:0] Output_1_V_TDATA;
output   Output_1_V_TVALID;
input   Output_1_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [59:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] index4;
reg   [8:0] knn_set4_0;
reg   [8:0] knn_set4_1;
reg   [8:0] knn_set4_2;
reg   [8:0] knn_set4_3;
reg   [8:0] knn_set4_4;
reg   [8:0] knn_set4_5;
reg   [8:0] training_set4_V_0_address0;
reg    training_set4_V_0_ce0;
reg    training_set4_V_0_we0;
wire   [255:0] training_set4_V_0_q0;
reg   [8:0] training_set4_V_1_address0;
reg    training_set4_V_1_ce0;
reg    training_set4_V_1_we0;
wire   [255:0] training_set4_V_1_q0;
reg    Input_1_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln440_reg_1282;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln454_reg_1300;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg    Output_1_V_TDATA_blk_n;
reg   [0:0] icmp_ln454_reg_1300_pp1_iter1_reg;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
reg   [9:0] i_reg_205;
reg   [12:0] i_1_reg_216;
reg   [31:0] reg_534;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state13_pp1_stage1_iter0;
reg    ap_block_state13_io;
reg    ap_block_state21_pp1_stage1_iter1;
reg    ap_block_state21_io;
reg    ap_block_pp1_stage1_11001;
reg    ap_block_state14_pp1_stage2_iter0;
reg    ap_block_state14_io;
reg    ap_block_pp1_stage2_11001;
reg    ap_block_state15_pp1_stage3_iter0;
reg    ap_block_state15_io;
reg    ap_block_pp1_stage3_11001;
reg    ap_block_state16_pp1_stage4_iter0;
reg    ap_block_state16_io;
reg    ap_block_pp1_stage4_11001;
reg    ap_block_state17_pp1_stage5_iter0;
reg    ap_block_state17_io;
reg    ap_block_pp1_stage5_11001;
reg    ap_block_state18_pp1_stage6_iter0;
reg    ap_block_state18_io;
reg    ap_block_pp1_stage6_11001;
reg    ap_block_state19_pp1_stage7_iter0;
reg    ap_block_state19_io;
reg    ap_block_pp1_stage7_11001;
wire    ap_block_state12_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
reg    ap_block_state20_io;
reg    ap_block_pp1_stage0_11001;
reg    ap_block_state22;
reg    ap_block_state29;
reg   [31:0] reg_541;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg   [31:0] reg_548;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] reg_555;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] reg_561;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] reg_567;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_573;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
wire   [8:0] grp_popcount_fu_529_ap_return;
reg   [8:0] reg_578;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state49;
wire   [0:0] index4_load_load_fu_588_p1;
reg   [0:0] index4_load_reg_1273;
wire   [9:0] add_ln440_fu_592_p2;
reg   [9:0] add_ln440_reg_1277;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln440_fu_602_p2;
wire   [0:0] icmp_ln414_fu_608_p2;
reg   [0:0] icmp_ln414_reg_1286;
wire   [8:0] select_ln414_fu_620_p3;
reg   [8:0] select_ln414_reg_1290;
wire   [12:0] i_2_fu_655_p2;
reg   [12:0] i_2_reg_1295;
wire   [0:0] icmp_ln454_fu_661_p2;
wire   [255:0] p_Result_18_fu_709_p9;
reg   [255:0] p_Result_18_reg_1304;
wire   [8:0] add_ln549_fu_729_p2;
reg   [8:0] add_ln549_reg_1310;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln549_fu_735_p2;
wire   [255:0] xor_ln1350_fu_747_p2;
reg   [255:0] xor_ln1350_reg_1328;
wire    ap_CS_fsm_state39;
wire   [255:0] xor_ln1350_1_fu_752_p2;
reg   [255:0] xor_ln1350_1_reg_1333;
reg   [8:0] knn_set4_0_load_reg_1338;
reg   [8:0] knn_set4_1_load_reg_1346;
wire   [0:0] icmp_ln36_fu_765_p2;
reg   [0:0] icmp_ln36_reg_1354;
wire    ap_CS_fsm_state45;
wire   [0:0] icmp_ln44_fu_794_p2;
wire   [1:0] select_ln45_fu_803_p3;
reg   [8:0] knn_set4_3_load_1_reg_1375;
reg   [8:0] knn_set4_4_load_reg_1383;
wire   [0:0] icmp_ln36_2_fu_837_p2;
reg   [0:0] icmp_ln36_2_reg_1391;
wire   [31:0] p_cast_fu_914_p1;
reg   [31:0] p_cast_reg_1403;
wire    ap_CS_fsm_state51;
wire   [31:0] p_cast2_fu_918_p1;
reg   [31:0] p_cast2_reg_1408;
wire   [31:0] p_cast3_fu_922_p1;
reg   [31:0] p_cast3_reg_1413;
wire   [31:0] p_cast4_fu_926_p1;
reg   [31:0] p_cast4_reg_1418;
wire   [31:0] p_cast5_fu_930_p1;
reg   [31:0] p_cast5_reg_1423;
wire   [31:0] p_cast6_fu_934_p1;
reg   [31:0] p_cast6_reg_1428;
wire   [2:0] add_ln370_fu_938_p2;
reg   [2:0] add_ln370_reg_1433;
wire    ap_CS_fsm_state52;
wire   [1:0] select_ln370_fu_978_p3;
reg   [1:0] select_ln370_reg_1441;
wire   [0:0] icmp_ln370_fu_966_p2;
wire   [1:0] select_ln370_2_fu_1022_p3;
reg   [1:0] select_ln370_2_reg_1446;
wire   [2:0] p_t_fu_1034_p2;
reg   [2:0] p_t_reg_1451;
wire   [31:0] min_distance_list_0_fu_1040_p8;
reg   [31:0] min_distance_list_0_reg_1456;
wire    ap_CS_fsm_state53;
wire   [5:0] select_ln380_fu_1085_p3;
reg   [5:0] select_ln380_reg_1467;
reg   [3:0] tmp_reg_1472;
wire   [31:0] select_ln389_fu_1164_p3;
wire    ap_CS_fsm_state54;
wire   [31:0] select_ln389_1_fu_1172_p3;
wire   [31:0] select_ln389_2_fu_1180_p3;
wire   [31:0] select_ln389_3_fu_1222_p3;
wire   [31:0] select_ln389_4_fu_1230_p3;
wire   [31:0] select_ln389_5_fu_1238_p3;
wire   [31:0] select_ln394_6_fu_1246_p3;
wire   [31:0] select_ln394_7_fu_1253_p3;
wire   [31:0] select_ln394_8_fu_1260_p3;
wire   [1:0] add_ln372_fu_1268_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage7_subdone;
wire    ap_CS_fsm_state11;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state12;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp1_stage1_subdone;
wire    grp_popcount_fu_529_ap_start;
wire    grp_popcount_fu_529_ap_done;
wire    grp_popcount_fu_529_ap_idle;
wire    grp_popcount_fu_529_ap_ready;
reg   [255:0] grp_popcount_fu_529_x;
reg   [9:0] ap_phi_mux_i_phi_fu_209_p4;
reg   [12:0] ap_phi_mux_i_1_phi_fu_220_p4;
reg   [8:0] ap_phi_mux_knn_set4_5_load_123_phi_fu_359_p8;
reg   [8:0] knn_set4_5_load_1_reg_227;
wire    ap_CS_fsm_state50;
reg   [8:0] ap_phi_mux_knn_set4_4_load_120_phi_fu_374_p8;
reg   [8:0] knn_set4_4_load_1_reg_239;
reg   [8:0] ap_phi_mux_knn_set4_3_load17_phi_fu_389_p8;
reg   [8:0] knn_set4_3_load_reg_251;
reg   [8:0] knn_set4_2_load_114_reg_310;
reg   [8:0] knn_set4_2_load_1_reg_263;
reg   [8:0] knn_set4_1_load_111_reg_325;
reg   [8:0] knn_set4_1_load_1_reg_275;
reg   [8:0] knn_set4_0_load_18_reg_340;
reg   [8:0] knn_set4_0_load_1_reg_287;
reg   [8:0] i_3_reg_299;
wire   [0:0] icmp_ln44_1_fu_869_p2;
wire   [2:0] select_ln45_2_fu_888_p3;
reg   [2:0] indvar_flatten_reg_400;
reg   [1:0] i_4_reg_411;
reg   [31:0] min_distance_list_2_1_reg_422;
reg   [31:0] min_distance_list_1_1_reg_432;
reg   [31:0] min_distance_list_1_1_16_reg_442;
reg   [1:0] j_reg_452;
reg   [31:0] p_0122_reg_463;
reg   [31:0] p_0119_reg_474;
reg   [31:0] p_0121_reg_485;
reg   [31:0] p_0_reg_496;
reg   [31:0] p_0123_reg_507;
reg   [31:0] min_distance_list_2_1_17_reg_518;
reg    grp_popcount_fu_529_ap_start_reg;
reg   [59:0] ap_NS_fsm;
wire    ap_NS_fsm_state40;
wire    ap_NS_fsm_state45;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln414_fu_628_p1;
wire   [63:0] zext_ln549_fu_741_p1;
reg    ap_block_state23;
reg    ap_block_state24;
reg    ap_block_state25;
reg    ap_block_state26;
reg    ap_block_state27;
reg    ap_block_state28;
reg    ap_block_state30;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage2_01001;
reg    ap_block_pp1_stage3_01001;
reg    ap_block_pp1_stage4_01001;
reg    ap_block_pp1_stage5_01001;
reg    ap_block_pp1_stage6_01001;
reg    ap_block_pp1_stage7_01001;
reg    ap_block_pp1_stage0_01001;
wire   [255:0] p_Result_s_fu_633_p9;
wire   [8:0] trunc_ln440_fu_598_p1;
wire   [8:0] add_ln414_fu_614_p2;
wire   [8:0] select_ln36_fu_771_p3;
wire   [0:0] icmp_ln36_1_fu_780_p2;
wire   [8:0] select_ln36_1_fu_786_p3;
wire   [1:0] zext_ln45_fu_800_p1;
wire   [8:0] select_ln36_2_fu_843_p3;
wire   [0:0] icmp_ln36_3_fu_855_p2;
wire   [8:0] select_ln36_3_fu_861_p3;
wire   [0:0] or_ln45_fu_883_p2;
wire   [2:0] select_ln45_1_fu_875_p3;
wire   [0:0] empty_18_fu_948_p1;
wire   [2:0] p_shl_fu_952_p3;
wire   [2:0] zext_ln370_fu_944_p1;
wire   [0:0] icmp_ln372_fu_972_p2;
wire   [1:0] add_ln370_1_fu_986_p2;
wire   [0:0] empty_21_fu_996_p1;
wire   [2:0] p_shl13_mid1_fu_1000_p3;
wire   [2:0] zext_ln370_1_fu_992_p1;
wire   [2:0] p_mid1_fu_1008_p2;
wire   [2:0] empty_19_fu_960_p2;
wire   [2:0] select_ln370_1_fu_1014_p3;
wire   [2:0] j_cast_fu_1030_p1;
wire   [0:0] icmp_ln379_fu_1051_p2;
wire   [0:0] icmp_ln379_1_fu_1057_p2;
wire   [0:0] xor_ln381_fu_1063_p2;
wire   [0:0] and_ln380_fu_1069_p2;
wire   [0:0] or_ln380_fu_1079_p2;
wire   [5:0] zext_ln380_fu_1075_p1;
wire   [0:0] icmp_ln379_2_fu_1103_p2;
wire   [0:0] icmp_ln381_fu_1108_p2;
wire   [0:0] and_ln380_1_fu_1113_p2;
wire   [5:0] select_ln380_1_fu_1119_p3;
wire   [4:0] tmp_1_fu_1126_p4;
wire   [0:0] icmp_ln389_fu_1136_p2;
wire   [31:0] select_ln394_fu_1142_p3;
wire   [31:0] select_ln394_1_fu_1149_p3;
wire   [31:0] select_ln394_2_fu_1157_p3;
wire   [0:0] icmp_ln394_fu_1194_p2;
wire   [0:0] icmp_ln389_1_fu_1188_p2;
wire   [31:0] select_ln394_3_fu_1200_p3;
wire   [31:0] select_ln394_4_fu_1207_p3;
wire   [31:0] select_ln394_5_fu_1215_p3;
wire    regslice_both_Output_1_V_U_apdone_blk;
reg    ap_block_state63;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg   [31:0] Output_1_V_TDATA_int_regslice;
reg    Output_1_V_TVALID_int_regslice;
wire    Output_1_V_TREADY_int_regslice;
wire    regslice_both_Output_1_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 60'd1;
#0 index4 = 1'd0;
#0 knn_set4_0 = 9'd0;
#0 knn_set4_1 = 9'd0;
#0 knn_set4_2 = 9'd0;
#0 knn_set4_3 = 9'd0;
#0 knn_set4_4 = 9'd0;
#0 knn_set4_5 = 9'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 grp_popcount_fu_529_ap_start_reg = 1'b0;
end

update_knn2_update_knn3_sub_training_set3_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 450 ),
    .AddressWidth( 9 ))
training_set4_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(training_set4_V_0_address0),
    .ce0(training_set4_V_0_ce0),
    .we0(training_set4_V_0_we0),
    .d0(p_Result_s_fu_633_p9),
    .q0(training_set4_V_0_q0)
);

update_knn2_update_knn3_sub_training_set3_V_0 #(
    .DataWidth( 256 ),
    .AddressRange( 450 ),
    .AddressWidth( 9 ))
training_set4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(training_set4_V_1_address0),
    .ce0(training_set4_V_1_ce0),
    .we0(training_set4_V_1_we0),
    .d0(p_Result_s_fu_633_p9),
    .q0(training_set4_V_1_q0)
);

update_knn2_popcount grp_popcount_fu_529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_popcount_fu_529_ap_start),
    .ap_done(grp_popcount_fu_529_ap_done),
    .ap_idle(grp_popcount_fu_529_ap_idle),
    .ap_ready(grp_popcount_fu_529_ap_ready),
    .x(grp_popcount_fu_529_x),
    .ap_return(grp_popcount_fu_529_ap_return),
    .ap_ce(1'b1)
);

update_knn2_mux_63_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_63_32_1_1_U8(
    .din0(p_cast_reg_1403),
    .din1(p_cast2_reg_1408),
    .din2(p_cast3_reg_1413),
    .din3(p_cast4_reg_1418),
    .din4(p_cast5_reg_1423),
    .din5(p_cast6_reg_1428),
    .din6(p_t_reg_1451),
    .dout(min_distance_list_0_fu_1040_p8)
);

update_knn2_regslice_both #(
    .DataWidth( 32 ))
regslice_both_Output_1_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(Output_1_V_TDATA_int_regslice),
    .vld_in(Output_1_V_TVALID_int_regslice),
    .ack_in(Output_1_V_TREADY_int_regslice),
    .data_out(Output_1_V_TDATA),
    .vld_out(regslice_both_Output_1_V_U_vld_out),
    .ack_out(Output_1_V_TREADY),
    .apdone_blk(regslice_both_Output_1_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b0 == Output_1_V_TREADY_int_regslice) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state63))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (index4_load_load_fu_588_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (index4_load_load_fu_588_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_popcount_fu_529_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state39) & (1'b1 == ap_NS_fsm_state40)) | ((1'b1 == ap_CS_fsm_state44) & (1'b1 == ap_NS_fsm_state45)))) begin
            grp_popcount_fu_529_ap_start_reg <= 1'b1;
        end else if ((grp_popcount_fu_529_ap_ready == 1'b1)) begin
            grp_popcount_fu_529_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_1_reg_216 <= 13'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_1_reg_216 <= i_2_reg_1295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        i_3_reg_299 <= 9'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        i_3_reg_299 <= add_ln549_reg_1310;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        i_4_reg_411 <= select_ln370_2_reg_1446;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        i_4_reg_411 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (index4_load_load_fu_588_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_205 <= 10'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_205 <= add_ln440_reg_1277;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        indvar_flatten_reg_400 <= add_ln370_reg_1433;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        indvar_flatten_reg_400 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        j_reg_452 <= add_ln372_fu_1268_p2;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        j_reg_452 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_0 <= 9'd256;
    end else if (((select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_0 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_0_load_18_reg_340 <= reg_578;
    end else if ((((icmp_ln44_fu_794_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | (~(select_ln45_fu_803_p3 == 2'd1) & ~(select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln45_fu_803_p3 == 2'd1) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)))) begin
        knn_set4_0_load_18_reg_340 <= knn_set4_0_load_reg_1338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_0_load_1_reg_287 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_0_load_1_reg_287 <= knn_set4_0_load_18_reg_340;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_1 <= 9'd256;
    end else if (((select_ln45_fu_803_p3 == 2'd1) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_1 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln45_fu_803_p3 == 2'd1) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_1_load_111_reg_325 <= reg_578;
    end else if ((((icmp_ln44_fu_794_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | (~(select_ln45_fu_803_p3 == 2'd1) & ~(select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)))) begin
        knn_set4_1_load_111_reg_325 <= knn_set4_1_load_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_1_load_1_reg_275 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_1_load_1_reg_275 <= knn_set4_1_load_111_reg_325;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_2 <= 9'd256;
    end else if ((~(select_ln45_fu_803_p3 == 2'd1) & ~(select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_2 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln44_fu_794_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln45_fu_803_p3 == 2'd1) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45)))) begin
        knn_set4_2_load_114_reg_310 <= knn_set4_2;
    end else if ((~(select_ln45_fu_803_p3 == 2'd1) & ~(select_ln45_fu_803_p3 == 2'd0) & (icmp_ln44_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        knn_set4_2_load_114_reg_310 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_2_load_1_reg_263 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_2_load_1_reg_263 <= knn_set4_2_load_114_reg_310;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_3 <= 9'd256;
    end else if (((select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        knn_set4_3 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_3_load_reg_251 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_3_load_reg_251 <= ap_phi_mux_knn_set4_3_load17_phi_fu_389_p8;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_4 <= 9'd256;
    end else if (((select_ln45_2_fu_888_p3 == 3'd4) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        knn_set4_4 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_4_load_1_reg_239 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_4_load_1_reg_239 <= ap_phi_mux_knn_set4_4_load_120_phi_fu_374_p8;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
        knn_set4_5 <= 9'd256;
    end else if ((~(select_ln45_2_fu_888_p3 == 3'd4) & ~(select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        knn_set4_5 <= reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
        knn_set4_5_load_1_reg_227 <= 9'd256;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        knn_set4_5_load_1_reg_227 <= ap_phi_mux_knn_set4_5_load_123_phi_fu_359_p8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        min_distance_list_1_1_16_reg_442 <= select_ln394_6_fu_1246_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        min_distance_list_1_1_16_reg_442 <= reg_548;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        min_distance_list_1_1_reg_432 <= select_ln389_3_fu_1222_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        min_distance_list_1_1_reg_432 <= reg_541;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        min_distance_list_2_1_17_reg_518 <= select_ln389_5_fu_1238_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        min_distance_list_2_1_17_reg_518 <= reg_541;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        min_distance_list_2_1_reg_422 <= select_ln389_fu_1164_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        min_distance_list_2_1_reg_422 <= reg_534;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_0119_reg_474 <= select_ln389_2_fu_1180_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_0119_reg_474 <= reg_534;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_0121_reg_485 <= select_ln394_7_fu_1253_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_0121_reg_485 <= reg_548;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_0122_reg_463 <= select_ln389_1_fu_1172_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_0122_reg_463 <= reg_555;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_0123_reg_507 <= select_ln389_4_fu_1230_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_0123_reg_507 <= reg_561;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_0_reg_496 <= select_ln394_8_fu_1260_p3;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_0_reg_496 <= reg_567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln370_reg_1433 <= add_ln370_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln440_reg_1277 <= add_ln440_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln549_reg_1310 <= add_ln549_fu_729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_2_reg_1295 <= i_2_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        icmp_ln36_2_reg_1391 <= icmp_ln36_2_fu_837_p2;
        knn_set4_3_load_1_reg_1375 <= knn_set4_3;
        knn_set4_4_load_reg_1383 <= knn_set4_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        icmp_ln36_reg_1354 <= icmp_ln36_fu_765_p2;
        knn_set4_0_load_reg_1338 <= knn_set4_0;
        knn_set4_1_load_reg_1346 <= knn_set4_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln440_fu_602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln414_reg_1286 <= icmp_ln414_fu_608_p2;
        select_ln414_reg_1290 <= select_ln414_fu_620_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln440_reg_1282 <= icmp_ln440_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln454_reg_1300 <= icmp_ln454_fu_661_p2;
        icmp_ln454_reg_1300_pp1_iter1_reg <= icmp_ln454_reg_1300;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (index4_load_reg_1273 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        index4 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        index4_load_reg_1273 <= index4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        min_distance_list_0_reg_1456 <= min_distance_list_0_fu_1040_p8;
        select_ln380_reg_1467[0] <= select_ln380_fu_1085_p3[0];
select_ln380_reg_1467[3] <= select_ln380_fu_1085_p3[3];
select_ln380_reg_1467[5] <= select_ln380_fu_1085_p3[5];
        tmp_reg_1472 <= {{select_ln380_fu_1085_p3[5:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_Result_18_reg_1304 <= p_Result_18_fu_709_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        p_cast2_reg_1408[8 : 0] <= p_cast2_fu_918_p1[8 : 0];
        p_cast3_reg_1413[8 : 0] <= p_cast3_fu_922_p1[8 : 0];
        p_cast4_reg_1418[8 : 0] <= p_cast4_fu_926_p1[8 : 0];
        p_cast5_reg_1423[8 : 0] <= p_cast5_fu_930_p1[8 : 0];
        p_cast6_reg_1428[8 : 0] <= p_cast6_fu_934_p1[8 : 0];
        p_cast_reg_1403[8 : 0] <= p_cast_fu_914_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_966_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        p_t_reg_1451 <= p_t_fu_1034_p2;
        select_ln370_2_reg_1446 <= select_ln370_2_fu_1022_p3;
        select_ln370_reg_1441 <= select_ln370_fu_978_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state31)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state29)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_534 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_541 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_548 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_555 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state26) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_561 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_567 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_573 <= Input_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state44))) begin
        reg_578 <= grp_popcount_fu_529_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        xor_ln1350_1_reg_1333 <= xor_ln1350_1_fu_752_p2;
        xor_ln1350_reg_1328 <= xor_ln1350_fu_747_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Input_1_blk_n = Input_1_empty_n;
    end else begin
        Input_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state31)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state30)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state29)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state28)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state27)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state26)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state25)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state24)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state23)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        Input_1_read = 1'b1;
    end else begin
        Input_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        Output_1_V_TDATA_blk_n = Output_1_V_TREADY_int_regslice;
    end else begin
        Output_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = p_0_reg_496;
    end else if (((1'b1 == ap_CS_fsm_state61) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = p_0123_reg_507;
    end else if (((1'b1 == ap_CS_fsm_state60) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = p_0122_reg_463;
    end else if (((1'b1 == ap_CS_fsm_state58) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = p_0121_reg_485;
    end else if (((1'b1 == ap_CS_fsm_state57) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = min_distance_list_2_1_17_reg_518;
    end else if (((1'b1 == ap_CS_fsm_state56) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
        Output_1_V_TDATA_int_regslice = p_0119_reg_474;
    end else if ((((1'b1 == ap_CS_fsm_state59) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state55) & (1'b1 == Output_1_V_TREADY_int_regslice)))) begin
        Output_1_V_TDATA_int_regslice = 32'd0;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state29)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state28)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state27)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state26)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state25)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state24)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state23)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22)))) begin
        Output_1_V_TDATA_int_regslice = Input_1_dout;
    end else begin
        Output_1_V_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state62) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state61) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state60) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state59) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state58) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state57) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state56) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((1'b1 == ap_CS_fsm_state55) & (1'b1 == Output_1_V_TREADY_int_regslice)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001)) | ((icmp_ln454_reg_1300 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state29)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state28)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state27)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state26)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state25)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state24)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state23)) | (~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22)))) begin
        Output_1_V_TVALID_int_regslice = 1'b1;
    end else begin
        Output_1_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln440_fu_602_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln454_fu_661_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == Output_1_V_TREADY_int_regslice) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state63))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln454_reg_1300 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i_1_phi_fu_220_p4 = i_2_reg_1295;
    end else begin
        ap_phi_mux_i_1_phi_fu_220_p4 = i_1_reg_216;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln440_reg_1282 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_209_p4 = add_ln440_reg_1277;
    end else begin
        ap_phi_mux_i_phi_fu_209_p4 = i_reg_205;
    end
end

always @ (*) begin
    if (((select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_knn_set4_3_load17_phi_fu_389_p8 = reg_578;
    end else if ((((icmp_ln44_1_fu_869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)) | (~(select_ln45_2_fu_888_p3 == 3'd4) & ~(select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((select_ln45_2_fu_888_p3 == 3'd4) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_knn_set4_3_load17_phi_fu_389_p8 = knn_set4_3_load_1_reg_1375;
    end else begin
        ap_phi_mux_knn_set4_3_load17_phi_fu_389_p8 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln45_2_fu_888_p3 == 3'd4) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_knn_set4_4_load_120_phi_fu_374_p8 = reg_578;
    end else if ((((icmp_ln44_1_fu_869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)) | (~(select_ln45_2_fu_888_p3 == 3'd4) & ~(select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_knn_set4_4_load_120_phi_fu_374_p8 = knn_set4_4_load_reg_1383;
    end else begin
        ap_phi_mux_knn_set4_4_load_120_phi_fu_374_p8 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln44_1_fu_869_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)) | ((select_ln45_2_fu_888_p3 == 3'd4) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_phi_mux_knn_set4_5_load_123_phi_fu_359_p8 = knn_set4_5;
    end else if ((~(select_ln45_2_fu_888_p3 == 3'd4) & ~(select_ln45_2_fu_888_p3 == 3'd3) & (icmp_ln44_1_fu_869_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_knn_set4_5_load_123_phi_fu_359_p8 = reg_578;
    end else begin
        ap_phi_mux_knn_set4_5_load_123_phi_fu_359_p8 = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b0 == Output_1_V_TREADY_int_regslice) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state63))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_popcount_fu_529_x = xor_ln1350_1_reg_1333;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_popcount_fu_529_x = xor_ln1350_reg_1328;
    end else begin
        grp_popcount_fu_529_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        training_set4_V_0_address0 = zext_ln549_fu_741_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_set4_V_0_address0 = zext_ln414_fu_628_p1;
    end else begin
        training_set4_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        training_set4_V_0_ce0 = 1'b1;
    end else begin
        training_set4_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln414_reg_1286 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        training_set4_V_0_we0 = 1'b1;
    end else begin
        training_set4_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        training_set4_V_1_address0 = zext_ln549_fu_741_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        training_set4_V_1_address0 = zext_ln414_fu_628_p1;
    end else begin
        training_set4_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        training_set4_V_1_ce0 = 1'b1;
    end else begin
        training_set4_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln414_reg_1286 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        training_set4_V_1_we0 = 1'b1;
    end else begin
        training_set4_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (index4_load_load_fu_588_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (index4_load_load_fu_588_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln440_fu_602_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln440_fu_602_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln454_fu_661_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((icmp_ln454_fu_661_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state22 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if ((~((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice)) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == Input_1_empty_n) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln549_fu_735_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln370_fu_966_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((1'b1 == ap_CS_fsm_state57) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == ap_CS_fsm_state59) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            if (((1'b1 == ap_CS_fsm_state60) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (1'b1 == Output_1_V_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if ((~((1'b0 == Output_1_V_TREADY_int_regslice) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Output_1_V_TVALID = regslice_both_Output_1_V_U_vld_out;

assign add_ln370_1_fu_986_p2 = (i_4_reg_411 + 2'd1);

assign add_ln370_fu_938_p2 = (indvar_flatten_reg_400 + 3'd1);

assign add_ln372_fu_1268_p2 = (select_ln370_reg_1441 + 2'd1);

assign add_ln414_fu_614_p2 = (trunc_ln440_fu_598_p1 + 9'd62);

assign add_ln440_fu_592_p2 = (ap_phi_mux_i_phi_fu_209_p4 + 10'd1);

assign add_ln549_fu_729_p2 = (i_3_reg_299 + 9'd1);

assign and_ln380_1_fu_1113_p2 = (icmp_ln381_fu_1108_p2 & icmp_ln379_2_fu_1103_p2);

assign and_ln380_fu_1069_p2 = (xor_ln381_fu_1063_p2 & icmp_ln379_1_fu_1057_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd59];

assign ap_NS_fsm_state40 = ap_NS_fsm[32'd36];

assign ap_NS_fsm_state45 = ap_NS_fsm[32'd41];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == Input_1_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == Input_1_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == Output_1_V_TREADY_int_regslice)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (1'b0 == Output_1_V_TREADY_int_regslice)))) | ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((ap_enable_reg_pp1_iter1 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (1'b0 == Output_1_V_TREADY_int_regslice)))) | ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)))));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = (1'b0 == Input_1_empty_n);
end

assign ap_block_state12_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp1_stage1_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state14_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp1_stage2_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state15_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp1_stage3_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state16_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp1_stage4_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state17_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state17_pp1_stage5_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state18_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp1_stage6_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state19_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp1_stage7_iter0 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state20_io = ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0));
end

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = (((1'b0 == Input_1_empty_n) & (icmp_ln454_reg_1300 == 1'd0)) | ((1'b0 == Output_1_V_TREADY_int_regslice) & (icmp_ln454_reg_1300 == 1'd0)));
end

always @ (*) begin
    ap_block_state21_io = ((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state21_pp1_stage1_iter1 = ((icmp_ln454_reg_1300_pp1_iter1_reg == 1'd0) & (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state22 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state23 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state24 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state25 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state26 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state27 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state28 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state29 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30 = ((1'b0 == Input_1_empty_n) | (1'b0 == Output_1_V_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state63 = ((1'b0 == Output_1_V_TREADY_int_regslice) | (regslice_both_Output_1_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = ((1'b0 == Input_1_empty_n) & (icmp_ln440_reg_1282 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign empty_18_fu_948_p1 = i_4_reg_411[0:0];

assign empty_19_fu_960_p2 = (p_shl_fu_952_p3 - zext_ln370_fu_944_p1);

assign empty_21_fu_996_p1 = add_ln370_1_fu_986_p2[0:0];

assign grp_popcount_fu_529_ap_start = grp_popcount_fu_529_ap_start_reg;

assign i_2_fu_655_p2 = (ap_phi_mux_i_1_phi_fu_220_p4 + 13'd1);

assign icmp_ln36_1_fu_780_p2 = ((knn_set4_2 > select_ln36_fu_771_p3) ? 1'b1 : 1'b0);

assign icmp_ln36_2_fu_837_p2 = ((knn_set4_4 > knn_set4_3) ? 1'b1 : 1'b0);

assign icmp_ln36_3_fu_855_p2 = ((knn_set4_5 > select_ln36_2_fu_843_p3) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_765_p2 = ((knn_set4_1 > knn_set4_0) ? 1'b1 : 1'b0);

assign icmp_ln370_fu_966_p2 = ((indvar_flatten_reg_400 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_972_p2 = ((j_reg_452 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln379_1_fu_1057_p2 = (($signed(min_distance_list_0_fu_1040_p8) < $signed(min_distance_list_1_1_reg_432)) ? 1'b1 : 1'b0);

assign icmp_ln379_2_fu_1103_p2 = (($signed(min_distance_list_0_reg_1456) < $signed(min_distance_list_2_1_reg_422)) ? 1'b1 : 1'b0);

assign icmp_ln379_fu_1051_p2 = (($signed(min_distance_list_0_fu_1040_p8) < $signed(min_distance_list_1_1_16_reg_442)) ? 1'b1 : 1'b0);

assign icmp_ln381_fu_1108_p2 = ((tmp_reg_1472 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln389_1_fu_1188_p2 = ((select_ln380_1_fu_1119_p3 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_1136_p2 = ((tmp_1_fu_1126_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_1194_p2 = ((select_ln380_1_fu_1119_p3 == 6'd1) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_608_p2 = ((ap_phi_mux_i_phi_fu_209_p4 < 10'd450) ? 1'b1 : 1'b0);

assign icmp_ln440_fu_602_p2 = ((ap_phi_mux_i_phi_fu_209_p4 == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln44_1_fu_869_p2 = ((reg_578 < select_ln36_3_fu_861_p3) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_794_p2 = ((reg_578 < select_ln36_1_fu_786_p3) ? 1'b1 : 1'b0);

assign icmp_ln454_fu_661_p2 = ((ap_phi_mux_i_1_phi_fu_220_p4 == 13'd5400) ? 1'b1 : 1'b0);

assign icmp_ln549_fu_735_p2 = ((i_3_reg_299 == 9'd450) ? 1'b1 : 1'b0);

assign index4_load_load_fu_588_p1 = index4;

assign j_cast_fu_1030_p1 = select_ln370_fu_978_p3;

assign or_ln380_fu_1079_p2 = (icmp_ln379_fu_1051_p2 | and_ln380_fu_1069_p2);

assign or_ln45_fu_883_p2 = (icmp_ln36_3_fu_855_p2 | icmp_ln36_2_reg_1391);

assign p_Result_18_fu_709_p9 = {{{{{{{{reg_534}, {reg_541}}, {reg_548}}, {reg_555}}, {reg_561}}, {reg_567}}, {reg_573}}, {Input_1_dout}};

assign p_Result_s_fu_633_p9 = {{{{{{{{reg_534}, {reg_541}}, {reg_548}}, {reg_555}}, {reg_561}}, {reg_567}}, {reg_573}}, {Input_1_dout}};

assign p_cast2_fu_918_p1 = knn_set4_1_load_1_reg_275;

assign p_cast3_fu_922_p1 = knn_set4_2_load_1_reg_263;

assign p_cast4_fu_926_p1 = knn_set4_3_load_reg_251;

assign p_cast5_fu_930_p1 = knn_set4_4_load_1_reg_239;

assign p_cast6_fu_934_p1 = knn_set4_5_load_1_reg_227;

assign p_cast_fu_914_p1 = knn_set4_0_load_1_reg_287;

assign p_mid1_fu_1008_p2 = (p_shl13_mid1_fu_1000_p3 - zext_ln370_1_fu_992_p1);

assign p_shl13_mid1_fu_1000_p3 = {{empty_21_fu_996_p1}, {2'd0}};

assign p_shl_fu_952_p3 = {{empty_18_fu_948_p1}, {2'd0}};

assign p_t_fu_1034_p2 = (select_ln370_1_fu_1014_p3 + j_cast_fu_1030_p1);

assign select_ln36_1_fu_786_p3 = ((icmp_ln36_1_fu_780_p2[0:0] == 1'b1) ? knn_set4_2 : select_ln36_fu_771_p3);

assign select_ln36_2_fu_843_p3 = ((icmp_ln36_2_reg_1391[0:0] == 1'b1) ? knn_set4_4_load_reg_1383 : knn_set4_3_load_1_reg_1375);

assign select_ln36_3_fu_861_p3 = ((icmp_ln36_3_fu_855_p2[0:0] == 1'b1) ? knn_set4_5 : select_ln36_2_fu_843_p3);

assign select_ln36_fu_771_p3 = ((icmp_ln36_reg_1354[0:0] == 1'b1) ? knn_set4_1_load_reg_1346 : knn_set4_0_load_reg_1338);

assign select_ln370_1_fu_1014_p3 = ((icmp_ln372_fu_972_p2[0:0] == 1'b1) ? p_mid1_fu_1008_p2 : empty_19_fu_960_p2);

assign select_ln370_2_fu_1022_p3 = ((icmp_ln372_fu_972_p2[0:0] == 1'b1) ? add_ln370_1_fu_986_p2 : i_4_reg_411);

assign select_ln370_fu_978_p3 = ((icmp_ln372_fu_972_p2[0:0] == 1'b1) ? 2'd0 : j_reg_452);

assign select_ln380_1_fu_1119_p3 = ((and_ln380_1_fu_1113_p2[0:0] == 1'b1) ? 6'd2 : select_ln380_reg_1467);

assign select_ln380_fu_1085_p3 = ((or_ln380_fu_1079_p2[0:0] == 1'b1) ? zext_ln380_fu_1075_p1 : 6'd40);

assign select_ln389_1_fu_1172_p3 = ((icmp_ln389_fu_1136_p2[0:0] == 1'b1) ? p_0123_reg_507 : select_ln394_1_fu_1149_p3);

assign select_ln389_2_fu_1180_p3 = ((icmp_ln389_fu_1136_p2[0:0] == 1'b1) ? min_distance_list_2_1_17_reg_518 : select_ln394_2_fu_1157_p3);

assign select_ln389_3_fu_1222_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? min_distance_list_1_1_16_reg_442 : select_ln394_3_fu_1200_p3);

assign select_ln389_4_fu_1230_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? p_0_reg_496 : select_ln394_4_fu_1207_p3);

assign select_ln389_5_fu_1238_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? min_distance_list_1_1_16_reg_442 : select_ln394_5_fu_1215_p3);

assign select_ln389_fu_1164_p3 = ((icmp_ln389_fu_1136_p2[0:0] == 1'b1) ? min_distance_list_2_1_17_reg_518 : select_ln394_fu_1142_p3);

assign select_ln394_1_fu_1149_p3 = ((and_ln380_1_fu_1113_p2[0:0] == 1'b1) ? 32'd3 : p_0122_reg_463);

assign select_ln394_2_fu_1157_p3 = ((and_ln380_1_fu_1113_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : p_0119_reg_474);

assign select_ln394_3_fu_1200_p3 = ((icmp_ln394_fu_1194_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : min_distance_list_1_1_reg_432);

assign select_ln394_4_fu_1207_p3 = ((icmp_ln394_fu_1194_p2[0:0] == 1'b1) ? 32'd3 : p_0123_reg_507);

assign select_ln394_5_fu_1215_p3 = ((icmp_ln394_fu_1194_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : min_distance_list_2_1_17_reg_518);

assign select_ln394_6_fu_1246_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : min_distance_list_1_1_16_reg_442);

assign select_ln394_7_fu_1253_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : p_0121_reg_485);

assign select_ln394_8_fu_1260_p3 = ((icmp_ln389_1_fu_1188_p2[0:0] == 1'b1) ? 32'd3 : p_0_reg_496);

assign select_ln394_fu_1142_p3 = ((and_ln380_1_fu_1113_p2[0:0] == 1'b1) ? min_distance_list_0_reg_1456 : min_distance_list_2_1_reg_422);

assign select_ln414_fu_620_p3 = ((icmp_ln414_fu_608_p2[0:0] == 1'b1) ? trunc_ln440_fu_598_p1 : add_ln414_fu_614_p2);

assign select_ln45_1_fu_875_p3 = ((icmp_ln36_3_fu_855_p2[0:0] == 1'b1) ? 3'd5 : 3'd4);

assign select_ln45_2_fu_888_p3 = ((or_ln45_fu_883_p2[0:0] == 1'b1) ? select_ln45_1_fu_875_p3 : 3'd3);

assign select_ln45_fu_803_p3 = ((icmp_ln36_1_fu_780_p2[0:0] == 1'b1) ? 2'd2 : zext_ln45_fu_800_p1);

assign tmp_1_fu_1126_p4 = {{select_ln380_1_fu_1119_p3[5:1]}};

assign trunc_ln440_fu_598_p1 = ap_phi_mux_i_phi_fu_209_p4[8:0];

assign xor_ln1350_1_fu_752_p2 = (training_set4_V_1_q0 ^ p_Result_18_reg_1304);

assign xor_ln1350_fu_747_p2 = (training_set4_V_0_q0 ^ p_Result_18_reg_1304);

assign xor_ln381_fu_1063_p2 = (icmp_ln379_fu_1051_p2 ^ 1'd1);

assign zext_ln370_1_fu_992_p1 = add_ln370_1_fu_986_p2;

assign zext_ln370_fu_944_p1 = i_4_reg_411;

assign zext_ln380_fu_1075_p1 = and_ln380_fu_1069_p2;

assign zext_ln414_fu_628_p1 = select_ln414_reg_1290;

assign zext_ln45_fu_800_p1 = icmp_ln36_reg_1354;

assign zext_ln549_fu_741_p1 = i_3_reg_299;

always @ (posedge ap_clk) begin
    p_cast_reg_1403[31:9] <= 23'b00000000000000000000000;
    p_cast2_reg_1408[31:9] <= 23'b00000000000000000000000;
    p_cast3_reg_1413[31:9] <= 23'b00000000000000000000000;
    p_cast4_reg_1418[31:9] <= 23'b00000000000000000000000;
    p_cast5_reg_1423[31:9] <= 23'b00000000000000000000000;
    p_cast6_reg_1428[31:9] <= 23'b00000000000000000000000;
    select_ln380_reg_1467[2:1] <= 2'b00;
    select_ln380_reg_1467[4] <= 1'b0;
end

endmodule //update_knn2_update_knn4_sub
