#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 16 22:56:21 2023
# Process ID: 36272
# Current directory: C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1
# Command line: vivado.exe -log display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display.tcl
# Log file: C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1/display.vds
# Journal file: C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display.tcl -notrace
Command: synth_design -top display -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:3]
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1/.Xil/Vivado-36272-LAPTOP-D5M397KF/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1/.Xil/Vivado-36272-LAPTOP-D5M397KF/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/XADCdemo.v:70]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/XADCdemo.v:70]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (2#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (3#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (4#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (5#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (6#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (7#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (8#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/clk_div.v:3]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (9#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/counter_10bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (10#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/counter_10bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (11#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/vga_sync.v:3]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (12#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'allMover' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allMover.v:3]
INFO: [Synth 8-6157] synthesizing module 'moverModule' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/moverModule.v:3]
	Parameter MIN_X bound to: 55 - type: integer 
	Parameter MAX_X bound to: 585 - type: integer 
	Parameter MIN_Y bound to: 75 - type: integer 
	Parameter MAX_Y bound to: 405 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'moverModule' (13#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/moverModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'allMover' (14#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allMover.v:3]
INFO: [Synth 8-6157] synthesizing module 'allCollider' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:3]
INFO: [Synth 8-6157] synthesizing module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/collisionResolver.v:3]
	Parameter radius bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'collisionResolver' (15#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/collisionResolver.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:126]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:127]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:128]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:129]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:130]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:131]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:133]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:134]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:135]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:136]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:137]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:139]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:140]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:141]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:142]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:144]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:145]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:148]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:149]
WARNING: [Synth 8-689] width (2) of port connection 'nextFlag' does not match port width (3) of module 'collisionResolver' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:151]
INFO: [Synth 8-6155] done synthesizing module 'allCollider' (16#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/allCollider.v:3]
INFO: [Synth 8-6157] synthesizing module 'pix_gen_menu' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:3]
INFO: [Synth 8-3876] $readmem data file 'start_button_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:27]
INFO: [Synth 8-3876] $readmem data file 'start_button_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:28]
INFO: [Synth 8-3876] $readmem data file '8bitpool_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:30]
INFO: [Synth 8-3876] $readmem data file '8bitpool_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:31]
INFO: [Synth 8-3876] $readmem data file 'balls_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:34]
INFO: [Synth 8-3876] $readmem data file 'balls_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pix_gen_menu' (17#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_menu.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'red' does not match port width (4) of module 'pix_gen_menu' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:774]
WARNING: [Synth 8-689] width (5) of port connection 'green' does not match port width (4) of module 'pix_gen_menu' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:774]
WARNING: [Synth 8-689] width (5) of port connection 'blue' does not match port width (4) of module 'pix_gen_menu' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:774]
INFO: [Synth 8-6157] synthesizing module 'pix_gen_game_over' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:3]
INFO: [Synth 8-3876] $readmem data file 'Replay_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:25]
INFO: [Synth 8-3876] $readmem data file 'Replay_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:26]
INFO: [Synth 8-3876] $readmem data file 'GameOver_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:28]
INFO: [Synth 8-3876] $readmem data file 'GameOver_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:29]
INFO: [Synth 8-6155] done synthesizing module 'pix_gen_game_over' (18#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_game_over.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'red' does not match port width (4) of module 'pix_gen_game_over' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:777]
WARNING: [Synth 8-689] width (5) of port connection 'green' does not match port width (4) of module 'pix_gen_game_over' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:777]
WARNING: [Synth 8-689] width (5) of port connection 'blue' does not match port width (4) of module 'pix_gen_game_over' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:777]
INFO: [Synth 8-6157] synthesizing module 'pix_gen_win' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_win.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pix_gen_win' (19#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_win.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'red' does not match port width (4) of module 'pix_gen_win' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:780]
WARNING: [Synth 8-689] width (5) of port connection 'green' does not match port width (4) of module 'pix_gen_win' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:780]
WARNING: [Synth 8-689] width (5) of port connection 'blue' does not match port width (4) of module 'pix_gen_win' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:780]
INFO: [Synth 8-6157] synthesizing module 'pix_gen_pool_2' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_pool_2.v:3]
	Parameter bg_border bound to: 1859 - type: integer 
	Parameter bg_board bound to: 1430 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ball3.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_pool_2.v:75]
INFO: [Synth 8-6157] synthesizing module 'cue_sprite' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:3]
INFO: [Synth 8-3876] $readmem data file 'vert_cue_data_2.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:33]
INFO: [Synth 8-3876] $readmem data file 'vert_cue_pal_4.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:34]
INFO: [Synth 8-3876] $readmem data file 'diag_cue_data.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:36]
INFO: [Synth 8-3876] $readmem data file 'diag_cue_pal.mem' is read successfully [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:37]
INFO: [Synth 8-6155] done synthesizing module 'cue_sprite' (20#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/stick_sprite.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pix_gen_pool_2' (21#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/pix_gen_pool_2.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'red' does not match port width (4) of module 'pix_gen_pool_2' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:803]
WARNING: [Synth 8-689] width (5) of port connection 'green' does not match port width (4) of module 'pix_gen_pool_2' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:803]
WARNING: [Synth 8-689] width (5) of port connection 'blue' does not match port width (4) of module 'pix_gen_pool_2' [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:803]
INFO: [Synth 8-6155] done synthesizing module 'display' (22#1) [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/sources_1/new/display2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1042.453 ; gain = 14.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.676 ; gain = 17.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.676 ; gain = 17.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1045.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Musab/OneDrive - Habib University/3rd Semester/DLD/project - scoring/Basys3-Joystick-Interfacing/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1146.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1146.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.871 ; gain = 118.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.871 ; gain = 118.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for x1/XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1146.871 ; gain = 118.516
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0000024CB1557000
DSP Debug: swapped A/B pins for adder 0000024C8D97DFC0
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1146.871 ; gain = 118.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 57    
	   3 Input   32 Bit       Adders := 56    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 6     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 15    
	   2 Input   12 Bit       Adders := 40    
	   4 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 14    
	   2 Input   11 Bit       Adders := 28    
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 44    
	   7 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 22    
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 112   
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 20    
+---Multipliers : 
	               8x32  Multipliers := 2     
	               9x32  Multipliers := 2     
	              32x32  Multipliers := 42    
	               3x32  Multipliers := 4     
	               6x32  Multipliers := 3     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 44    
	   2 Input   10 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 8     
	   3 Input    7 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 198   
	   3 Input    5 Bit        Muxes := 84    
	   2 Input    4 Bit        Muxes := 31    
	   4 Input    4 Bit        Muxes := 7     
	  16 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 93    
	   9 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP blue3, operation Mode is: A*(B:0x99).
DSP Report: operator blue3 is absorbed into DSP blue3.
DSP Report: Generating DSP blue2, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff10).
DSP Report: operator blue2 is absorbed into DSP blue2.
DSP Report: Generating DSP blue3, operation Mode is: A*(B:0xc4).
DSP Report: operator blue3 is absorbed into DSP blue3.
DSP Report: Generating DSP blue2, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff24).
DSP Report: operator blue2 is absorbed into DSP blue2.
DSP Report: Generating DSP blue3, operation Mode is: A*(B:0x132).
DSP Report: operator blue3 is absorbed into DSP blue3.
DSP Report: Generating DSP blue2, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff5b).
DSP Report: operator blue2 is absorbed into DSP blue2.
