{
  "DESIGN_NAME": "des_core",
  "VERILOG_FILES": [
    "dir::des_core.v"
  ],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25,
  "FP_CORE_UTIL": 40,
  "GRT_ANTENNA_ITERS": 15,
  "GRT_ANTENNA_MARGIN": 20,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "MAX_TRANSITION_CONSTRAINT": 2,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 35,
  "DESIGN_REPAIR_MAX_CAP_PCT": 35,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 1200, 1200]
}
