Analysis & Elaboration report for VGAFSM
Fri Oct 10 09:51:56 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: vgaController:u_vgac
  5. Parameter Settings for User Entity Instance: btn_debouncer:u_db_start
  6. Parameter Settings for User Entity Instance: btn_debouncer:u_db_click
  7. Parameter Settings for User Entity Instance: memory_game_top_bc:u_game
  8. Parameter Settings for User Entity Instance: memory_game_top_bc:u_game|board_core:u_board
  9. Parameter Settings for User Entity Instance: videoGen_game:u_vgen|cardGrid_game:u_grid
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"
 12. Port Connectivity Checks: "btn_debouncer:u_db_click"
 13. Port Connectivity Checks: "btn_debouncer:u_db_start"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Oct 10 09:51:56 2025       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; VGAFSM                                      ;
; Top-level Entity Name         ; memoria_fpga_top                            ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:u_vgac ;
+----------------+------------+-------------------------------------+
; Parameter Name ; Value      ; Type                                ;
+----------------+------------+-------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                     ;
; HFP            ; 0000010000 ; Unsigned Binary                     ;
; HSYN           ; 0001100000 ; Unsigned Binary                     ;
; HBP            ; 0000110000 ; Unsigned Binary                     ;
; HMAX           ; 1100100000 ; Unsigned Binary                     ;
; VBP            ; 0000100001 ; Unsigned Binary                     ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                     ;
; VFP            ; 0000001010 ; Unsigned Binary                     ;
; VSYN           ; 0000000010 ; Unsigned Binary                     ;
; VMAX           ; 1000001101 ; Unsigned Binary                     ;
+----------------+------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debouncer:u_db_start ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; CNTR_BITS      ; 18    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debouncer:u_db_click ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; CNTR_BITS      ; 18    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_game_top_bc:u_game ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; TICKS_PER_TURN ; 300   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_game_top_bc:u_game|board_core:u_board ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N_CARDS        ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGen_game:u_vgen|cardGrid_game:u_grid ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; CARDS_X        ; 4     ; Signed Integer                                                ;
; CARDS_Y        ; 4     ; Signed Integer                                                ;
; SCR_W          ; 640   ; Signed Integer                                                ;
; SCR_H          ; 480   ; Signed Integer                                                ;
; MARGIN_L       ; 20    ; Signed Integer                                                ;
; MARGIN_R       ; 20    ; Signed Integer                                                ;
; MARGIN_T       ; 20    ; Signed Integer                                                ;
; MARGIN_B       ; 20    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; memoria_fpga_top   ; VGAFSM             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm"                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; game_active    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; validate_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debouncer:u_db_click"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debouncer:u_db_start"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; level ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 10 09:51:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAFSM -c VGAFSM --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memory_game_fsm_bc.sv
    Info (12023): Found entity 1: memory_game_fsm_bc File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file board_core.sv
    Info (12023): Found entity 1: board_core File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/board_core.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pair_check_rom.sv
    Info (12023): Found entity 1: pair_check_rom File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/pair_check_rom.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file board_pair_top.sv
    Info (12023): Found entity 1: board_pair_top File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/board_pair_top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file memory_game_top_bc.sv
    Info (12023): Found entity 1: memory_game_top_bc File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen_game File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/vga.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/rectgen.sv Line: 1
    Info (12023): Found entity 2: pll File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/rectgen.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top_fpga.sv
    Info (12023): Found entity 1: top_fpga File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/top_fpga.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file btn_debouncer.sv
    Info (12023): Found entity 1: btn_debouncer File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/btn_debouncer.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cardgrid_game.sv
    Info (12023): Found entity 1: cardGrid_game File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memoria_fpga_top.sv
    Info (12023): Found entity 1: memoria_fpga_top File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file turn_leds.sv
    Info (12023): Found entity 1: turn_leds File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/turn_leds.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file scoreboard_pairs.sv
    Info (12023): Found entity 1: scoreboard_pairs File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/scoreboard_pairs.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg_decoder.sv
    Info (12023): Found entity 1: hex7seg_active_low File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/hex7seg_decoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_memory_game_top_bc.sv
    Info (12023): Found entity 1: tb_memory_game_top_bc File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/tb_memory_game_top_bc.sv Line: 3
Info (12127): Elaborating entity "memoria_fpga_top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 32
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:u_vgac" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 43
Info (12128): Elaborating entity "btn_debouncer" for hierarchy "btn_debouncer:u_db_start" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 55
Info (12128): Elaborating entity "memory_game_top_bc" for hierarchy "memory_game_top_bc:u_game" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 88
Info (12128): Elaborating entity "board_core" for hierarchy "memory_game_top_bc:u_game|board_core:u_board" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv Line: 173
Info (12128): Elaborating entity "pair_check_rom" for hierarchy "memory_game_top_bc:u_game|pair_check_rom:u_pair" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv Line: 186
Info (12128): Elaborating entity "memory_game_fsm_bc" for hierarchy "memory_game_top_bc:u_game|memory_game_fsm_bc:u_fsm" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv Line: 226
Warning (10036): Verilog HDL or VHDL warning at memory_game_fsm_bc.sv(105): object "last_match" assigned a value but never read File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv Line: 105
Info (10264): Verilog HDL Case Statement information at memory_game_fsm_bc.sv(126): all case item expressions in this case statement are onehot File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_fsm_bc.sv Line: 126
Info (12128): Elaborating entity "scoreboard_pairs" for hierarchy "memory_game_top_bc:u_game|scoreboard_pairs:u_score" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memory_game_top_bc.sv Line: 238
Info (12128): Elaborating entity "turn_leds" for hierarchy "turn_leds:u_leds" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 98
Info (12128): Elaborating entity "hex7seg_active_low" for hierarchy "hex7seg_active_low:u_hex_p1" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 107
Info (12128): Elaborating entity "videoGen_game" for hierarchy "videoGen_game:u_vgen" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/memoria_fpga_top.sv Line: 141
Info (10264): Verilog HDL Case Statement information at videoGen.sv(113): all case item expressions in this case statement are onehot File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv Line: 113
Info (12128): Elaborating entity "cardGrid_game" for hierarchy "videoGen_game:u_vgen|cardGrid_game:u_grid" File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/videoGen.sv Line: 34
Warning (10230): Verilog HDL assignment warning at cardGrid_game.sv(67): truncated value with size 32 to match size of target (4) File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv Line: 67
Warning (10230): Verilog HDL assignment warning at cardGrid_game.sv(96): truncated value with size 32 to match size of target (4) File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/cardGrid_game.sv Line: 96
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/output_files/VGAFSM.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Fri Oct 10 09:51:56 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:26


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio3/ffuchs_echavarria_digital_design_lab3_2025/LAB3NUEVO/Lab3VGA+FSM/output_files/VGAFSM.map.smsg.


