Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 676 components and 2850 component-terminals.
Notice 0:     Created 579 nets and 1498 connections.
Notice 0: Finished DEF file: gcd.def
Min routing layer: 1
Max routing layer: 10
Global adjustment: 0.0
Unidirectional routing: false
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 2874
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 36
[INFO GRT-0018] Processing 8469 obstacles on layer 1

Final usage/overflow report: 

[Overflow Report] Total Usage   : 3332
[Overflow Report] Total Capacity: 149734
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO GRT-0110] Final usage          : 3332
[INFO GRT-0111] Final number of vias : 1228
[INFO GRT-0112] Final usage 3D       : 7016
[INFO GRT-0018] Total wirelength: 10222 um
[INFO GRT-0014] Num routed nets: 563
No differences found.
