5 18 1fd81 6 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (race5.vcd) 2 -o (race5.cdd) 2 -v (race5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 race5.v 11 45 1 
2 1 26 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 1 13 7000a 1 0 3 0 4 17 0 f 0 1 2 0
1 b 2 13 7000d 1 0 3 0 4 17 0 f 0 3 1 0
1 clk 3 14 107000a 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
7 3 17 17
3 1 main.u$2 "main.u$2" 0 race5.v 26 34 1 
2 2 27 27 27 e0011 1 0 21004 0 0 1 16 0 0
2 3 27 27 27 8000a 0 1 1410 0 0 1 1 clk
2 4 27 27 27 80011 1 37 16 2 3
2 5 28 28 28 90009 1 0 1008 0 0 32 48 5 0
2 6 28 28 28 80009 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 29 29 29 e0011 1 0 21008 0 0 1 16 1 0
2 8 29 29 29 8000a 0 1 1410 0 0 1 1 clk
2 9 29 29 29 80011 1 37 1a 7 8
2 10 30 30 30 90009 1 0 1008 0 0 32 48 5 0
2 11 30 30 30 80009 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 31 31 31 e0011 1 0 21004 0 0 1 16 0 0
2 13 31 31 31 8000a 0 1 1410 0 0 1 1 clk
2 14 31 31 31 80011 1 37 16 12 13
2 15 32 32 32 90009 1 0 1008 0 0 32 48 5 0
2 16 32 32 32 80009 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 33 33 33 e0011 1 0 21008 0 0 1 16 1 0
2 18 33 33 33 8000a 0 1 1410 0 0 1 1 clk
2 19 33 33 33 80011 1 37 1a 17 18
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 11 11 4
4 11 0 14 0 4
4 14 0 16 16 4
4 16 0 19 0 4
4 19 0 0 0 4
3 1 main.u$3 "main.u$3" 0 race5.v 36 43 1 
