#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 20 18:25:14 2023
# Process ID: 958156
# Current directory: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1
# Command line: vivado -log soc_axi_lite_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_axi_lite_top.tcl -notrace
# Log file: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top.vdi
# Journal file: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
Command: link_design -top soc_axi_lite_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter.dcp' for cell 'u_axi_clock_sync'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.dcp' for cell 'u_axi_crossbar_1x2'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/axi_ram.dcp' for cell 'u_axi_ram/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/btb_ram/btb_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Btb_item/btb_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/pht_ram/pht_ram.dcp' for cell 'u_cpu/mycpu_cache_item/cpu/Predactor_item/Predactor_Pht_item/pht_ram_item'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/Cache/ip/data_bank/data_bank.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank0'
INFO: [Project 1-454] Reading design checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/Cache/ip/tagv_ram/tagv_ram.dcp' for cell 'u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/tagv_ram_item'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1748.023 ; gain = 0.000 ; free physical = 1925 ; free virtual = 8974
INFO: [Netlist 29-17] Analyzing 1912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.285 ; gain = 595.984 ; free physical = 1361 ; free virtual = 8412
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'num_data[0]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[1]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[2]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[3]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[4]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[5]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[6]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[7]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[8]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[9]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[10]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[11]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[12]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[13]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[14]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[15]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[16]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[17]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[18]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[19]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[20]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[21]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[22]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[23]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[24]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[25]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[26]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[27]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[28]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[29]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[30]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[31]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'num_data[*]'. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Finished Parsing XDC File [/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/ip/axi_clock_converter/axi_clock_converter_clocks.xdc] for cell 'u_axi_clock_sync/inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ysyx/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2549.223 ; gain = 0.000 ; free physical = 1384 ; free virtual = 8435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances

17 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2549.223 ; gain = 1103.395 ; free physical = 1384 ; free virtual = 8435
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2613.254 ; gain = 64.031 ; free physical = 1369 ; free virtual = 8422

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e1806801

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2613.254 ; gain = 0.000 ; free physical = 1353 ; free virtual = 8406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 256 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 947953c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1225 ; free virtual = 8276
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 55 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 143708105

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1225 ; free virtual = 8276
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 108f562ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1223 ; free virtual = 8274
INFO: [Opt 31-389] Phase Sweep created 20 cells and removed 181 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 108f562ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1223 ; free virtual = 8274
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 108f562ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1223 ; free virtual = 8274
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 781abe91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1223 ; free virtual = 8274
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              55  |                                             31  |
|  Constant propagation         |               5  |              34  |                                             30  |
|  Sweep                        |              20  |             181  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             46  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2687.238 ; gain = 0.000 ; free physical = 1223 ; free virtual = 8274
Ending Logic Optimization Task | Checksum: 18e61b40b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2687.238 ; gain = 1.000 ; free physical = 1223 ; free virtual = 8274

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-2016.317 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 278 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 4 Total Ports: 556
Ending PowerOpt Patch Enables Task | Checksum: 1e474a312

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1106 ; free virtual = 8157
Ending Power Optimization Task | Checksum: 1e474a312

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 3372.914 ; gain = 685.676 ; free physical = 1142 ; free virtual = 8193

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13c0bd7fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8206
Ending Final Cleanup Task | Checksum: 13c0bd7fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8206

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8206
Ending Netlist Obfuscation Task | Checksum: 13c0bd7fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1155 ; free virtual = 8206
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 34 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 3372.914 ; gain = 823.691 ; free physical = 1155 ; free virtual = 8206
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1134 ; free virtual = 8185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1128 ; free virtual = 8180
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3372.914 ; gain = 0.000 ; free physical = 1122 ; free virtual = 8180
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
Command: report_drc -file soc_axi_lite_top_drc_opted.rpt -pb soc_axi_lite_top_drc_opted.pb -rpx soc_axi_lite_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_10) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_26) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1) which is driven by a register (u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1118 ; free virtual = 8177
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ed2b1cff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1118 ; free virtual = 8177
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1118 ; free virtual = 8177

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147b2dfa0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1110 ; free virtual = 8168

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a82f4e2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1066 ; free virtual = 8124

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a82f4e2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1066 ; free virtual = 8124
Phase 1 Placer Initialization | Checksum: 2a82f4e2d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1063 ; free virtual = 8122

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2d065d12f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1047 ; free virtual = 8105

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 444 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 703 nets or cells. Created 529 new cells, deleted 174 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[2] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[5] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[1] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[0] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[4] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[7] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[3] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[7] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[6] could not be optimized because driver u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_9 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_23 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_19 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[5] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_60 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_13 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_10 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13] could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_15 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_22 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[6] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_29 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_31 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_11 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[4] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_17 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_25 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr_18_sn_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_20 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_48 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_13 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_35 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_49 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_46 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_18 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_28 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_21 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_26 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_0 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_5 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_4 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_8 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_34 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19] could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_7 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_24 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_17 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_33 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_12 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[3] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/ram_enb could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_9 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_25 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_6 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_0 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_18 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_3 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_8 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_36 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_12 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_19 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_30 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_8 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_22 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_12 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_0 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[14]_2 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_14 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/addra[2] could not be optimized because driver u_cpu/mycpu_cache_item/dcache_item/index_op_queue/tagv_ram_item_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_araddr[18]_1 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_32 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[19]_18 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34 could not be replicated
INFO: [Physopt 32-117] Net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[13]_4 could not be optimized because driver u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 987 ; free virtual = 8046

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          529  |            174  |                   703  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          529  |            174  |                   703  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 200ff7798

Time (s): cpu = 00:01:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 985 ; free virtual = 8044
Phase 2.2 Global Placement Core | Checksum: 12a242703

Time (s): cpu = 00:01:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 978 ; free virtual = 8037
Phase 2 Global Placement | Checksum: 12a242703

Time (s): cpu = 00:01:53 ; elapsed = 00:00:37 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 990 ; free virtual = 8048

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa72bba4

Time (s): cpu = 00:01:59 ; elapsed = 00:00:39 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 987 ; free virtual = 8046

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e3747405

Time (s): cpu = 00:02:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 984 ; free virtual = 8042

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ca2e2513

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 984 ; free virtual = 8042

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 186ecf0cf

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 984 ; free virtual = 8042

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14b53cbbf

Time (s): cpu = 00:02:25 ; elapsed = 00:00:51 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 985 ; free virtual = 8043

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1728a0e59

Time (s): cpu = 00:02:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 963 ; free virtual = 8022

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 172ed7555

Time (s): cpu = 00:02:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 964 ; free virtual = 8023

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e0052d12

Time (s): cpu = 00:02:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 964 ; free virtual = 8023

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ecb834ca

Time (s): cpu = 00:02:57 ; elapsed = 00:01:11 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 965 ; free virtual = 8023
Phase 3 Detail Placement | Checksum: 1ecb834ca

Time (s): cpu = 00:02:57 ; elapsed = 00:01:12 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 965 ; free virtual = 8023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7bc69c2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/cpu_resetn_reg_rep__1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7bc69c2

Time (s): cpu = 00:03:15 ; elapsed = 00:01:16 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 972 ; free virtual = 8031
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.951. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b99f27ec

Time (s): cpu = 00:04:15 ; elapsed = 00:02:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 968 ; free virtual = 8026
Phase 4.1 Post Commit Optimization | Checksum: 1b99f27ec

Time (s): cpu = 00:04:15 ; elapsed = 00:02:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 968 ; free virtual = 8026

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b99f27ec

Time (s): cpu = 00:04:16 ; elapsed = 00:02:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b99f27ec

Time (s): cpu = 00:04:16 ; elapsed = 00:02:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028
Phase 4.4 Final Placement Cleanup | Checksum: 11a9d6e5d

Time (s): cpu = 00:04:16 ; elapsed = 00:02:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11a9d6e5d

Time (s): cpu = 00:04:16 ; elapsed = 00:02:01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028
Ending Placer Task | Checksum: fe6066b9

Time (s): cpu = 00:04:16 ; elapsed = 00:02:01 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 969 ; free virtual = 8028
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:20 ; elapsed = 00:02:03 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1019 ; free virtual = 8077
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1019 ; free virtual = 8077
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 977 ; free virtual = 8072
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1015 ; free virtual = 8084
INFO: [runtcl-4] Executing : report_io -file soc_axi_lite_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1002 ; free virtual = 8070
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_placed.rpt -pb soc_axi_lite_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 1014 ; free virtual = 8082
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 987 ; free virtual = 8056

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.951 | TNS=-1399.967 |
Phase 1 Physical Synthesis Initialization | Checksum: 14de1faa1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 968 ; free virtual = 8037
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.951 | TNS=-1399.967 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14de1faa1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 966 ; free virtual = 8034

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.951 | TNS=-1399.967 |
INFO: [Physopt 32-702] Processed net u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[72]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.949 | TNS=-1355.438 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.929 | TNS=-1359.938 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_replica
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.923 | TNS=-1367.545 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[144]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[144]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.918 | TNS=-1375.953 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN_2.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_replica_2
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/uncache_en_buffer_reg.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/sramaxibridge_item/w_ns[0]. Critical path length was reduced through logic transformation on cell u_cpu/sramaxibridge_item/FSM_onehot_w_cs[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/uncache_en_buffer_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.753 | TNS=-1375.549 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[181].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[337]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[181]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.752 | TNS=-1375.227 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[233]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[203] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[203].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[278]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[203]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.742 | TNS=-1367.689 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[189].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[345]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[189]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.742 | TNS=-1367.445 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[84].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[117]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.736 | TNS=-1365.130 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[185].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[341]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[185]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.734 | TNS=-1364.856 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[157].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[313]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[157]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.731 | TNS=-1364.807 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.730 | TNS=-1384.125 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[219].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[332]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[219]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.723 | TNS=-1378.294 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[220].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[333]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[220]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.714 | TNS=-1349.091 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder[3].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder_reg[3]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.713 | TNS=-1349.291 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.708 | TNS=-1333.199 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[34]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.708 | TNS=-1317.359 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[205].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[205]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[205]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.692 | TNS=-1315.416 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[156]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-1315.287 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[217].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[330]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[217]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.688 | TNS=-1313.165 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[142]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[142]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.684 | TNS=-1312.227 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[194].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[194]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[194]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/tagv_ram_item_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/queue_tail_reg[2]_4. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/dcache_item/index_op_queue/bank0_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.678 | TNS=-1314.702 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder_reg[0]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.671 | TNS=-1303.836 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[44]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.667 | TNS=-1313.049 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-1315.478 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.655 | TNS=-1325.943 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.654 | TNS=-1330.140 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[206]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.650 | TNS=-1325.216 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[206]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.649 | TNS=-1327.320 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[30].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[313]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.646 | TNS=-1327.249 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.646 | TNS=-1326.643 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/data_cs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/r_cs_reg[1]_3.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/r_cs[0]_i_4
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/r_cs[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/r_cs[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/dcache_item/r_cs_reg[1]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.644 | TNS=-1326.062 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/inst_cs[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/search_buffer_we_count_reg.  Did not re-place instance u_cpu/mycpu_cache_item/icache_item/index_op_queue/r_cs[0]_i_2__0
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/r_cs[0]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/r_cs[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/search_buffer_we_count_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.633 | TNS=-1325.565 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[146].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[146]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[146]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.628 | TNS=-1325.101 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len_reg[3]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[471]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[331]_i_4
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.625 | TNS=-1322.071 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/tagv_ram_item_i_1
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.623 | TNS=-1320.391 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[331]_i_4
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[471]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.617 | TNS=-1223.175 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[7].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[40]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.605 | TNS=-1218.023 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[74]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.596 | TNS=-1232.008 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[154]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.592 | TNS=-1232.047 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[162]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[162]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[98]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[162]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[162]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.587 | TNS=-1231.744 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[2].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[35]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.585 | TNS=-1230.548 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.580 | TNS=-1230.040 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[3].  Re-placed instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[36]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.575 | TNS=-1228.267 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[188].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[344]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[188]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.575 | TNS=-1228.148 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[145].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[145]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[145]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.568 | TNS=-1228.017 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[34]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.568 | TNS=-1225.599 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[141]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.568 | TNS=-1226.069 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.564 | TNS=-1233.903 |
INFO: [Physopt 32-601] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2. Net driver u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_2 was replaced.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.559 | TNS=-1235.550 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[53].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[336]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[130]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[194]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[53]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.557 | TNS=-1235.188 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_2
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[76]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.555 | TNS=-1238.352 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[181]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.554 | TNS=-1237.856 |
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[143]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[143]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.549 | TNS=-1236.392 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[34]_replica
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/D[7].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pht_ram_item_i_19
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[3]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_7__0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/D[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.545 | TNS=-1217.956 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way0_req.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/tagv_ram_item_i_1__0
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/ena. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/dcache_item/index_op_queue/bank0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way0_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.542 | TNS=-1217.673 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[144]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.542 | TNS=-1217.605 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[93]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[337]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.537 | TNS=-1217.570 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[154]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[64].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[283]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[77]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[141]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[64]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.537 | TNS=-1217.142 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[99]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[60].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[343]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[137]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[201]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.537 | TNS=-1216.700 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[186].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[342]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[186]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.525 | TNS=-1216.461 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[241].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[317]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[241]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[331]_i_4
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/line1_now_valid_o_reg_0[0]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[331]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[136]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.524 | TNS=-1067.461 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[63].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[346]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.524 | TNS=-1067.477 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[18].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[301]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.523 | TNS=-1067.255 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[94]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[55].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[338]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[132]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[196]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[55]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.519 | TNS=-1066.824 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/tagv_ram_item_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/queue_tail_reg[2]_5. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/dcache_item/index_op_queue/bank1_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way1_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.514 | TNS=-1067.856 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[172]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-1067.737 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[149]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.492 | TNS=-1067.618 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]_repN_1.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.491 | TNS=-1067.434 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[157].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[313]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[157]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.489 | TNS=-1067.125 |
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way0_req.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/tagv_ram_item_i_1__0
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/dcache_item/index_op_queue/queue_tail_reg[2]_10. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/dcache_item/index_op_queue/bank1_i_1__0_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/way0_req. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.488 | TNS=-1067.343 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.475 | TNS=-1067.439 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[181]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[79]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.474 | TNS=-1067.902 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[186]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.474 | TNS=-1067.816 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[137].  Re-placed instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[137]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[137]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.474 | TNS=-1067.764 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[144]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[144]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.471 | TNS=-1067.531 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[13].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[296]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.471 | TNS=-1067.417 |
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[142]_rep__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/FSM_onehot_w_cs[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.467 | TNS=-1067.202 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN_1.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[186]_replica_1
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-1067.110 |
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[63].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[346]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_11. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[204]_rep__0_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.464 | TNS=-1066.696 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.462 | TNS=-1068.660 |
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[144].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[300]
INFO: [Physopt 32-735] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[144]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1068.313 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[9].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_39
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[9]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_39_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.914 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[5].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_43
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.997 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[15].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_33
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[15]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_33_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.655 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[5].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_43
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[5].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[5]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[5]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_43_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.263 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[29].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_19
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.258 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[29].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_19
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.135 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[39]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[1].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_47
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1067.004 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[26].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_22
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.998 |
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[26].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_22
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[26] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[26]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_22_comp.
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.965 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[222].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[30].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_18
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.772 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[25].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_23
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.518 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[11].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_37
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.274 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[4].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_44
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1066.126 |
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[31].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_17
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1065.986 |
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
INFO: [Physopt 32-735] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.459 | TNS=-1065.930 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]_INST_0_comp
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[26]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[65]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[27].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_21
INFO: [Physopt 32-735] Processed net u_axi_ram/m_axi_rdata[27]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[27].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_21
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0
INFO: [Physopt 32-735] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[6].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_42
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[23].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[23]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[8].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_40
INFO: [Physopt 32-662] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17].  Did not re-place instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[17]_INST_0
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[12].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[12].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_36
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[12].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[12]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[12]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_36_comp.
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[16].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_32
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[3].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_45
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[2].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_46
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[2].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[2]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[2]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_46_comp.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[222].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[29]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_19_comp.
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[21].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[23].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_25
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[23] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[23]_INST_0
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29].  Re-placed instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[29]_INST_0_comp
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1[0].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[18].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_30
INFO: [Physopt 32-702] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/st_mr_rmesg[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[10].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_38
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[6].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_42
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[6].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[6]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[6]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_42_comp.
INFO: [Physopt 32-663] Processed net u_confreg/p_7_in.  Re-placed instance u_confreg/pseudo_random_23_reg[9]
INFO: [Physopt 32-663] Processed net u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[1].  Re-placed instance u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[10].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_38
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[10]_INST_0
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[30].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_18
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[30] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[30].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[30]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[30]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_18_comp.
INFO: [Physopt 32-663] Processed net u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Re-placed instance u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net u_axi_ram/m_axi_rdata[31].  Did not re-place instance u_axi_ram/u_axi_crossbar_1x2_i_17
INFO: [Physopt 32-572] Net u_axi_ram/m_axi_rdata[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_axi_ram/m_axi_rdata[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[31]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_17_comp.
INFO: [Physopt 32-663] Processed net u_axi_ram/m_axi_rdata[1].  Re-placed instance u_axi_ram/u_axi_crossbar_1x2_i_47
INFO: [Physopt 32-702] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[222].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27].  Did not re-place instance u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[27]_INST_0
INFO: [Physopt 32-710] Processed net u_axi_ram/m_axi_rdata[27]. Critical path length was reduced through logic transformation on cell u_axi_ram/u_axi_crossbar_1x2_i_21_comp.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[190].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[346]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[233]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[98].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[131]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[145].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[301]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[186]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[84]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[45].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[328]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[93]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[337]_i_1
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[154]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[63].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[346]_i_1
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[42]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[141]_replica
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[181].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[337]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[180].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[336]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[50].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[152]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[184].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[340]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[86].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[119]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[204].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[279]
Phase 3 Critical Path Optimization | Checksum: 14de1faa1

Time (s): cpu = 00:05:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 940 ; free virtual = 8009

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/icache_item/cache_table_item/cache_way_item0/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/to_now_obus_reg[34]_replica
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/IdStage_item/IdSq_item/Q[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/RFI/CsrI/D[4].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/RFI/CsrI/pht_ram_item_i_22
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/icache_item/index_op_queue/addra[0]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/icache_item/index_op_queue/tagv_ram_item_i_10__0_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[150]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/to_now_obus_reg[87].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[306]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[23]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[306]_i_1_comp.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[144]
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[233]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[203]. Replicated 3 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[85].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[118]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[154]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[13].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[296]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[90]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[154]_i_1_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[163]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[163]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[99]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[163]_i_1_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[93]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[54].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[337]_i_1
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[150]. Replicated 2 times.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[180].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[336]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[180]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[336]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[336]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[53]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[336]_i_1_comp_1.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[182].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[338]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[168]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[168]_i_3
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[104]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[168]_i_1_comp.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]__0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/data_loop[0].inst_valid_queue_reg[0]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[54].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[337]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[131]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[195]_i_1_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[69]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[30].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[313]_i_1
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[107]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[171]_i_1_comp.
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN. Replicated 1 times.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder_reg[0]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/pre_to_bus[206]_repN_1.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[206]_replica_1
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[144]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[144]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus_reg[70]_0.  Re-placed instance u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/to_now_obus[147]_i_3__0
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len_reg[3]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_len[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[194].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/to_now_obus_reg[194]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/WbStageI/MEMWBI/pre_to_bus[194]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/E[0]. Replicated 6 times.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[80]_repN_3.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[165]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[165]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[101]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[165]_i_1_comp.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]_repN.  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[149]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[164]_i_2_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[164]_i_2
INFO: [Physopt 32-710] Processed net u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/queue_tail_reg[2]_rep__0_2[100]. Critical path length was reduced through logic transformation on cell u_cpu/mycpu_cache_item/cpu/LanuchI/IFIDI/to_now_obus[164]_i_1_comp.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[182].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[338]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[182]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[45].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/MemStageI/EXMEMI/Q[233]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/Q[93].  Re-placed instance u_cpu/mycpu_cache_item/cpu/MMStage_item/MMSq_item/to_now_obus_reg[126]
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[156].  Re-placed instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[312]
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]_repN.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[149]_replica
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[47]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]_rep_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[8].  Re-placed instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[291]_i_1
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]_repN_1.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/Q[83]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[44].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[327]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/D[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[327]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[327]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[327]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[12].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[76]_i_1
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[12].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[76]_i_2
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/EXI1/alu_rh_o[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mycpu_cache_item/cpu/ExStageI/EXI1/ALU/mul_result[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/process_remainder_reg[0]
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/Div_item/remainder[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[338]_i_3_n_0.  Did not re-place instance u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[338]_i_3
INFO: [Physopt 32-702] Processed net u_cpu/mycpu_cache_item/cpu/DRI/i_/to_now_obus[338]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/D[23].  Did not re-place instance u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus[87]_i_1
Phase 4 Critical Path Optimization | Checksum: 14de1faa1

Time (s): cpu = 00:06:52 ; elapsed = 00:02:04 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 941 ; free virtual = 8008
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 942 ; free virtual = 8009
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.328 | TNS=-1055.456 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.623  |        344.511  |           53  |              0  |                   178  |           0  |           2  |  00:02:01  |
|  Total          |          0.623  |        344.511  |           53  |              0  |                   178  |           0  |           3  |  00:02:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 942 ; free virtual = 8009
Ending Physical Synthesis Task | Checksum: 14de1faa1

Time (s): cpu = 00:06:53 ; elapsed = 00:02:05 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 942 ; free virtual = 8009
INFO: [Common 17-83] Releasing license: Implementation
802 Infos, 55 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:11 ; elapsed = 00:02:08 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 958 ; free virtual = 8025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 958 ; free virtual = 8025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 909 ; free virtual = 8013
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 951 ; free virtual = 8028
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 756d04de ConstDB: 0 ShapeSum: 7d546ee6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 99bc5b9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 744 ; free virtual = 7821
Post Restoration Checksum: NetGraph: fb163de NumContArr: 8a0af7be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 99bc5b9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 747 ; free virtual = 7824

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 99bc5b9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 705 ; free virtual = 7782

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 99bc5b9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 705 ; free virtual = 7782
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161fc9505

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 679 ; free virtual = 7756
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.246 | TNS=-526.298| WHS=-0.148 | THS=-77.108|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20835bba2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 677 ; free virtual = 7754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.246 | TNS=-421.331| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 151aa80f4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 676 ; free virtual = 7753
Phase 2 Router Initialization | Checksum: 119459170

Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 3460.957 ; gain = 0.000 ; free physical = 676 ; free virtual = 7753

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00862435 %
  Global Horizontal Routing Utilization  = 0.00508923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23393
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23388
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 6


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2088549ab

Time (s): cpu = 00:04:14 ; elapsed = 00:01:22 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 641 ; free virtual = 7718

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9790
 Number of Nodes with overlaps = 3931
 Number of Nodes with overlaps = 1941
 Number of Nodes with overlaps = 958
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.911 | TNS=-1464.754| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 251d22e00

Time (s): cpu = 00:11:17 ; elapsed = 00:03:53 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 656 ; free virtual = 7733

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2200
 Number of Nodes with overlaps = 875
 Number of Nodes with overlaps = 421
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.711 | TNS=-762.400| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19a2d375d

Time (s): cpu = 00:12:58 ; elapsed = 00:04:39 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 660 ; free virtual = 7737

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2929
 Number of Nodes with overlaps = 1273
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.606 | TNS=-663.519| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 22bc51349

Time (s): cpu = 00:15:38 ; elapsed = 00:05:50 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 657 ; free virtual = 7734
Phase 4 Rip-up And Reroute | Checksum: 22bc51349

Time (s): cpu = 00:15:38 ; elapsed = 00:05:50 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 657 ; free virtual = 7734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 204eb7e52

Time (s): cpu = 00:15:42 ; elapsed = 00:05:52 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 657 ; free virtual = 7734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.519 | TNS=-567.179| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23e2d0c7b

Time (s): cpu = 00:15:43 ; elapsed = 00:05:52 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7731

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23e2d0c7b

Time (s): cpu = 00:15:43 ; elapsed = 00:05:52 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7731
Phase 5 Delay and Skew Optimization | Checksum: 23e2d0c7b

Time (s): cpu = 00:15:43 ; elapsed = 00:05:52 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7731

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b234f6f1

Time (s): cpu = 00:15:47 ; elapsed = 00:05:54 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.519 | TNS=-536.555| WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 200515188

Time (s): cpu = 00:15:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7730
Phase 6 Post Hold Fix | Checksum: 200515188

Time (s): cpu = 00:15:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 653 ; free virtual = 7730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.93922 %
  Global Horizontal Routing Utilization  = 7.96801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 87.6126%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X74Y74 -> INT_R_X75Y75
South Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y72 -> INT_L_X60Y72
   INT_L_X74Y71 -> INT_L_X74Y71
   INT_L_X78Y71 -> INT_L_X78Y71
   INT_L_X80Y70 -> INT_L_X80Y70
   INT_R_X85Y70 -> INT_R_X85Y70
East Dir 2x2 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X72Y68 -> INT_R_X73Y69
   INT_L_X76Y66 -> INT_R_X77Y67
   INT_L_X76Y64 -> INT_R_X77Y65
West Dir 2x2 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X72Y68 -> INT_R_X73Y69

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.571429 Sparse Ratio: 0.875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 2433577e9

Time (s): cpu = 00:15:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 652 ; free virtual = 7729

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2433577e9

Time (s): cpu = 00:15:48 ; elapsed = 00:05:54 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 651 ; free virtual = 7728

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b81d7a95

Time (s): cpu = 00:15:50 ; elapsed = 00:05:56 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 652 ; free virtual = 7730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.519 | TNS=-536.555| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b81d7a95

Time (s): cpu = 00:15:50 ; elapsed = 00:05:56 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 654 ; free virtual = 7731
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:50 ; elapsed = 00:05:56 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 720 ; free virtual = 7797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
822 Infos, 56 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:54 ; elapsed = 00:05:58 . Memory (MB): peak = 3463.914 ; gain = 2.957 ; free physical = 720 ; free virtual = 7797
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.914 ; gain = 0.000 ; free physical = 720 ; free virtual = 7797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3463.914 ; gain = 0.000 ; free physical = 663 ; free virtual = 7789
INFO: [Common 17-1381] The checkpoint '/home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3463.914 ; gain = 0.000 ; free physical = 710 ; free virtual = 7801
INFO: [runtcl-4] Executing : report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
Command: report_drc -file soc_axi_lite_top_drc_routed.rpt -pb soc_axi_lite_top_drc_routed.pb -rpx soc_axi_lite_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/impl_1/soc_axi_lite_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 3551.957 ; gain = 0.000 ; free physical = 685 ; free virtual = 7776
INFO: [runtcl-4] Executing : report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
Command: report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
834 Infos, 56 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3551.957 ; gain = 0.000 ; free physical = 652 ; free virtual = 7752
INFO: [runtcl-4] Executing : report_route_status -file soc_axi_lite_top_route_status.rpt -pb soc_axi_lite_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_axi_lite_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_axi_lite_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_axi_lite_top_bus_skew_routed.rpt -pb soc_axi_lite_top_bus_skew_routed.pb -rpx soc_axi_lite_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 18:37:30 2023...
