14:38:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\16_AXI_IP\temp_xsdb_launch_script.tcl
14:38:57 INFO  : XSCT server has started successfully.
14:38:57 INFO  : Registering command handlers for Vitis TCF services
14:38:58 INFO  : Successfully done setting XSCT server connection channel  
14:38:58 INFO  : plnx-install-location is set to ''
14:38:58 INFO  : Successfully done query RDI_DATADIR 
14:38:58 INFO  : Successfully done setting workspace for the tool. 
14:39:39 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/16_AXI_IP/16_AXI_IP/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:39:39 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:39:51 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:39:52 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:39:52 INFO  : (SwPlatform) Successfully done update_mss 
14:39:53 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/16_AXI_IP/16_AXI_IP/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:42:45 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:43:18 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:43:36 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:43 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:43:43 INFO  : 'jtag frequency' command is executed.
14:43:44 INFO  : Context for 'APU' is selected.
14:43:44 INFO  : System reset is completed.
14:43:47 INFO  : 'after 3000' command is executed.
14:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:43:49 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:43:50 INFO  : Context for 'APU' is selected.
14:43:50 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:50 INFO  : Context for 'APU' is selected.
14:43:50 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:43:51 INFO  : 'ps7_init' command is executed.
14:43:51 INFO  : 'ps7_post_config' command is executed.
14:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:52 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:52 INFO  : Memory regions updated for context APU
14:43:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:52 INFO  : 'con' command is executed.
14:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:52 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:44:42 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:44:45 INFO  : Disconnected from the channel tcfchan#2.
14:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:44:46 INFO  : 'jtag frequency' command is executed.
14:44:46 INFO  : Context for 'APU' is selected.
14:44:46 INFO  : System reset is completed.
14:44:49 INFO  : 'after 3000' command is executed.
14:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:51 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:44:51 INFO  : 'ps7_init' command is executed.
14:44:51 INFO  : 'ps7_post_config' command is executed.
14:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:51 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:51 INFO  : Memory regions updated for context APU
14:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:51 INFO  : 'con' command is executed.
14:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:51 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:46:34 INFO  : Disconnected from the channel tcfchan#3.
14:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:35 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:46:35 INFO  : 'jtag frequency' command is executed.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:35 INFO  : System reset is completed.
14:46:38 INFO  : 'after 3000' command is executed.
14:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:46:39 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:46:39 INFO  : Context for 'APU' is selected.
14:46:39 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:39 INFO  : Context for 'APU' is selected.
14:46:39 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:46:40 INFO  : 'ps7_init' command is executed.
14:46:40 INFO  : 'ps7_post_config' command is executed.
14:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:40 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:40 INFO  : Memory regions updated for context APU
14:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:40 INFO  : 'con' command is executed.
14:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:40 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:47:56 ERROR : (XSDB Server)invalid command name "+"

14:48:18 INFO  : Disconnected from the channel tcfchan#4.
14:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:19 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:48:19 INFO  : 'jtag frequency' command is executed.
14:48:19 INFO  : Context for 'APU' is selected.
14:48:19 INFO  : System reset is completed.
14:48:22 INFO  : 'after 3000' command is executed.
14:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:48:23 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:24 INFO  : Context for 'APU' is selected.
14:48:24 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:48:24 INFO  : 'ps7_init' command is executed.
14:48:24 INFO  : 'ps7_post_config' command is executed.
14:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:24 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:24 INFO  : Memory regions updated for context APU
14:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:24 INFO  : 'con' command is executed.
14:48:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:48:24 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:49:16 INFO  : Disconnected from the channel tcfchan#5.
14:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:17 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:49:17 INFO  : 'jtag frequency' command is executed.
14:49:17 INFO  : Context for 'APU' is selected.
14:49:17 INFO  : System reset is completed.
14:49:20 INFO  : 'after 3000' command is executed.
14:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:49:22 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:49:22 INFO  : Context for 'APU' is selected.
14:49:22 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:22 INFO  : Context for 'APU' is selected.
14:49:22 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:49:22 INFO  : 'ps7_init' command is executed.
14:49:22 INFO  : 'ps7_post_config' command is executed.
14:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:22 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:22 INFO  : Memory regions updated for context APU
14:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:22 INFO  : 'con' command is executed.
14:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:22 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:49:48 INFO  : Disconnected from the channel tcfchan#6.
14:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:49:49 INFO  : 'jtag frequency' command is executed.
14:49:49 INFO  : Context for 'APU' is selected.
14:49:49 INFO  : System reset is completed.
14:49:52 INFO  : 'after 3000' command is executed.
14:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:49:53 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:49:53 INFO  : 'ps7_init' command is executed.
14:49:53 INFO  : 'ps7_post_config' command is executed.
14:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:54 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:54 INFO  : Memory regions updated for context APU
14:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:54 INFO  : 'con' command is executed.
14:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:54 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:50:25 INFO  : Disconnected from the channel tcfchan#7.
14:50:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\16_AXI_IP\temp_xsdb_launch_script.tcl
14:50:39 INFO  : XSCT server has started successfully.
14:50:39 INFO  : plnx-install-location is set to ''
14:50:39 INFO  : Successfully done setting XSCT server connection channel  
14:50:39 INFO  : Successfully done setting workspace for the tool. 
14:50:40 INFO  : Successfully done query RDI_DATADIR 
14:50:40 INFO  : Registering command handlers for Vitis TCF services
14:50:45 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:50:54 INFO  : 'jtag frequency' command is executed.
14:50:54 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : System reset is completed.
14:50:57 INFO  : 'after 3000' command is executed.
14:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:51:00 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:51:01 INFO  : 'ps7_init' command is executed.
14:51:01 INFO  : 'ps7_post_config' command is executed.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:02 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:02 INFO  : Memory regions updated for context APU
14:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:03 INFO  : 'con' command is executed.
14:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:03 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:51:22 INFO  : Disconnected from the channel tcfchan#1.
14:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:51:23 INFO  : 'jtag frequency' command is executed.
14:51:23 INFO  : Context for 'APU' is selected.
14:51:23 INFO  : System reset is completed.
14:51:26 INFO  : 'after 3000' command is executed.
14:51:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:51:27 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:51:27 INFO  : Context for 'APU' is selected.
14:51:29 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:29 INFO  : Context for 'APU' is selected.
14:51:29 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:51:29 INFO  : 'ps7_init' command is executed.
14:51:29 INFO  : 'ps7_post_config' command is executed.
14:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:30 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:30 INFO  : Memory regions updated for context APU
14:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:30 INFO  : 'con' command is executed.
14:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:30 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:52:32 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:52:37 INFO  : Disconnected from the channel tcfchan#2.
14:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:38 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:52:38 INFO  : 'jtag frequency' command is executed.
14:52:38 INFO  : Context for 'APU' is selected.
14:52:38 INFO  : System reset is completed.
14:52:41 INFO  : 'after 3000' command is executed.
14:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:52:42 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:52:42 INFO  : Context for 'APU' is selected.
14:52:44 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:44 INFO  : Context for 'APU' is selected.
14:52:44 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:52:44 INFO  : 'ps7_init' command is executed.
14:52:44 INFO  : 'ps7_post_config' command is executed.
14:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:44 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:44 INFO  : Memory regions updated for context APU
14:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:44 INFO  : 'con' command is executed.
14:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:44 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:52:53 INFO  : Disconnected from the channel tcfchan#3.
14:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:55 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:52:55 INFO  : 'jtag frequency' command is executed.
14:52:55 INFO  : Context for 'APU' is selected.
14:52:55 INFO  : System reset is completed.
14:52:58 INFO  : 'after 3000' command is executed.
14:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:52:59 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:52:59 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:01 INFO  : Context for 'APU' is selected.
14:53:01 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:53:01 INFO  : 'ps7_init' command is executed.
14:53:01 INFO  : 'ps7_post_config' command is executed.
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:01 INFO  : Memory regions updated for context APU
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : 'con' command is executed.
14:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:01 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:54:01 INFO  : Disconnected from the channel tcfchan#4.
14:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:02 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:54:02 INFO  : 'jtag frequency' command is executed.
14:54:02 INFO  : Context for 'APU' is selected.
14:54:02 INFO  : System reset is completed.
14:54:05 INFO  : 'after 3000' command is executed.
14:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:54:06 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:54:07 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:08 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:54:08 INFO  : 'ps7_init' command is executed.
14:54:08 INFO  : 'ps7_post_config' command is executed.
14:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:09 INFO  : Memory regions updated for context APU
14:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:09 INFO  : 'con' command is executed.
14:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:09 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:54:46 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:54:50 INFO  : Disconnected from the channel tcfchan#5.
14:54:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:51 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:54:51 INFO  : 'jtag frequency' command is executed.
14:54:52 INFO  : Context for 'APU' is selected.
14:54:52 INFO  : System reset is completed.
14:54:55 INFO  : 'after 3000' command is executed.
14:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:54:56 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:54:56 INFO  : Context for 'APU' is selected.
14:54:57 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:57 INFO  : Context for 'APU' is selected.
14:54:57 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:54:58 INFO  : 'ps7_init' command is executed.
14:54:58 INFO  : 'ps7_post_config' command is executed.
14:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:58 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:58 INFO  : Memory regions updated for context APU
14:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:58 INFO  : 'con' command is executed.
14:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:54:58 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
14:55:29 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
14:55:36 INFO  : Disconnected from the channel tcfchan#6.
14:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:55:37 INFO  : 'jtag frequency' command is executed.
14:55:37 INFO  : Context for 'APU' is selected.
14:55:37 INFO  : System reset is completed.
14:55:40 INFO  : 'after 3000' command is executed.
14:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:55:41 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
14:55:41 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
14:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:43 INFO  : Context for 'APU' is selected.
14:55:43 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
14:55:43 INFO  : 'ps7_init' command is executed.
14:55:43 INFO  : 'ps7_post_config' command is executed.
14:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:43 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:44 INFO  : Memory regions updated for context APU
14:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:44 INFO  : 'con' command is executed.
14:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:44 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:04:19 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:04:24 INFO  : Disconnected from the channel tcfchan#7.
15:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:04:25 INFO  : 'jtag frequency' command is executed.
15:04:25 INFO  : Context for 'APU' is selected.
15:04:25 INFO  : System reset is completed.
15:04:28 INFO  : 'after 3000' command is executed.
15:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:04:29 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:04:29 INFO  : Context for 'APU' is selected.
15:04:31 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:31 INFO  : Context for 'APU' is selected.
15:04:31 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:04:31 INFO  : 'ps7_init' command is executed.
15:04:31 INFO  : 'ps7_post_config' command is executed.
15:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:32 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:32 INFO  : Memory regions updated for context APU
15:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:32 INFO  : 'con' command is executed.
15:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:32 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:04:41 INFO  : Disconnected from the channel tcfchan#8.
15:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:04:42 INFO  : 'jtag frequency' command is executed.
15:04:42 INFO  : Context for 'APU' is selected.
15:04:42 INFO  : System reset is completed.
15:04:45 INFO  : 'after 3000' command is executed.
15:04:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:04:47 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:04:47 INFO  : Context for 'APU' is selected.
15:04:48 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:04:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:48 INFO  : Context for 'APU' is selected.
15:04:48 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:04:48 INFO  : 'ps7_init' command is executed.
15:04:48 INFO  : 'ps7_post_config' command is executed.
15:04:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:49 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:49 INFO  : Memory regions updated for context APU
15:04:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:49 INFO  : 'con' command is executed.
15:04:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:49 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:10:19 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:10:25 INFO  : Disconnected from the channel tcfchan#9.
15:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:27 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:10:27 INFO  : 'jtag frequency' command is executed.
15:10:27 INFO  : Context for 'APU' is selected.
15:10:27 INFO  : System reset is completed.
15:10:30 INFO  : 'after 3000' command is executed.
15:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:10:31 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:10:31 INFO  : Context for 'APU' is selected.
15:10:33 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:10:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:33 INFO  : Context for 'APU' is selected.
15:10:33 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:10:33 INFO  : 'ps7_init' command is executed.
15:10:33 INFO  : 'ps7_post_config' command is executed.
15:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:33 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:33 INFO  : Memory regions updated for context APU
15:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:33 INFO  : 'con' command is executed.
15:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:33 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:11:58 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:12:03 INFO  : Disconnected from the channel tcfchan#10.
15:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:12:04 INFO  : 'jtag frequency' command is executed.
15:12:04 INFO  : Context for 'APU' is selected.
15:12:04 INFO  : System reset is completed.
15:12:07 INFO  : 'after 3000' command is executed.
15:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:12:08 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:12:08 INFO  : Context for 'APU' is selected.
15:12:10 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:10 INFO  : Context for 'APU' is selected.
15:12:10 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:12:10 INFO  : 'ps7_init' command is executed.
15:12:10 INFO  : 'ps7_post_config' command is executed.
15:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:10 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:10 INFO  : Memory regions updated for context APU
15:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:11 INFO  : 'con' command is executed.
15:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:12:11 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:13:06 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:13:09 INFO  : Disconnected from the channel tcfchan#11.
15:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:11 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:13:11 INFO  : 'jtag frequency' command is executed.
15:13:11 INFO  : Context for 'APU' is selected.
15:13:11 INFO  : System reset is completed.
15:13:14 INFO  : 'after 3000' command is executed.
15:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:13:15 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:13:15 INFO  : Context for 'APU' is selected.
15:13:17 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:17 INFO  : Context for 'APU' is selected.
15:13:17 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:13:17 INFO  : 'ps7_init' command is executed.
15:13:17 INFO  : 'ps7_post_config' command is executed.
15:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:17 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:17 INFO  : Memory regions updated for context APU
15:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:17 INFO  : 'con' command is executed.
15:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:17 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:18:04 INFO  : Disconnected from the channel tcfchan#12.
15:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:05 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:18:05 INFO  : 'jtag frequency' command is executed.
15:18:05 INFO  : Context for 'APU' is selected.
15:18:05 INFO  : System reset is completed.
15:18:08 INFO  : 'after 3000' command is executed.
15:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:18:09 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:18:09 INFO  : Context for 'APU' is selected.
15:18:11 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:11 INFO  : Context for 'APU' is selected.
15:18:11 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:18:11 INFO  : 'ps7_init' command is executed.
15:18:11 INFO  : 'ps7_post_config' command is executed.
15:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:11 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:12 INFO  : Memory regions updated for context APU
15:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:12 INFO  : 'con' command is executed.
15:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:12 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:18:44 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:18:49 INFO  : Disconnected from the channel tcfchan#13.
15:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:50 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:18:50 INFO  : 'jtag frequency' command is executed.
15:18:50 INFO  : Context for 'APU' is selected.
15:18:50 INFO  : System reset is completed.
15:18:53 INFO  : 'after 3000' command is executed.
15:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:18:55 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:18:55 INFO  : Context for 'APU' is selected.
15:18:56 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:56 INFO  : Context for 'APU' is selected.
15:18:56 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:18:56 INFO  : 'ps7_init' command is executed.
15:18:56 INFO  : 'ps7_post_config' command is executed.
15:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:57 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:57 INFO  : Memory regions updated for context APU
15:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:57 INFO  : 'con' command is executed.
15:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:57 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:19:46 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:20:05 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:21:18 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:21:31 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:24:15 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:24:36 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:24:44 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:25:05 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:25:34 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:25:55 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:26:01 INFO  : Disconnected from the channel tcfchan#14.
15:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:26:03 INFO  : 'jtag frequency' command is executed.
15:26:03 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : System reset is completed.
15:26:06 INFO  : 'after 3000' command is executed.
15:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:26:07 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:26:07 INFO  : Context for 'APU' is selected.
15:26:09 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:26:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:09 INFO  : Context for 'APU' is selected.
15:26:09 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:26:09 INFO  : 'ps7_init' command is executed.
15:26:09 INFO  : 'ps7_post_config' command is executed.
15:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:09 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:09 INFO  : Memory regions updated for context APU
15:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:09 INFO  : 'con' command is executed.
15:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:09 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:26:46 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:26:55 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:26:59 INFO  : Disconnected from the channel tcfchan#15.
15:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:27:01 INFO  : 'jtag frequency' command is executed.
15:27:01 INFO  : Context for 'APU' is selected.
15:27:01 INFO  : System reset is completed.
15:27:04 INFO  : 'after 3000' command is executed.
15:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:27:05 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:27:05 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:07 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:27:07 INFO  : 'ps7_init' command is executed.
15:27:07 INFO  : 'ps7_post_config' command is executed.
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:07 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:07 INFO  : Memory regions updated for context APU
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:07 INFO  : 'con' command is executed.
15:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:27:07 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
15:27:55 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:28:12 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:30:21 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:31:38 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:32:09 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:35:49 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:36:14 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:36:32 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:36:41 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:38:06 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
15:38:12 INFO  : Disconnected from the channel tcfchan#16.
15:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:13 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:38:13 INFO  : 'jtag frequency' command is executed.
15:38:13 INFO  : Context for 'APU' is selected.
15:38:13 INFO  : System reset is completed.
15:38:16 INFO  : 'after 3000' command is executed.
15:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:38:18 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
15:38:18 INFO  : Context for 'APU' is selected.
15:38:19 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
15:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:19 INFO  : Context for 'APU' is selected.
15:38:19 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
15:38:19 INFO  : 'ps7_init' command is executed.
15:38:19 INFO  : 'ps7_post_config' command is executed.
15:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:20 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:20 INFO  : Memory regions updated for context APU
15:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:20 INFO  : 'con' command is executed.
15:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:20 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
16:08:49 INFO  : Disconnected from the channel tcfchan#17.
16:09:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\16_AXI_IP\temp_xsdb_launch_script.tcl
16:09:20 INFO  : XSCT server has started successfully.
16:09:20 INFO  : Successfully done setting XSCT server connection channel  
16:09:20 INFO  : plnx-install-location is set to ''
16:09:20 INFO  : Successfully done setting workspace for the tool. 
16:09:22 INFO  : Registering command handlers for Vitis TCF services
16:09:22 INFO  : Successfully done query RDI_DATADIR 
16:10:35 INFO  : Hardware specification for platform project '16_AXI_IP' is updated.
16:10:48 INFO  : Checking for BSP changes to sync application flags for project '16_AXI_IP_APP'...
16:10:53 INFO  : The hardware specfication used by project '16_AXI_IP_APP' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:10:53 INFO  : The file 'C:\eFPGA\16_AXI_IP\16_AXI_IP_APP\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:10:53 INFO  : The updated bitstream files are copied from platform to folder 'C:\eFPGA\16_AXI_IP\16_AXI_IP_APP\_ide\bitstream' in project '16_AXI_IP_APP'.
16:10:53 INFO  : The file 'C:\eFPGA\16_AXI_IP\16_AXI_IP_APP\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:11:00 INFO  : The updated ps init files are copied from platform to folder 'C:\eFPGA\16_AXI_IP\16_AXI_IP_APP\_ide\psinit' in project '16_AXI_IP_APP'.
16:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:11:04 INFO  : 'jtag frequency' command is executed.
16:11:05 INFO  : Context for 'APU' is selected.
16:11:05 INFO  : System reset is completed.
16:11:08 INFO  : 'after 3000' command is executed.
16:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:11:10 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
16:11:11 INFO  : Context for 'APU' is selected.
16:11:11 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
16:11:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:12 INFO  : Context for 'APU' is selected.
16:11:12 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
16:11:12 INFO  : 'ps7_init' command is executed.
16:11:12 INFO  : 'ps7_post_config' command is executed.
16:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:13 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:13 INFO  : Memory regions updated for context APU
16:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:13 INFO  : 'con' command is executed.
16:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:13 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
16:11:29 INFO  : Disconnected from the channel tcfchan#2.
16:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:30 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
16:11:30 INFO  : 'jtag frequency' command is executed.
16:11:30 INFO  : Context for 'APU' is selected.
16:11:30 INFO  : System reset is completed.
16:11:33 INFO  : 'after 3000' command is executed.
16:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
16:11:35 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit"
16:11:35 INFO  : Context for 'APU' is selected.
16:11:35 INFO  : Hardware design information is loaded from 'C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa'.
16:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:35 INFO  : Context for 'APU' is selected.
16:11:35 INFO  : Sourcing of 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl' is done.
16:11:35 INFO  : 'ps7_init' command is executed.
16:11:35 INFO  : 'ps7_post_config' command is executed.
16:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:35 INFO  : The application 'C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/16_AXI_IP/16_AXI_IP/export/16_AXI_IP/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/16_AXI_IP/16_AXI_IP_APP/Debug/16_AXI_IP_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:35 INFO  : Memory regions updated for context APU
16:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:35 INFO  : 'con' command is executed.
16:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:35 INFO  : Launch script is exported to file 'C:\eFPGA\16_AXI_IP\.sdk\launch_scripts\single_application_debug\debugger_16_axi_ip_app-default.tcl'
16:13:12 INFO  : Disconnected from the channel tcfchan#3.
