0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.srcs/sources_1/imports/Downloads/decoder_3to8_dataflow_tb.v,1582171433,verilog,,,,decoder_3to8_dataflow_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.srcs/sources_1/new/decoder_3to8_dataflow.v,1580772472,verilog,,C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.srcs/sources_1/imports/Downloads/decoder_3to8_dataflow_tb.v,,decoder_3to8_dataflow,,,,,,,,
