#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 24 18:17:21 2015
# Process ID: 27380
# Log file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI.vdi
# Journal file: /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source trigger_logic_AXI.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/prescaler_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'backend_logic/pulser_delay_buffer/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[0].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[1].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[2].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[3].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[4].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[5].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[6].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[7].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[8].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'frontend_logic/gen_input_buffers[9].inputX/delaymem'
INFO: [Project 1-454] Reading design checkpoint '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'backend_logic/handshake_unit1/c0'
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
Finished Parsing XDC File [/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.srcs/constrs_1/imports/new/ac701_trigger_logic_design.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS: 9 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1334.285 ; gain = 329.152 ; free physical = 2819 ; free virtual = 30084
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1355.316 ; gain = 11.027 ; free physical = 2814 ; free virtual = 30079
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114656043

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 2427 ; free virtual = 29692

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 114656043

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 2426 ; free virtual = 29691

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 594 unconnected nets.
INFO: [Opt 31-11] Eliminated 26 unconnected cells.
Phase 3 Sweep | Checksum: 22af2db1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 2425 ; free virtual = 29690

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 2425 ; free virtual = 29690
Ending Logic Optimization Task | Checksum: 22af2db1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1844.988 ; gain = 0.000 ; free physical = 2425 ; free virtual = 29690
Implement Debug Cores | Checksum: 139d0e808
Logic Optimization | Checksum: 139d0e808

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 22af2db1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1908.996 ; gain = 0.000 ; free physical = 2389 ; free virtual = 29654
Ending Power Optimization Task | Checksum: 22af2db1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1908.996 ; gain = 64.008 ; free physical = 2389 ; free virtual = 29654
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1908.996 ; gain = 574.711 ; free physical = 2389 ; free virtual = 29654
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 2388 ; free virtual = 29654
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14b504365

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 2363 ; free virtual = 29629

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 2363 ; free virtual = 29629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 2363 ; free virtual = 29629

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 84dc2c83

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 2363 ; free virtual = 29629
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 84dc2c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 84dc2c83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 44486054

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1c005d6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 158871a4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603
Phase 2.2 Build Placer Netlist Model | Checksum: 158871a4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 158871a4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603
Phase 2.3 Constrain Clocks/Macros | Checksum: 158871a4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603
Phase 2 Placer Initialization | Checksum: 158871a4e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2009.027 ; gain = 60.023 ; free physical = 2336 ; free virtual = 29603

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19fc39c47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2329 ; free virtual = 29596

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19fc39c47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2329 ; free virtual = 29596

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1d83f9ca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2329 ; free virtual = 29596

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1defa4e98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2329 ; free virtual = 29596

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588
Phase 4.4 Small Shape Detail Placement | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588
Phase 4 Detail Placement | Checksum: 11bb5e870

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1350d0eeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 6 Post Commit Optimization
Phase 6 Post Commit Optimization | Checksum: 1350d0eeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 1350d0eeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2321 ; free virtual = 29588

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1350d0eeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588

Phase 5.4 Placer Reporting
Phase 5.4 Placer Reporting | Checksum: 1350d0eeb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 14572a71d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 14572a71d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588
Ending Placer Task | Checksum: c9a8a148

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2064.043 ; gain = 115.039 ; free physical = 2320 ; free virtual = 29588
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2064.043 ; gain = 0.000 ; free physical = 2317 ; free virtual = 29588
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2064.043 ; gain = 0.000 ; free physical = 2318 ; free virtual = 29587
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2064.043 ; gain = 0.000 ; free physical = 2319 ; free virtual = 29587
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2064.043 ; gain = 0.000 ; free physical = 2318 ; free virtual = 29587
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 142949f77

Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2173.273 ; gain = 109.230 ; free physical = 2138 ; free virtual = 29407

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 142949f77

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2173.273 ; gain = 109.230 ; free physical = 2103 ; free virtual = 29372
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 6fd36e6c

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2063 ; free virtual = 29332

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10c31d9e3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2063 ; free virtual = 29331

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a8ecb41f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331
Phase 4 Rip-up And Reroute | Checksum: a8ecb41f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a8ecb41f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: a8ecb41f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.211175 %
  Global Horizontal Routing Utilization  = 0.383146 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
Phase 7 Route finalize | Checksum: a8ecb41f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a8ecb41f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2062 ; free virtual = 29331

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dc9ed154

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2063 ; free virtual = 29331
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2063 ; free virtual = 29331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 2208.773 ; gain = 144.730 ; free physical = 2063 ; free virtual = 29331
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2218.777 ; gain = 0.000 ; free physical = 2058 ; free virtual = 29331
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /n/15/moore.1424/xillinx/trigger_logic_axi_io/trigger_logic_axi_io.runs/impl_1/trigger_logic_AXI_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 18:19:59 2015...
