LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
 
ENTITY test IS
END test;
 
ARCHITECTURE behavior OF test IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT vhd
    PORT(
         clk_i : IN  std_logic;
         TXD_o : OUT  std_logic;
         RXD_i : IN  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal clk_i : std_logic := '0';
   signal RXD_i : std_logic := '0';

 	--Outputs
   signal TXD_o : std_logic;

   -- Clock period definitions
	
   constant clk_i_period : time := 1ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: vhd PORT MAP (
          clk_i => clk_i,
          TXD_o => TXD_o,
          RXD_i => RXD_i
        );

   -- Clock process definitions
   clk_i_process :process
   begin
		clk_i <= '0';
		wait for clk_i_period/2;
		clk_i <= '1';
		wait for clk_i_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
       RXD_i <= '1';
      -- hold reset state for 100 ns.
      wait for 5000 ns;	
		--'a' = 0110 0001
		--'A' = 0100 0001
     RXD_i <='0';
	  wait for 5000 ns;--start
	  
	  RXD_i <='1';
	  wait for 5000 ns; -- bit 0 LSB
	  RXD_i <='0';
	  wait for 5000 ns;--  bit 1
	  RXD_i <='0';
	  wait for 5000 ns; -- bit 2
	  RXD_i <='0';
	  wait for 5000 ns;--  bit 3
	  
	  RXD_i <='0';
	  wait for 5000 ns; -- bit 4
	 RXD_i <='1';
	  wait for 5000 ns;--  bit 5
	  RXD_i <='1';
	  wait for 5000 ns; -- bit 6
	  RXD_i <='0';
	  wait for 5000 ns;--  bit 7 MSB
	  
	  RXD_i <='1';
	  wait for 15000 ns; -- stop

      -- insert stimulus here 

      wait;
   end process;

END;
