# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 22:29:43  July 13, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		pciusbtest_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C10E144C7
set_global_assignment -name TOP_LEVEL_ENTITY Block1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:29:43  JULY 13, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_location_assignment PIN_60 -to irdy
set_location_assignment PIN_64 -to trdy
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_65 -to devsel
set_location_assignment PIN_59 -to frame
set_location_assignment PIN_44 -to idsel
set_location_assignment PIN_7 -to reset
set_location_assignment PIN_70 -to par
set_location_assignment PIN_1 -to inta
set_location_assignment PIN_3 -to intb
set_location_assignment PIN_2 -to intc
set_location_assignment PIN_4 -to intd
set_location_assignment PIN_101 -to ad[1]
set_location_assignment PIN_99 -to ad[2]
set_location_assignment PIN_98 -to ad[3]
set_location_assignment PIN_87 -to ad[4]
set_location_assignment PIN_86 -to ad[5]
set_location_assignment PIN_85 -to ad[6]
set_location_assignment PIN_84 -to ad[7]
set_location_assignment PIN_80 -to ad[8]
set_location_assignment PIN_79 -to ad[9]
set_location_assignment PIN_77 -to ad[10]
set_location_assignment PIN_76 -to ad[11]
set_location_assignment PIN_75 -to ad[12]
set_location_assignment PIN_74 -to ad[13]
set_location_assignment PIN_73 -to ad[14]
set_location_assignment PIN_72 -to ad[15]
set_location_assignment PIN_55 -to ad[16]
set_location_assignment PIN_54 -to ad[17]
set_location_assignment PIN_53 -to ad[18]
set_location_assignment PIN_52 -to ad[19]
set_location_assignment PIN_51 -to ad[20]
set_location_assignment PIN_50 -to ad[21]
set_location_assignment PIN_49 -to ad[22]
set_location_assignment PIN_46 -to ad[23]
set_location_assignment PIN_42 -to ad[24]
set_location_assignment PIN_39 -to ad[25]
set_location_assignment PIN_38 -to ad[26]
set_location_assignment PIN_34 -to ad[27]
set_location_assignment PIN_33 -to ad[28]
set_location_assignment PIN_32 -to ad[29]
set_location_assignment PIN_31 -to ad[30]
set_location_assignment PIN_30 -to ad[31]
set_location_assignment PIN_83 -to cbe[0]
set_location_assignment PIN_71 -to cbe[1]
set_location_assignment PIN_58 -to cbe[2]
set_location_assignment PIN_43 -to cbe[3]
set_location_assignment PIN_103 -to ad[0]
set_instance_assignment -name PCI_IO ON -to irdy
set_instance_assignment -name PCI_IO ON -to trdy
set_instance_assignment -name PCI_IO ON -to devsel
set_instance_assignment -name PCI_IO ON -to stop
set_instance_assignment -name PCI_IO ON -to frame
set_instance_assignment -name PCI_IO ON -to idsel
set_instance_assignment -name PCI_IO ON -to reset
set_instance_assignment -name PCI_IO ON -to gnt
set_instance_assignment -name PCI_IO ON -to par
set_instance_assignment -name PCI_IO ON -to inta
set_instance_assignment -name PCI_IO ON -to intb
set_instance_assignment -name PCI_IO ON -to intc
set_instance_assignment -name PCI_IO ON -to intd
set_instance_assignment -name PCI_IO ON -to ad[1]
set_instance_assignment -name PCI_IO ON -to ad[2]
set_instance_assignment -name PCI_IO ON -to ad[3]
set_instance_assignment -name PCI_IO ON -to ad[4]
set_instance_assignment -name PCI_IO ON -to ad[5]
set_instance_assignment -name PCI_IO ON -to ad[6]
set_instance_assignment -name PCI_IO ON -to ad[7]
set_instance_assignment -name PCI_IO ON -to ad[8]
set_instance_assignment -name PCI_IO ON -to ad[9]
set_instance_assignment -name PCI_IO ON -to ad[10]
set_instance_assignment -name PCI_IO ON -to ad[11]
set_instance_assignment -name PCI_IO ON -to ad[12]
set_instance_assignment -name PCI_IO ON -to ad[13]
set_instance_assignment -name PCI_IO ON -to ad[14]
set_instance_assignment -name PCI_IO ON -to ad[16]
set_instance_assignment -name PCI_IO ON -to ad[17]
set_instance_assignment -name PCI_IO ON -to ad[18]
set_instance_assignment -name PCI_IO ON -to ad[19]
set_instance_assignment -name PCI_IO ON -to ad[20]
set_instance_assignment -name PCI_IO ON -to ad[21]
set_instance_assignment -name PCI_IO ON -to ad[22]
set_instance_assignment -name PCI_IO ON -to ad[23]
set_instance_assignment -name PCI_IO ON -to ad[24]
set_instance_assignment -name PCI_IO ON -to ad[25]
set_instance_assignment -name PCI_IO ON -to ad[26]
set_instance_assignment -name PCI_IO ON -to ad[27]
set_instance_assignment -name PCI_IO ON -to ad[28]
set_instance_assignment -name PCI_IO ON -to ad[29]
set_instance_assignment -name PCI_IO ON -to ad[30]
set_instance_assignment -name PCI_IO ON -to ad[31]
set_instance_assignment -name PCI_IO ON -to cbe[0]
set_instance_assignment -name PCI_IO ON -to cbe[1]
set_instance_assignment -name PCI_IO ON -to cbe[2]
set_instance_assignment -name PCI_IO ON -to cbe[3]
set_instance_assignment -name PCI_IO ON -to ad[0]
set_location_assignment PIN_10 -to clk
set_instance_assignment -name PCI_IO ON -to clk
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "FAST FIT"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_location_assignment PIN_127 -to TX1
set_location_assignment PIN_126 -to RX1
set_location_assignment PIN_124 -to CTS
set_location_assignment PIN_125 -to RTS
set_location_assignment PIN_129 -to LPT_DATA[1]
set_location_assignment PIN_132 -to LPT_DATA[2]
set_location_assignment PIN_133 -to LPT_DATA[3]
set_location_assignment PIN_135 -to LPT_DATA[4]
set_location_assignment PIN_136 -to LPT_DATA[5]
set_location_assignment PIN_137 -to LPT_DATA[6]
set_location_assignment PIN_138 -to LPT_DATA[7]
set_location_assignment PIN_128 -to LPT_DATA[0]
set_location_assignment PIN_121 -to AFD
set_location_assignment PIN_112 -to BUSY
set_location_assignment PIN_120 -to ERR
set_location_assignment PIN_113 -to PE
set_location_assignment PIN_114 -to SELT
set_location_assignment PIN_119 -to SIN
set_location_assignment PIN_144 -to STROBE
set_location_assignment PIN_111 -to ACK
set_location_assignment PIN_115 -to INIT
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to AFD
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to BUSY
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ERR
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to PE
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SELT
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SIN
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to STROBE
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to ACK
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to INIT
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ns" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH Block1 -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME Block1 -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id Block1
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME Block1 -section_id Block1
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/Block1.vt -section_id Block1
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -section_id eda_simulation
set_location_assignment PIN_23 -to baudclk_221184kHz
set_location_assignment PIN_141 -to baudout
set_global_assignment -name VERILOG_FILE Block1.v
set_global_assignment -name VERILOG_TEST_BENCH_FILE simulation/modelsim/Block1.vt
set_global_assignment -name VERILOG_FILE com_controller.v
set_global_assignment -name QIP_FILE altpll0.qip
set_global_assignment -name QIP_FILE lpm_counter0.qip
set_global_assignment -name CDF_FILE output_files/Chain5.cdf
set_global_assignment -name CDF_FILE output_files/Chain6.cdf
set_global_assignment -name CDF_FILE output_files/Chain7.cdf
set_global_assignment -name SIGNALTAP_FILE output_files/stp1.stp
set_global_assignment -name CDF_FILE output_files/Chain2.cdf
set_global_assignment -name VERILOG_FILE pci_controller.v
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_global_assignment -name CDF_FILE output_files/Chain3.cdf
set_global_assignment -name SIGNALTAP_FILE output_files/stp2.stp
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name QIP_FILE pcimux.qip
set_global_assignment -name VERILOG_FILE pci_io.v
set_global_assignment -name VERILOG_FILE lpt_controller.v
set_global_assignment -name QIP_FILE altpll1.qip
set_global_assignment -name SLD_FILE "G:/pci_usb_test/stp1_auto_stripped.stp"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top