# Synthesise   
![Awesome](https://cdn.rawgit.com/sindresorhus/awesome/d7305f38d29fed78fa85652e3a63e154dd8e8829/media/badge.svg)
![Builed](https://img.shields.io/azure-devops/build/totodem/8cf3ec0e-d0c2-4fcd-8206-ad204f254a96/2?style=flat)
![License](https://img.shields.io/packagist/l/doctrine/orm)
![language](https://img.shields.io/badge/language-verilog-orange)

****

## :anger: &nbsp;Table of Contents

- **[Assignment 4](#Assignment-4)**
- **[Solution](#Solution)**
- **[Support](#Support)**
- **[License](#License)**

****

## Assignment 4  

[Assignment4.pdf](https://github.com/BitterOcean/IUT/files/4924020/Assignment4.pdf)


## Solution  :sunglasses:

[Maryam-Saeedmehr-9629373_FPGA_HW4.zip](https://github.com/BitterOcean/IUT/files/4924022/Maryam-Saeedmehr-9629373_FPGA_HW4.zip)


## Support

Reach out to me at one of the following places!

- Telegram at <a href="https://t.me/BitterOcean" target="_blank">@BitterOcean</a>
- Gmail at <a href="mailto:maryamsaeedmehr@gmail.com" target="_blank">maryamsaeedmehr@gmail.com</a>


## License  

[![License](https://img.shields.io/:license-mit-blue.svg?style=flat-square)](http://badges.mit-license.org)
