
*** Running vivado
    with args -log weight_memory_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source weight_memory_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source weight_memory_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source/DP_bram/rtl'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source/classifier/rtl'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source/cluster/rtl'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/milestone2/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.cache/ip 
Command: synth_design -top weight_memory_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 847.082 ; gain = 233.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'weight_memory_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/synth/weight_memory_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'weight_memory' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory.v:3661]
INFO: [Synth 8-6157] synthesizing module 'weight_memory_DP_bram_0_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_0/synth/weight_memory_DP_bram_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DP_bram' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/ipshared/a2cd/DP_bram.v:9]
ERROR: [Synth 8-439] module 'axi_bram_ctrl_0' not found [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/ipshared/a2cd/DP_bram.v:78]
ERROR: [Synth 8-6156] failed synthesizing module 'DP_bram' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/ipshared/a2cd/DP_bram.v:9]
ERROR: [Synth 8-6156] failed synthesizing module 'weight_memory_DP_bram_0_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_0/synth/weight_memory_DP_bram_0_0.v:58]
ERROR: [Synth 8-6156] failed synthesizing module 'weight_memory' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory.v:3661]
ERROR: [Synth 8-6156] failed synthesizing module 'weight_memory_0' [c:/git_repos/mnist_neuralnet/fpga/milestone2/projects/MemoryManager/MemoryManager.srcs/sources_1/ip/weight_memory_0/synth/weight_memory_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1042.770 ; gain = 429.383
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 4 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 10:14:43 2024...
