{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 16:47:23 2016 " "Info: Processing started: Wed Sep 21 16:47:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder_meas -c encoder_meas " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off encoder_meas -c encoder_meas" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_meas.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file encoder_meas.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_meas " "Info: Found entity 1: encoder_meas" {  } { { "encoder_meas.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_sel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file channel_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_sel " "Info: Found entity 1: channel_sel" {  } { { "channel_sel.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/channel_sel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample " "Info: Found entity 1: sample" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_rd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mcu_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_rd " "Info: Found entity 1: mcu_rd" {  } { { "mcu_rd.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/mcu_rd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_meas " "Info: Elaborating entity \"encoder_meas\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_sel channel_sel:u1 " "Info: Elaborating entity \"channel_sel\" for hierarchy \"channel_sel:u1\"" {  } { { "encoder_meas.v" "u1" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample sample:u2 " "Info: Elaborating entity \"sample\" for hierarchy \"sample:u2\"" {  } { { "encoder_meas.v" "u2" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_rd mcu_rd:u3 " "Info: Elaborating entity \"mcu_rd\" for hierarchy \"mcu_rd:u3\"" {  } { { "encoder_meas.v" "u3" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[0\] channel_sel:u1\|mcu_data\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[0\]\" to the node \"channel_sel:u1\|mcu_data\[0\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[1\] channel_sel:u1\|mcu_data\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[1\]\" to the node \"channel_sel:u1\|mcu_data\[1\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[2\] channel_sel:u1\|mcu_data\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[2\]\" to the node \"channel_sel:u1\|mcu_data\[2\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[3\] channel_sel:u1\|mcu_data\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[3\]\" to the node \"channel_sel:u1\|mcu_data\[3\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[4\] channel_sel:u1\|mcu_data\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[4\]\" to the node \"channel_sel:u1\|mcu_data\[4\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[5\] channel_sel:u1\|mcu_data\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[5\]\" to the node \"channel_sel:u1\|mcu_data\[5\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[6\] channel_sel:u1\|mcu_data\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[6\]\" to the node \"channel_sel:u1\|mcu_data\[6\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sample:u2\|mem_data\[7\] channel_sel:u1\|mcu_data\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"sample:u2\|mem_data\[7\]\" to the node \"channel_sel:u1\|mcu_data\[7\]\" into an OR gate" {  } { { "sample.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/sample.v" 12 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_ncs GND " "Warning (13410): Pin \"ram_ncs\" is stuck at GND" {  } { { "encoder_meas.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sample:u2\|state~8 " "Info: Register \"sample:u2\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sample:u2\|state~9 " "Info: Register \"sample:u2\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sample:u2\|state~10 " "Info: Register \"sample:u2\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_sgn_in\[0\] " "Warning (15610): No output dependent on input pin \"ch_sgn_in\[0\]\"" {  } { { "encoder_meas.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_sgn_in\[1\] " "Warning (15610): No output dependent on input pin \"ch_sgn_in\[1\]\"" {  } { { "encoder_meas.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_sgn_in\[2\] " "Warning (15610): No output dependent on input pin \"ch_sgn_in\[2\]\"" {  } { { "encoder_meas.v" "" { Text "C:/Users/Administrator/Desktop/encoder_meas_20160707/encoder_meas.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Info: Implemented 368 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 16:47:25 2016 " "Info: Processing ended: Wed Sep 21 16:47:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
