<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1317" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1317{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1317{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1317{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1317{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1317{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1317{left:70px;bottom:1061px;letter-spacing:0.15px;}
#t7_1317{left:360px;bottom:767px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t8_1317{left:70px;bottom:678px;letter-spacing:0.13px;}
#t9_1317{left:70px;bottom:654px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#ta_1317{left:70px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tb_1317{left:70px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_1317{left:70px;bottom:603px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_1317{left:535px;bottom:610px;}
#te_1317{left:550px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_1317{left:70px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_1317{left:70px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1317{left:91px;bottom:538px;letter-spacing:-0.1px;}
#ti_1317{left:181px;bottom:537px;}
#tj_1317{left:193px;bottom:538px;letter-spacing:-0.1px;}
#tk_1317{left:215px;bottom:537px;}
#tl_1317{left:226px;bottom:538px;}
#tm_1317{left:234px;bottom:544px;}
#tn_1317{left:240px;bottom:544px;letter-spacing:-0.02px;}
#to_1317{left:70px;bottom:513px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#tp_1317{left:70px;bottom:496px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#tq_1317{left:136px;bottom:496px;}
#tr_1317{left:150px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1317{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_1317{left:476px;bottom:480px;}
#tu_1317{left:483px;bottom:480px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_1317{left:70px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_1317{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1317{left:70px;bottom:422px;letter-spacing:-0.22px;}
#ty_1317{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tz_1317{left:70px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_1317{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1317{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t12_1317{left:70px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t13_1317{left:70px;bottom:309px;letter-spacing:-0.16px;}
#t14_1317{left:70px;bottom:286px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t15_1317{left:70px;bottom:269px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t16_1317{left:70px;bottom:246px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_1317{left:75px;bottom:1043px;letter-spacing:-0.15px;}
#t18_1317{left:75px;bottom:1028px;letter-spacing:-0.12px;}
#t19_1317{left:358px;bottom:1043px;letter-spacing:-0.09px;}
#t1a_1317{left:358px;bottom:1028px;letter-spacing:-0.18px;}
#t1b_1317{left:396px;bottom:1043px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1c_1317{left:396px;bottom:1028px;letter-spacing:-0.14px;}
#t1d_1317{left:396px;bottom:1013px;letter-spacing:-0.14px;}
#t1e_1317{left:469px;bottom:1043px;letter-spacing:-0.12px;}
#t1f_1317{left:469px;bottom:1028px;letter-spacing:-0.11px;}
#t1g_1317{left:469px;bottom:1013px;letter-spacing:-0.12px;}
#t1h_1317{left:540px;bottom:1043px;letter-spacing:-0.13px;}
#t1i_1317{left:75px;bottom:990px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_1317{left:75px;bottom:969px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_1317{left:358px;bottom:990px;letter-spacing:-0.21px;}
#t1l_1317{left:396px;bottom:990px;letter-spacing:-0.18px;}
#t1m_1317{left:469px;bottom:990px;letter-spacing:-0.14px;}
#t1n_1317{left:540px;bottom:990px;letter-spacing:-0.12px;}
#t1o_1317{left:540px;bottom:973px;letter-spacing:-0.11px;}
#t1p_1317{left:540px;bottom:956px;letter-spacing:-0.12px;}
#t1q_1317{left:540px;bottom:940px;letter-spacing:-0.15px;}
#t1r_1317{left:75px;bottom:917px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_1317{left:75px;bottom:895px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1t_1317{left:358px;bottom:917px;letter-spacing:-0.21px;}
#t1u_1317{left:396px;bottom:917px;letter-spacing:-0.18px;}
#t1v_1317{left:469px;bottom:917px;letter-spacing:-0.15px;}
#t1w_1317{left:540px;bottom:917px;letter-spacing:-0.12px;}
#t1x_1317{left:540px;bottom:900px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#t1y_1317{left:540px;bottom:883px;letter-spacing:-0.12px;}
#t1z_1317{left:75px;bottom:860px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1317{left:75px;bottom:839px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_1317{left:358px;bottom:860px;letter-spacing:-0.21px;}
#t22_1317{left:396px;bottom:860px;letter-spacing:-0.18px;}
#t23_1317{left:469px;bottom:860px;letter-spacing:-0.15px;}
#t24_1317{left:540px;bottom:860px;letter-spacing:-0.12px;}
#t25_1317{left:540px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t26_1317{left:540px;bottom:826px;letter-spacing:-0.12px;}
#t27_1317{left:88px;bottom:745px;letter-spacing:-0.15px;}
#t28_1317{left:199px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t29_1317{left:373px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2a_1317{left:549px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2b_1317{left:729px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2c_1317{left:98px;bottom:721px;letter-spacing:-0.19px;}
#t2d_1317{left:188px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_1317{left:364px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_1317{left:570px;bottom:721px;letter-spacing:-0.17px;}
#t2g_1317{left:750px;bottom:721px;letter-spacing:-0.16px;}

.s1_1317{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1317{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1317{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1317{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1317{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1317{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_1317{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1317{font-size:15px;font-family:Symbol_5kh;color:#000;}
.s9_1317{font-size:11px;font-family:Symbol_5kh;color:#000;}
.sa_1317{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.sb_1317{font-size:14px;font-family:Symbol_5kh;color:#000;}
.sc_1317{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1317" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1317Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1317" style="-webkit-user-select: none;"><object width="935" height="1210" data="1317/1317.svg" type="image/svg+xml" id="pdf1317" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1317" class="t s1_1317">RSQRTPS—Compute Reciprocals of Square Roots of Packed Single Precision Floating-Point Values </span>
<span id="t2_1317" class="t s2_1317">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1317" class="t s1_1317">Vol. 2B </span><span id="t4_1317" class="t s1_1317">4-583 </span>
<span id="t5_1317" class="t s3_1317">RSQRTPS—Compute Reciprocals of Square Roots of Packed Single Precision Floating-Point </span>
<span id="t6_1317" class="t s3_1317">Values </span>
<span id="t7_1317" class="t s4_1317">Instruction Operand Encoding </span>
<span id="t8_1317" class="t s4_1317">Description </span>
<span id="t9_1317" class="t s5_1317">Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single precision </span>
<span id="ta_1317" class="t s5_1317">floating-point values in the source operand (second operand) and stores the packed single precision floating-point </span>
<span id="tb_1317" class="t s5_1317">results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The </span>
<span id="tc_1317" class="t s5_1317">destination operand is an XMM register. See Figure 10-5 in the Intel </span>
<span id="td_1317" class="t s6_1317">® </span>
<span id="te_1317" class="t s5_1317">64 and IA-32 Architectures Software Devel- </span>
<span id="tf_1317" class="t s5_1317">oper’s Manual, Volume 1, for an illustration of a SIMD single precision floating-point operation. </span>
<span id="tg_1317" class="t s5_1317">The relative error for this approximation is: </span>
<span id="th_1317" class="t s7_1317">|Relative Error| </span><span id="ti_1317" class="t s8_1317">≤ </span><span id="tj_1317" class="t s7_1317">1.5 </span><span id="tk_1317" class="t s8_1317">∗ </span><span id="tl_1317" class="t s7_1317">2 </span>
<span id="tm_1317" class="t s9_1317">−</span><span id="tn_1317" class="t sa_1317">12 </span>
<span id="to_1317" class="t s5_1317">The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is </span>
<span id="tp_1317" class="t s5_1317">a 0.0, an </span><span id="tq_1317" class="t sb_1317">∞ </span><span id="tr_1317" class="t s5_1317">of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same </span>
<span id="ts_1317" class="t s5_1317">sign). When a source value is a negative value (other than </span><span id="tt_1317" class="t sb_1317">−</span><span id="tu_1317" class="t s5_1317">0.0), a floating-point indefinite is returned. When a </span>
<span id="tv_1317" class="t s5_1317">source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned. </span>
<span id="tw_1317" class="t s5_1317">In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers </span>
<span id="tx_1317" class="t s5_1317">(XMM8-XMM15). </span>
<span id="ty_1317" class="t s5_1317">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tz_1317" class="t s5_1317">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="t10_1317" class="t s5_1317">YMM register destination are unmodified. </span>
<span id="t11_1317" class="t s5_1317">VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination </span>
<span id="t12_1317" class="t s5_1317">operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding YMM register destination are </span>
<span id="t13_1317" class="t s5_1317">zeroed. </span>
<span id="t14_1317" class="t s5_1317">VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM </span>
<span id="t15_1317" class="t s5_1317">register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="t16_1317" class="t s5_1317">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="t17_1317" class="t sc_1317">Opcode*/ </span>
<span id="t18_1317" class="t sc_1317">Instruction </span>
<span id="t19_1317" class="t sc_1317">Op/ </span>
<span id="t1a_1317" class="t sc_1317">En </span>
<span id="t1b_1317" class="t sc_1317">64/32 bit </span>
<span id="t1c_1317" class="t sc_1317">Mode </span>
<span id="t1d_1317" class="t sc_1317">Support </span>
<span id="t1e_1317" class="t sc_1317">CPUID </span>
<span id="t1f_1317" class="t sc_1317">Feature </span>
<span id="t1g_1317" class="t sc_1317">Flag </span>
<span id="t1h_1317" class="t sc_1317">Description </span>
<span id="t1i_1317" class="t s7_1317">NP 0F 52 /r </span>
<span id="t1j_1317" class="t s7_1317">RSQRTPS xmm1, xmm2/m128 </span>
<span id="t1k_1317" class="t s7_1317">RM </span><span id="t1l_1317" class="t s7_1317">V/V </span><span id="t1m_1317" class="t s7_1317">SSE </span><span id="t1n_1317" class="t s7_1317">Computes the approximate reciprocals of the square </span>
<span id="t1o_1317" class="t s7_1317">roots of the packed single precision floating-point </span>
<span id="t1p_1317" class="t s7_1317">values in xmm2/m128 and stores the results in </span>
<span id="t1q_1317" class="t s7_1317">xmm1. </span>
<span id="t1r_1317" class="t s7_1317">VEX.128.0F.WIG 52 /r </span>
<span id="t1s_1317" class="t s7_1317">VRSQRTPS xmm1, xmm2/m128 </span>
<span id="t1t_1317" class="t s7_1317">RM </span><span id="t1u_1317" class="t s7_1317">V/V </span><span id="t1v_1317" class="t s7_1317">AVX </span><span id="t1w_1317" class="t s7_1317">Computes the approximate reciprocals of the square </span>
<span id="t1x_1317" class="t s7_1317">roots of packed single precision values in xmm2/mem </span>
<span id="t1y_1317" class="t s7_1317">and stores the results in xmm1. </span>
<span id="t1z_1317" class="t s7_1317">VEX.256.0F.WIG 52 /r </span>
<span id="t20_1317" class="t s7_1317">VRSQRTPS ymm1, ymm2/m256 </span>
<span id="t21_1317" class="t s7_1317">RM </span><span id="t22_1317" class="t s7_1317">V/V </span><span id="t23_1317" class="t s7_1317">AVX </span><span id="t24_1317" class="t s7_1317">Computes the approximate reciprocals of the square </span>
<span id="t25_1317" class="t s7_1317">roots of packed single precision values in ymm2/mem </span>
<span id="t26_1317" class="t s7_1317">and stores the results in ymm1. </span>
<span id="t27_1317" class="t sc_1317">Op/En </span><span id="t28_1317" class="t sc_1317">Operand 1 </span><span id="t29_1317" class="t sc_1317">Operand 2 </span><span id="t2a_1317" class="t sc_1317">Operand 3 </span><span id="t2b_1317" class="t sc_1317">Operand 4 </span>
<span id="t2c_1317" class="t s7_1317">RM </span><span id="t2d_1317" class="t s7_1317">ModRM:reg (w) </span><span id="t2e_1317" class="t s7_1317">ModRM:r/m (r) </span><span id="t2f_1317" class="t s7_1317">N/A </span><span id="t2g_1317" class="t s7_1317">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
