LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY Projeto2 IS
PORT(
	SrcA	: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	SrcB	: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	FUNC 	: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	Clock 		: IN STD_LOGIC ;
	ALUout : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	Done	: OUT STD_LOGIC);
END Projeto2;

ARCHITECTURE Behavior OF Projeto2 IS
BEGIN
	PROCESS (Clock,SrcA,SrcB) -- Alterar do Clock
	BEGIN
		IF Clock = '1' AND Clock'event THEN
		CASE FUNC IS
			WHEN "000" =>
				ALUout <= SrcA + '0';
			WHEN "001" =>
				ALUout <= SrcA + SrcB;
			WHEN "010" =>
				ALUout <= SrcA - SrcB;
			WHEN "011" =>
				ALUout <= SrcA AND SrcB;
			WHEN "100" =>
				ALUout <= SrcA OR SrcB;
			WHEN OTHERS => 
				ALUout <= "00000000";
		END CASE;
			Done <= '1';
		END IF;
	END PROCESS;
END Behavior;