
A3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001be0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08001d8c  08001d8c  00011d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e0c  08001e0c  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08001e0c  08001e0c  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e0c  08001e0c  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e0c  08001e0c  00011e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e10  08001e10  00011e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08001e14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000034  08001e48  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000058  08001e48  00020058  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004f63  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001287  00000000  00000000  00024fc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000600  00000000  00000000  00026250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000548  00000000  00000000  00026850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000273a6  00000000  00000000  00026d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007562  00000000  00000000  0004e13e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee74f  00000000  00000000  000556a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00143def  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001580  00000000  00000000  00143e40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000034 	.word	0x20000034
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001d74 	.word	0x08001d74

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000038 	.word	0x20000038
 80001e8:	08001d74 	.word	0x08001d74

080001ec <SysTick_Init>:
#include "delay.h"


// configure SysTick timer for use with delay_us(). This will break
// warning: breaks HAL_delay() by disabling interrupts for shorter delay timing.
void SysTick_Init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
    SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk |	       // enable SysTick Timer
 80001f0:	4b08      	ldr	r3, [pc, #32]	; (8000214 <SysTick_Init+0x28>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a07      	ldr	r2, [pc, #28]	; (8000214 <SysTick_Init+0x28>)
 80001f6:	f043 0305 	orr.w	r3, r3, #5
 80001fa:	6013      	str	r3, [r2, #0]
                      SysTick_CTRL_CLKSOURCE_Msk);     // select CPU clock
    SysTick->CTRL &= ~(SysTick_CTRL_TICKINT_Msk);      // disable interrupt
 80001fc:	4b05      	ldr	r3, [pc, #20]	; (8000214 <SysTick_Init+0x28>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a04      	ldr	r2, [pc, #16]	; (8000214 <SysTick_Init+0x28>)
 8000202:	f023 0302 	bic.w	r3, r3, #2
 8000206:	6013      	str	r3, [r2, #0]
}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	e000e010 	.word	0xe000e010

08000218 <delay_us>:

// delay in microseconds using SysTick timer to count CPU clock cycles
// do not call with 0 : error, maximum delay.
// careful calling with small nums : result in longer delays than specified:
//    e.g. @4MHz, delay_us(1) = 10=15 us delay.
void delay_us(const uint32_t time_us) {  // time_us = target delay, microseconds
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
    SysTick->LOAD = (uint32_t)((time_us * (SystemCoreClock / 1000000)) - 1);
 8000220:	4b11      	ldr	r3, [pc, #68]	; (8000268 <delay_us+0x50>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a11      	ldr	r2, [pc, #68]	; (800026c <delay_us+0x54>)
 8000226:	fba2 2303 	umull	r2, r3, r2, r3
 800022a:	0c9b      	lsrs	r3, r3, #18
 800022c:	687a      	ldr	r2, [r7, #4]
 800022e:	fb02 f303 	mul.w	r3, r2, r3
 8000232:	4a0f      	ldr	r2, [pc, #60]	; (8000270 <delay_us+0x58>)
 8000234:	3b01      	subs	r3, #1
 8000236:	6053      	str	r3, [r2, #4]
    SysTick->VAL = 0;                                      // clear the timer count
 8000238:	4b0d      	ldr	r3, [pc, #52]	; (8000270 <delay_us+0x58>)
 800023a:	2200      	movs	r2, #0
 800023c:	609a      	str	r2, [r3, #8]
    SysTick->CTRL &= ~(SysTick_CTRL_COUNTFLAG_Msk);        // clear the count flag
 800023e:	4b0c      	ldr	r3, [pc, #48]	; (8000270 <delay_us+0x58>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a0b      	ldr	r2, [pc, #44]	; (8000270 <delay_us+0x58>)
 8000244:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000248:	6013      	str	r3, [r2, #0]
    while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // wait for the flag
 800024a:	bf00      	nop
 800024c:	4b08      	ldr	r3, [pc, #32]	; (8000270 <delay_us+0x58>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000254:	2b00      	cmp	r3, #0
 8000256:	d0f9      	beq.n	800024c <delay_us+0x34>
}
 8000258:	bf00      	nop
 800025a:	bf00      	nop
 800025c:	370c      	adds	r7, #12
 800025e:	46bd      	mov	sp, r7
 8000260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	20000028 	.word	0x20000028
 800026c:	431bde83 	.word	0x431bde83
 8000270:	e000e010 	.word	0xe000e010

08000274 <keypad_init>:
static    int cols[3] = {Col1, Col2, Col3}; //corresponds to GPIO pins
static    int rows[4] = {Row1, Row2, Row3, Row4}; //coresponds to GPIO pins
static    int delay_time = 10000;

//This function, configures row, column and keypad pin
void keypad_init() {
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

    //Making column pins output mode bits(01)
    COL_PORT->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2);
 8000278:	4b10      	ldr	r3, [pc, #64]	; (80002bc <keypad_init+0x48>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a0f      	ldr	r2, [pc, #60]	; (80002bc <keypad_init+0x48>)
 800027e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000282:	6013      	str	r3, [r2, #0]
    COL_PORT->MODER |= (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0);
 8000284:	4b0d      	ldr	r3, [pc, #52]	; (80002bc <keypad_init+0x48>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a0c      	ldr	r2, [pc, #48]	; (80002bc <keypad_init+0x48>)
 800028a:	f043 0315 	orr.w	r3, r3, #21
 800028e:	6013      	str	r3, [r2, #0]

    //Making row pins input mode bits(00)
    ROW_PORT->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <keypad_init+0x4c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <keypad_init+0x4c>)
 8000296:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800029a:	6013      	str	r3, [r2, #0]

    //enable pull-down resistor bits(10)
    ROW_PORT->PUPDR &= (GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1 | GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <keypad_init+0x4c>)
 800029e:	68db      	ldr	r3, [r3, #12]
 80002a0:	4a07      	ldr	r2, [pc, #28]	; (80002c0 <keypad_init+0x4c>)
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	60d3      	str	r3, [r2, #12]
    ROW_PORT->PUPDR |= (GPIO_PUPDR_PUPD0_1 | GPIO_PUPDR_PUPD1_1 | GPIO_PUPDR_PUPD2_1 | GPIO_PUPDR_PUPD3_1);
 80002a6:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <keypad_init+0x4c>)
 80002a8:	68db      	ldr	r3, [r3, #12]
 80002aa:	4a05      	ldr	r2, [pc, #20]	; (80002c0 <keypad_init+0x4c>)
 80002ac:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
 80002b0:	60d3      	str	r3, [r2, #12]
}
 80002b2:	bf00      	nop
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	48000400 	.word	0x48000400
 80002c0:	48000c00 	.word	0x48000c00

080002c4 <keypad_read>:

int keypad_read(int cols, int row){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	6039      	str	r1, [r7, #0]
    COL_PORT -> BSRR = (Col1 |Col2|Col3); //outputs column pins to high
 80002ce:	4b12      	ldr	r3, [pc, #72]	; (8000318 <keypad_read+0x54>)
 80002d0:	2207      	movs	r2, #7
 80002d2:	619a      	str	r2, [r3, #24]

    //check if key is pressed
    if (ROW_PORT->IDR){
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <keypad_read+0x58>)
 80002d6:	691b      	ldr	r3, [r3, #16]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d017      	beq.n	800030c <keypad_read+0x48>

      //debounce delay
    	for (int delay = 0; delay < delay_time; delay++);
 80002dc:	2300      	movs	r3, #0
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	e002      	b.n	80002e8 <keypad_read+0x24>
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	3301      	adds	r3, #1
 80002e6:	60fb      	str	r3, [r7, #12]
 80002e8:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <keypad_read+0x5c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	68fa      	ldr	r2, [r7, #12]
 80002ee:	429a      	cmp	r2, r3
 80002f0:	dbf7      	blt.n	80002e2 <keypad_read+0x1e>

    	//rechecks if key is presses still for debounce
    	if (ROW_PORT->IDR){
 80002f2:	4b0a      	ldr	r3, [pc, #40]	; (800031c <keypad_read+0x58>)
 80002f4:	691b      	ldr	r3, [r3, #16]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d008      	beq.n	800030c <keypad_read+0x48>
    		COL_PORT->BRR = (Col1 |Col2|Col3); //turn off columns
 80002fa:	4b07      	ldr	r3, [pc, #28]	; (8000318 <keypad_read+0x54>)
 80002fc:	2207      	movs	r2, #7
 80002fe:	629a      	str	r2, [r3, #40]	; 0x28
    		
        //returns array position of keypress
        return check_row_col(NUM_OF_COLS, NUM_OF_ROWS);  
 8000300:	2104      	movs	r1, #4
 8000302:	2003      	movs	r0, #3
 8000304:	f000 f80e 	bl	8000324 <check_row_col>
 8000308:	4603      	mov	r3, r0
 800030a:	e000      	b.n	800030e <keypad_read+0x4a>
    	}
    }
    return '-';
 800030c:	232d      	movs	r3, #45	; 0x2d
}
 800030e:	4618      	mov	r0, r3
 8000310:	3710      	adds	r7, #16
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	48000400 	.word	0x48000400
 800031c:	48000c00 	.word	0x48000c00
 8000320:	2000001c 	.word	0x2000001c

08000324 <check_row_col>:

//iterate through each column and check all rows
int check_row_col(int col, int row){
 8000324:	b480      	push	{r7}
 8000326:	b085      	sub	sp, #20
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	6039      	str	r1, [r7, #0]
    for (int c=0; c < col; c++){
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	e025      	b.n	8000380 <check_row_col+0x5c>
        COL_PORT->BSRR = cols[c]; //turn on the column
 8000334:	4a18      	ldr	r2, [pc, #96]	; (8000398 <check_row_col+0x74>)
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800033c:	4b17      	ldr	r3, [pc, #92]	; (800039c <check_row_col+0x78>)
 800033e:	619a      	str	r2, [r3, #24]
        for (int r=0; r < row; r++){ //Check if key pressed is in the row
 8000340:	2300      	movs	r3, #0
 8000342:	60bb      	str	r3, [r7, #8]
 8000344:	e015      	b.n	8000372 <check_row_col+0x4e>
            if (ROW_PORT->IDR & (rows[r])) { //Check if key pressed is in the row
 8000346:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <check_row_col+0x7c>)
 8000348:	691b      	ldr	r3, [r3, #16]
 800034a:	4916      	ldr	r1, [pc, #88]	; (80003a4 <check_row_col+0x80>)
 800034c:	68ba      	ldr	r2, [r7, #8]
 800034e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000352:	4013      	ands	r3, r2
 8000354:	2b00      	cmp	r3, #0
 8000356:	d009      	beq.n	800036c <check_row_col+0x48>
               return keys[r][c]; //returns array position of keypress
 8000358:	4913      	ldr	r1, [pc, #76]	; (80003a8 <check_row_col+0x84>)
 800035a:	68ba      	ldr	r2, [r7, #8]
 800035c:	4613      	mov	r3, r2
 800035e:	005b      	lsls	r3, r3, #1
 8000360:	4413      	add	r3, r2
 8000362:	18ca      	adds	r2, r1, r3
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	4413      	add	r3, r2
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	e00e      	b.n	800038a <check_row_col+0x66>
        for (int r=0; r < row; r++){ //Check if key pressed is in the row
 800036c:	68bb      	ldr	r3, [r7, #8]
 800036e:	3301      	adds	r3, #1
 8000370:	60bb      	str	r3, [r7, #8]
 8000372:	68ba      	ldr	r2, [r7, #8]
 8000374:	683b      	ldr	r3, [r7, #0]
 8000376:	429a      	cmp	r2, r3
 8000378:	dbe5      	blt.n	8000346 <check_row_col+0x22>
    for (int c=0; c < col; c++){
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	3301      	adds	r3, #1
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	429a      	cmp	r2, r3
 8000386:	dbd5      	blt.n	8000334 <check_row_col+0x10>
            }
        }
    }
    return '-';
 8000388:	232d      	movs	r3, #45	; 0x2d
}
 800038a:	4618      	mov	r0, r3
 800038c:	3714      	adds	r7, #20
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	20000000 	.word	0x20000000
 800039c:	48000400 	.word	0x48000400
 80003a0:	48000c00 	.word	0x48000c00
 80003a4:	2000000c 	.word	0x2000000c
 80003a8:	08001dc0 	.word	0x08001dc0

080003ac <LCD_init>:
void write(char letter);
void lcd_set_cursor_position(uint8_t row, uint8_t col);

uint16_t GPIO_Pin[] = {D4, D5, D6, D7};

void LCD_init(void) {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
  delay_us(100000);                      // power-up wait 40 ms
 80003b0:	482a      	ldr	r0, [pc, #168]	; (800045c <LCD_init+0xb0>)
 80003b2:	f7ff ff31 	bl	8000218 <delay_us>
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN); // enable GPIOA clock on bus
 80003b6:	4b2a      	ldr	r3, [pc, #168]	; (8000460 <LCD_init+0xb4>)
 80003b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ba:	4a29      	ldr	r2, [pc, #164]	; (8000460 <LCD_init+0xb4>)
 80003bc:	f043 0301 	orr.w	r3, r3, #1
 80003c0:	64d3      	str	r3, [r2, #76]	; 0x4c

  // Making control pins output mode bits(01)
  control_pins->MODER &=
 80003c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80003d0:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 80003d4:	6013      	str	r3, [r2, #0]
      ~(GPIO_MODER_MODE1 | GPIO_MODER_MODE2 | GPIO_MODER_MODE3 |
        GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE6 |
        GPIO_MODER_MODE7); // clear bits for PA
  control_pins->MODER |=
 80003d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003e0:	f443 43aa 	orr.w	r3, r3, #21760	; 0x5500
 80003e4:	f043 0354 	orr.w	r3, r3, #84	; 0x54
 80003e8:	6013      	str	r3, [r2, #0]
      (GPIO_MODER_MODE1_0 | GPIO_MODER_MODE2_0 | GPIO_MODER_MODE3_0 |
       GPIO_MODER_MODE4_0 | GPIO_MODER_MODE5_0 | GPIO_MODER_MODE6_0 |
       GPIO_MODER_MODE7_0); // set up DB4 to DB7, RS, RW, E as outputs
  control_pins->OTYPER &=
 80003ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003f4:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80003f8:	6053      	str	r3, [r2, #4]
      ~(GPIO_OTYPER_OT1 | GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3 | GPIO_OTYPER_OT4 |
        GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6 | GPIO_OTYPER_OT7);
  control_pins->OSPEEDR |=
 80003fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003fe:	689b      	ldr	r3, [r3, #8]
 8000400:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000404:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8000408:	f043 03fc 	orr.w	r3, r3, #252	; 0xfc
 800040c:	6093      	str	r3, [r2, #8]
      ((3 << GPIO_OSPEEDR_OSPEED1_Pos) | (3 << GPIO_OSPEEDR_OSPEED2_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED3_Pos) | (3 << GPIO_OSPEEDR_OSPEED4_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED5_Pos) | (3 << GPIO_OSPEEDR_OSPEED6_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED7_Pos));
  control_pins->BRR =
 800040e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000412:	22fe      	movs	r2, #254	; 0xfe
 8000414:	629a      	str	r2, [r3, #40]	; 0x28
      (D4 | D5 | D6 | D7 | EN | RW | RS); // Initializes data to all 0

  delay_us(100000); // power-up wait 40 ms
 8000416:	4811      	ldr	r0, [pc, #68]	; (800045c <LCD_init+0xb0>)
 8000418:	f7ff fefe 	bl	8000218 <delay_us>

  command(0x30);
 800041c:	2030      	movs	r0, #48	; 0x30
 800041e:	f000 f83b 	bl	8000498 <command>
  delay_us(100); // power-up wait .04 ms
 8000422:	2064      	movs	r0, #100	; 0x64
 8000424:	f7ff fef8 	bl	8000218 <delay_us>
  command(0x30);
 8000428:	2030      	movs	r0, #48	; 0x30
 800042a:	f000 f835 	bl	8000498 <command>
  delay_us(100); // power-up wait .04 ms
 800042e:	2064      	movs	r0, #100	; 0x64
 8000430:	f7ff fef2 	bl	8000218 <delay_us>
  command(0x30);
 8000434:	2030      	movs	r0, #48	; 0x30
 8000436:	f000 f82f 	bl	8000498 <command>
  delay_us(100); // power-up wait .04 ms
 800043a:	2064      	movs	r0, #100	; 0x64
 800043c:	f7ff feec 	bl	8000218 <delay_us>
  command(0x20);
 8000440:	2020      	movs	r0, #32
 8000442:	f000 f829 	bl	8000498 <command>
  delay_us(100); // power-up wait .04 ms
 8000446:	2064      	movs	r0, #100	; 0x64
 8000448:	f7ff fee6 	bl	8000218 <delay_us>
  command(0x02);
 800044c:	2002      	movs	r0, #2
 800044e:	f000 f823 	bl	8000498 <command>
  delay_us(100); // power-up wait .04 ms
 8000452:	2064      	movs	r0, #100	; 0x64
 8000454:	f7ff fee0 	bl	8000218 <delay_us>
  // command(0x28); //Function set: 4-bit/2-line
  // command(0x0F); //Display ON; Blinking cursor
  // command(0x06); //Entry Mode set
}
 8000458:	bf00      	nop
 800045a:	bd80      	pop	{r7, pc}
 800045c:	000186a0 	.word	0x000186a0
 8000460:	40021000 	.word	0x40021000

08000464 <Nybble>:

void Nybble() {
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  control_pins->BSRR = EN;
 8000468:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800046c:	2208      	movs	r2, #8
 800046e:	619a      	str	r2, [r3, #24]
  delay_us(50); // wait
 8000470:	2032      	movs	r0, #50	; 0x32
 8000472:	f7ff fed1 	bl	8000218 <delay_us>
  control_pins->BRR = EN;
 8000476:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800047a:	2208      	movs	r2, #8
 800047c:	629a      	str	r2, [r3, #40]	; 0x28
  delay_us(50);                                // wait
 800047e:	2032      	movs	r0, #50	; 0x32
 8000480:	f7ff feca 	bl	8000218 <delay_us>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 8000484:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000488:	695b      	ldr	r3, [r3, #20]
 800048a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800048e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000492:	6153      	str	r3, [r2, #20]
}
 8000494:	bf00      	nop
 8000496:	bd80      	pop	{r7, pc}

08000498 <command>:

void command(uint8_t command) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af00      	add	r7, sp, #0
 800049e:	4603      	mov	r3, r0
 80004a0:	71fb      	strb	r3, [r7, #7]
  uint8_t command2 = command >> 4;
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	091b      	lsrs	r3, r3, #4
 80004a6:	73fb      	strb	r3, [r7, #15]
  control_pins->BRR = (RS | RW); // set RS and RW to zero
 80004a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ac:	2206      	movs	r2, #6
 80004ae:	629a      	str	r2, [r3, #40]	; 0x28

  for (int i = 0; i < 4; i++) {
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
 80004b4:	e019      	b.n	80004ea <command+0x52>
    if ((command2 >> i) & 0x01) { // Corrected to use command2
 80004b6:	7bfa      	ldrb	r2, [r7, #15]
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	fa42 f303 	asr.w	r3, r2, r3
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d007      	beq.n	80004d6 <command+0x3e>
      control_pins->BSRR = GPIO_Pin[i];
 80004c6:	4a26      	ldr	r2, [pc, #152]	; (8000560 <command+0xc8>)
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80004ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004d2:	619a      	str	r2, [r3, #24]
 80004d4:	e006      	b.n	80004e4 <command+0x4c>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 80004d6:	4a22      	ldr	r2, [pc, #136]	; (8000560 <command+0xc8>)
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80004de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004e2:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	3301      	adds	r3, #1
 80004e8:	617b      	str	r3, [r7, #20]
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2b03      	cmp	r3, #3
 80004ee:	dde2      	ble.n	80004b6 <command+0x1e>
    }
  }

  delay_us(1000);
 80004f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004f4:	f7ff fe90 	bl	8000218 <delay_us>
  Nybble(); // Send pulse
 80004f8:	f7ff ffb4 	bl	8000464 <Nybble>

  for (int i = 0; i < 4; i++) {
 80004fc:	2300      	movs	r3, #0
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	e019      	b.n	8000536 <command+0x9e>
    if ((command >> i) & 0x01) { // Corrected to use command
 8000502:	79fa      	ldrb	r2, [r7, #7]
 8000504:	693b      	ldr	r3, [r7, #16]
 8000506:	fa42 f303 	asr.w	r3, r2, r3
 800050a:	f003 0301 	and.w	r3, r3, #1
 800050e:	2b00      	cmp	r3, #0
 8000510:	d007      	beq.n	8000522 <command+0x8a>
      control_pins->BSRR = GPIO_Pin[i];
 8000512:	4a13      	ldr	r2, [pc, #76]	; (8000560 <command+0xc8>)
 8000514:	693b      	ldr	r3, [r7, #16]
 8000516:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800051a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800051e:	619a      	str	r2, [r3, #24]
 8000520:	e006      	b.n	8000530 <command+0x98>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000522:	4a0f      	ldr	r2, [pc, #60]	; (8000560 <command+0xc8>)
 8000524:	693b      	ldr	r3, [r7, #16]
 8000526:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800052a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800052e:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 8000530:	693b      	ldr	r3, [r7, #16]
 8000532:	3301      	adds	r3, #1
 8000534:	613b      	str	r3, [r7, #16]
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	2b03      	cmp	r3, #3
 800053a:	dde2      	ble.n	8000502 <command+0x6a>
    }
  }
  delay_us(1000);
 800053c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000540:	f7ff fe6a 	bl	8000218 <delay_us>
  Nybble();                                    // Send pulse
 8000544:	f7ff ff8e 	bl	8000464 <Nybble>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 8000548:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000552:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000556:	6153      	str	r3, [r2, #20]
}
 8000558:	bf00      	nop
 800055a:	3718      	adds	r7, #24
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000020 	.word	0x20000020

08000564 <write>:

void write(char letter) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b086      	sub	sp, #24
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
  uint8_t c = letter;
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	73fb      	strb	r3, [r7, #15]
  uint8_t c2 = c >> 4;
 8000572:	7bfb      	ldrb	r3, [r7, #15]
 8000574:	091b      	lsrs	r3, r3, #4
 8000576:	73bb      	strb	r3, [r7, #14]
  for (int i = 0; i < 4; i++) {
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	e019      	b.n	80005b2 <write+0x4e>
    if ((c2 >> i) & 0x01) {
 800057e:	7bba      	ldrb	r2, [r7, #14]
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	fa42 f303 	asr.w	r3, r2, r3
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	2b00      	cmp	r3, #0
 800058c:	d007      	beq.n	800059e <write+0x3a>
      control_pins->BSRR = GPIO_Pin[i];
 800058e:	4a2c      	ldr	r2, [pc, #176]	; (8000640 <write+0xdc>)
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000596:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800059a:	619a      	str	r2, [r3, #24]
 800059c:	e006      	b.n	80005ac <write+0x48>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 800059e:	4a28      	ldr	r2, [pc, #160]	; (8000640 <write+0xdc>)
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80005a6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005aa:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	3301      	adds	r3, #1
 80005b0:	617b      	str	r3, [r7, #20]
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	dde2      	ble.n	800057e <write+0x1a>
    }
  }

  control_pins->BSRR = (RS); // set RS and RW to zero
 80005b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005bc:	2202      	movs	r2, #2
 80005be:	619a      	str	r2, [r3, #24]
  control_pins->BRR = (RW);  // set RS and RW to zero
 80005c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005c4:	2204      	movs	r2, #4
 80005c6:	629a      	str	r2, [r3, #40]	; 0x28
  delay_us(1000);
 80005c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005cc:	f7ff fe24 	bl	8000218 <delay_us>
  Nybble();
 80005d0:	f7ff ff48 	bl	8000464 <Nybble>
  // c = c >> 4;

  for (int i = 0; i < 4; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	e019      	b.n	800060e <write+0xaa>
    if ((c >> i) & 0x01) {
 80005da:	7bfa      	ldrb	r2, [r7, #15]
 80005dc:	693b      	ldr	r3, [r7, #16]
 80005de:	fa42 f303 	asr.w	r3, r2, r3
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d007      	beq.n	80005fa <write+0x96>
      control_pins->BSRR = GPIO_Pin[i];
 80005ea:	4a15      	ldr	r2, [pc, #84]	; (8000640 <write+0xdc>)
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80005f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005f6:	619a      	str	r2, [r3, #24]
 80005f8:	e006      	b.n	8000608 <write+0xa4>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 80005fa:	4a11      	ldr	r2, [pc, #68]	; (8000640 <write+0xdc>)
 80005fc:	693b      	ldr	r3, [r7, #16]
 80005fe:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000602:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000606:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 8000608:	693b      	ldr	r3, [r7, #16]
 800060a:	3301      	adds	r3, #1
 800060c:	613b      	str	r3, [r7, #16]
 800060e:	693b      	ldr	r3, [r7, #16]
 8000610:	2b03      	cmp	r3, #3
 8000612:	dde2      	ble.n	80005da <write+0x76>
    }
  }
  delay_us(1000);
 8000614:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000618:	f7ff fdfe 	bl	8000218 <delay_us>
  Nybble();
 800061c:	f7ff ff22 	bl	8000464 <Nybble>
  control_pins->BRR = (RS);                    // set RS and RW to zero
 8000620:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000624:	2202      	movs	r2, #2
 8000626:	629a      	str	r2, [r3, #40]	; 0x28
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 8000628:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000636:	6153      	str	r3, [r2, #20]
}
 8000638:	bf00      	nop
 800063a:	3718      	adds	r7, #24
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000020 	.word	0x20000020

08000644 <lcd_set_cursor_position>:

void lcd_set_cursor_position(uint8_t row, uint8_t col) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	460a      	mov	r2, r1
 800064e:	71fb      	strb	r3, [r7, #7]
 8000650:	4613      	mov	r3, r2
 8000652:	71bb      	strb	r3, [r7, #6]
  uint8_t address;

  // Calculate the address based on row and col values
  if (row == 0) {
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d103      	bne.n	8000662 <lcd_set_cursor_position+0x1e>
    address = 0x80 + col; // For row 0, the address starts from 0x80
 800065a:	79bb      	ldrb	r3, [r7, #6]
 800065c:	3b80      	subs	r3, #128	; 0x80
 800065e:	73fb      	strb	r3, [r7, #15]
 8000660:	e002      	b.n	8000668 <lcd_set_cursor_position+0x24>
  } else {
    address = 0xC0 + col; // For row 1, the address starts from 0xC0
 8000662:	79bb      	ldrb	r3, [r7, #6]
 8000664:	3b40      	subs	r3, #64	; 0x40
 8000666:	73fb      	strb	r3, [r7, #15]
  }

  // Send the command to set the cursor position
  command(address);
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ff14 	bl	8000498 <command>
}
 8000670:	bf00      	nop
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <str_write>:

void str_write(const char *str) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  for (int i = 0; str[i] != '\0'; i++) {
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	e00c      	b.n	80006a0 <str_write+0x28>
    write(str[i]);
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	4413      	add	r3, r2
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	4618      	mov	r0, r3
 8000690:	f7ff ff68 	bl	8000564 <write>
    delay_us(100);
 8000694:	2064      	movs	r0, #100	; 0x64
 8000696:	f7ff fdbf 	bl	8000218 <delay_us>
  for (int i = 0; str[i] != '\0'; i++) {
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	3301      	adds	r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d1ec      	bne.n	8000686 <str_write+0xe>
  }
}
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <LCD_reset_count_display>:
char time_asc[4];

////FOR COUNTER
////TEST
////Resets counter display to 00:00
void LCD_reset_count_display() {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  lcd_set_cursor_position(1, 11); // set cursor at MM:SS
 80006bc:	210b      	movs	r1, #11
 80006be:	2001      	movs	r0, #1
 80006c0:	f7ff ffc0 	bl	8000644 <lcd_set_cursor_position>
  str_write("     ");             // clears with 5 spaces
 80006c4:	4809      	ldr	r0, [pc, #36]	; (80006ec <LCD_reset_count_display+0x34>)
 80006c6:	f7ff ffd7 	bl	8000678 <str_write>
  lcd_set_cursor_position(1, 11); // set cursor at MM:SS
 80006ca:	210b      	movs	r1, #11
 80006cc:	2001      	movs	r0, #1
 80006ce:	f7ff ffb9 	bl	8000644 <lcd_set_cursor_position>
  str_write("00:00");
 80006d2:	4807      	ldr	r0, [pc, #28]	; (80006f0 <LCD_reset_count_display+0x38>)
 80006d4:	f7ff ffd0 	bl	8000678 <str_write>
  lcd_set_cursor_position(1, 11); // set cursor at MM:SS
 80006d8:	210b      	movs	r1, #11
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff ffb2 	bl	8000644 <lcd_set_cursor_position>
  command(0x0D);                  // turns blinking cursor on
 80006e0:	200d      	movs	r0, #13
 80006e2:	f7ff fed9 	bl	8000498 <command>
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	08001d8c 	.word	0x08001d8c
 80006f0:	08001d94 	.word	0x08001d94

080006f4 <LCD_update_count_display>:

// This is only for countdown
// Updates LCD with new values
void LCD_update_count_display() {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  lcd_set_cursor_position(1, 11); // set cursor at MM:SS
 80006f8:	210b      	movs	r1, #11
 80006fa:	2001      	movs	r0, #1
 80006fc:	f7ff ffa2 	bl	8000644 <lcd_set_cursor_position>
  write(time_asc[3]);
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <LCD_update_count_display+0x40>)
 8000702:	78db      	ldrb	r3, [r3, #3]
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff2d 	bl	8000564 <write>
  write(time_asc[2]);
 800070a:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <LCD_update_count_display+0x40>)
 800070c:	789b      	ldrb	r3, [r3, #2]
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff28 	bl	8000564 <write>
  write(':');
 8000714:	203a      	movs	r0, #58	; 0x3a
 8000716:	f7ff ff25 	bl	8000564 <write>
  write(time_asc[1]);
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <LCD_update_count_display+0x40>)
 800071c:	785b      	ldrb	r3, [r3, #1]
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff20 	bl	8000564 <write>
  write(time_asc[0]);
 8000724:	4b03      	ldr	r3, [pc, #12]	; (8000734 <LCD_update_count_display+0x40>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ff1b 	bl	8000564 <write>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000050 	.word	0x20000050

08000738 <load_time>:

// Converts total time (s) to ASCII equivalent values and loads them onto array
// for uploading time_in_sec FOR PARAMETER
void load_time(int total_seconds) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  uint8_t u_min, l_min, u_sec, l_sec; // initializes values
  u_min = total_seconds / 60;         // gets all the minutes
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a2e      	ldr	r2, [pc, #184]	; (80007fc <load_time+0xc4>)
 8000744:	fb82 1203 	smull	r1, r2, r2, r3
 8000748:	441a      	add	r2, r3
 800074a:	1152      	asrs	r2, r2, #5
 800074c:	17db      	asrs	r3, r3, #31
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	73fb      	strb	r3, [r7, #15]
  l_min = u_min % 10;                 // gets ones minutes
 8000752:	7bfa      	ldrb	r2, [r7, #15]
 8000754:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <load_time+0xc8>)
 8000756:	fba3 1302 	umull	r1, r3, r3, r2
 800075a:	08d9      	lsrs	r1, r3, #3
 800075c:	460b      	mov	r3, r1
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	440b      	add	r3, r1
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	1ad3      	subs	r3, r2, r3
 8000766:	73bb      	strb	r3, [r7, #14]
  u_min = u_min / 10;                 // gets tens minutes
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	4a25      	ldr	r2, [pc, #148]	; (8000800 <load_time+0xc8>)
 800076c:	fba2 2303 	umull	r2, r3, r2, r3
 8000770:	08db      	lsrs	r3, r3, #3
 8000772:	73fb      	strb	r3, [r7, #15]

  u_sec = total_seconds % 60; // gets all the secs
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	4b21      	ldr	r3, [pc, #132]	; (80007fc <load_time+0xc4>)
 8000778:	fb83 1302 	smull	r1, r3, r3, r2
 800077c:	4413      	add	r3, r2
 800077e:	1159      	asrs	r1, r3, #5
 8000780:	17d3      	asrs	r3, r2, #31
 8000782:	1ac9      	subs	r1, r1, r3
 8000784:	460b      	mov	r3, r1
 8000786:	011b      	lsls	r3, r3, #4
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	1ad1      	subs	r1, r2, r3
 800078e:	460b      	mov	r3, r1
 8000790:	737b      	strb	r3, [r7, #13]
  l_sec = u_sec % 10;         // gets ones secs
 8000792:	7b7a      	ldrb	r2, [r7, #13]
 8000794:	4b1a      	ldr	r3, [pc, #104]	; (8000800 <load_time+0xc8>)
 8000796:	fba3 1302 	umull	r1, r3, r3, r2
 800079a:	08d9      	lsrs	r1, r3, #3
 800079c:	460b      	mov	r3, r1
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	733b      	strb	r3, [r7, #12]
  u_sec = u_sec / 10;         // gets tens sec
 80007a8:	7b7b      	ldrb	r3, [r7, #13]
 80007aa:	4a15      	ldr	r2, [pc, #84]	; (8000800 <load_time+0xc8>)
 80007ac:	fba2 2303 	umull	r2, r3, r2, r3
 80007b0:	08db      	lsrs	r3, r3, #3
 80007b2:	737b      	strb	r3, [r7, #13]

  // Updates array
  time_asc[3] = LCD_convert_time_to_ascii(u_min);
 80007b4:	7bfb      	ldrb	r3, [r7, #15]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 f826 	bl	8000808 <LCD_convert_time_to_ascii>
 80007bc:	4603      	mov	r3, r0
 80007be:	461a      	mov	r2, r3
 80007c0:	4b10      	ldr	r3, [pc, #64]	; (8000804 <load_time+0xcc>)
 80007c2:	70da      	strb	r2, [r3, #3]
  time_asc[2] = LCD_convert_time_to_ascii(l_min);
 80007c4:	7bbb      	ldrb	r3, [r7, #14]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 f81e 	bl	8000808 <LCD_convert_time_to_ascii>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <load_time+0xcc>)
 80007d2:	709a      	strb	r2, [r3, #2]
  time_asc[1] = LCD_convert_time_to_ascii(u_sec);
 80007d4:	7b7b      	ldrb	r3, [r7, #13]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f816 	bl	8000808 <LCD_convert_time_to_ascii>
 80007dc:	4603      	mov	r3, r0
 80007de:	461a      	mov	r2, r3
 80007e0:	4b08      	ldr	r3, [pc, #32]	; (8000804 <load_time+0xcc>)
 80007e2:	705a      	strb	r2, [r3, #1]
  time_asc[0] = LCD_convert_time_to_ascii(l_sec);
 80007e4:	7b3b      	ldrb	r3, [r7, #12]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 f80e 	bl	8000808 <LCD_convert_time_to_ascii>
 80007ec:	4603      	mov	r3, r0
 80007ee:	461a      	mov	r2, r3
 80007f0:	4b04      	ldr	r3, [pc, #16]	; (8000804 <load_time+0xcc>)
 80007f2:	701a      	strb	r2, [r3, #0]
}
 80007f4:	bf00      	nop
 80007f6:	3710      	adds	r7, #16
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	88888889 	.word	0x88888889
 8000800:	cccccccd 	.word	0xcccccccd
 8000804:	20000050 	.word	0x20000050

08000808 <LCD_convert_time_to_ascii>:

// Fow Wilson's code: Use this to convert integer keypress value into
char LCD_convert_time_to_ascii(uint8_t timeasc) { return (0x30 + timeasc); }
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	3330      	adds	r3, #48	; 0x30
 8000816:	b2db      	uxtb	r3, r3
 8000818:	4618      	mov	r0, r3
 800081a:	370c      	adds	r7, #12
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <time_in_sec>:

// LCD_convert_ascii_to_time FOR PARAMETERS
int time_in_sec(int hmin, int lmin, int hsec, int lsec) {
 8000824:	b480      	push	{r7}
 8000826:	b087      	sub	sp, #28
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	603b      	str	r3, [r7, #0]
  int total_time = 0;      // to store total time
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  hmin = hmin * 10 + lmin; // adds total minutes together
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	4613      	mov	r3, r2
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4413      	add	r3, r2
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	461a      	mov	r2, r3
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	4413      	add	r3, r2
 8000846:	60fb      	str	r3, [r7, #12]
  hsec = hsec * 10 + lsec; // adds total seconds together
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	4613      	mov	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	4413      	add	r3, r2
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	461a      	mov	r2, r3
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	4413      	add	r3, r2
 8000858:	607b      	str	r3, [r7, #4]
  total_time = (hmin * 60 + hsec);
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	4613      	mov	r3, r2
 800085e:	011b      	lsls	r3, r3, #4
 8000860:	1a9b      	subs	r3, r3, r2
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	461a      	mov	r2, r3
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	4413      	add	r3, r2
 800086a:	617b      	str	r3, [r7, #20]
  return total_time; // returns total time
 800086c:	697b      	ldr	r3, [r7, #20]
}
 800086e:	4618      	mov	r0, r3
 8000870:	371c      	adds	r7, #28
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
	...

0800087c <decrement_time>:

int LCD_convert_ascii_to_time(uint8_t asctime) { return (0x0F & asctime); }

int decrement_time(int time) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  delay_us(1000000); // delay 1 sec
 8000884:	4805      	ldr	r0, [pc, #20]	; (800089c <decrement_time+0x20>)
 8000886:	f7ff fcc7 	bl	8000218 <delay_us>
  return (--time);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	3b01      	subs	r3, #1
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	000f4240 	.word	0x000f4240

080008a0 <main>:
#include <stdint.h>

// system clock prototype
void SystemClock_Config(void);

int main(void) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0

  // clock initializations
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIODEN);
 80008a6:	4ba9      	ldr	r3, [pc, #676]	; (8000b4c <main+0x2ac>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008aa:	4aa8      	ldr	r2, [pc, #672]	; (8000b4c <main+0x2ac>)
 80008ac:	f043 0308 	orr.w	r3, r3, #8
 80008b0:	64d3      	str	r3, [r2, #76]	; 0x4c
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 80008b2:	4ba6      	ldr	r3, [pc, #664]	; (8000b4c <main+0x2ac>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b6:	4aa5      	ldr	r2, [pc, #660]	; (8000b4c <main+0x2ac>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	64d3      	str	r3, [r2, #76]	; 0x4c
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOCEN);
 80008be:	4ba3      	ldr	r3, [pc, #652]	; (8000b4c <main+0x2ac>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c2:	4aa2      	ldr	r2, [pc, #648]	; (8000b4c <main+0x2ac>)
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	64d3      	str	r3, [r2, #76]	; 0x4c

  // Output LED Config
  //  Make pin0-3 output mode
  GPIOC->MODER &= ~(GPIO_MODER_MODE0);
 80008ca:	4ba1      	ldr	r3, [pc, #644]	; (8000b50 <main+0x2b0>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4aa0      	ldr	r2, [pc, #640]	; (8000b50 <main+0x2b0>)
 80008d0:	f023 0303 	bic.w	r3, r3, #3
 80008d4:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE0_0);
 80008d6:	4b9e      	ldr	r3, [pc, #632]	; (8000b50 <main+0x2b0>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4a9d      	ldr	r2, [pc, #628]	; (8000b50 <main+0x2b0>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6013      	str	r3, [r2, #0]
  GPIOC->MODER &= ~(GPIO_MODER_MODE1);
 80008e2:	4b9b      	ldr	r3, [pc, #620]	; (8000b50 <main+0x2b0>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a9a      	ldr	r2, [pc, #616]	; (8000b50 <main+0x2b0>)
 80008e8:	f023 030c 	bic.w	r3, r3, #12
 80008ec:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE1_0);
 80008ee:	4b98      	ldr	r3, [pc, #608]	; (8000b50 <main+0x2b0>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a97      	ldr	r2, [pc, #604]	; (8000b50 <main+0x2b0>)
 80008f4:	f043 0304 	orr.w	r3, r3, #4
 80008f8:	6013      	str	r3, [r2, #0]
  GPIOC->MODER &= ~(GPIO_MODER_MODE2);
 80008fa:	4b95      	ldr	r3, [pc, #596]	; (8000b50 <main+0x2b0>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a94      	ldr	r2, [pc, #592]	; (8000b50 <main+0x2b0>)
 8000900:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000904:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE2_0);
 8000906:	4b92      	ldr	r3, [pc, #584]	; (8000b50 <main+0x2b0>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a91      	ldr	r2, [pc, #580]	; (8000b50 <main+0x2b0>)
 800090c:	f043 0310 	orr.w	r3, r3, #16
 8000910:	6013      	str	r3, [r2, #0]
  GPIOC->MODER &= ~(GPIO_MODER_MODE3);
 8000912:	4b8f      	ldr	r3, [pc, #572]	; (8000b50 <main+0x2b0>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a8e      	ldr	r2, [pc, #568]	; (8000b50 <main+0x2b0>)
 8000918:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800091c:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE3_0);
 800091e:	4b8c      	ldr	r3, [pc, #560]	; (8000b50 <main+0x2b0>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a8b      	ldr	r2, [pc, #556]	; (8000b50 <main+0x2b0>)
 8000924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000928:	6013      	str	r3, [r2, #0]

  // flags for button press, reset, and countdown
  uint8_t four_push = 0; // counts how key presses there are
 800092a:	2300      	movs	r3, #0
 800092c:	77fb      	strb	r3, [r7, #31]
  uint8_t reset = 0;     // 0 = no reset pushed | 1 = reset pushed
 800092e:	2300      	movs	r3, #0
 8000930:	77bb      	strb	r3, [r7, #30]
  uint8_t go = 0;        // 0 = Don't start countdown | 1 = start countdown
 8000932:	2300      	movs	r3, #0
 8000934:	777b      	strb	r3, [r7, #29]
  uint8_t reset_state =
 8000936:	2300      	movs	r3, #0
 8000938:	773b      	strb	r3, [r7, #28]
      0; // 0 = not in reset state (countdown and accept button) // 1 = In reset
         // state (only accept * input)
  reset_state =
 800093a:	2301      	movs	r3, #1
 800093c:	773b      	strb	r3, [r7, #28]
      1; // starts off at reset state waiting for asterik key to be pushed
  int hmin = 0; // high min init
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
  int lmin = 0; // low min init
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
  int hsec = 0; // high second init
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  int lsec = 0; // low second init
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]

  // Ouput LCD Character array and time inits
  char output_LCD[4];
  int total_time_sec = time_in_sec(0, 0, 0, 0);
 800094e:	2300      	movs	r3, #0
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	2000      	movs	r0, #0
 8000956:	f7ff ff65 	bl	8000824 <time_in_sec>
 800095a:	60b8      	str	r0, [r7, #8]

  // import inits
  HAL_Init();
 800095c:	f000 fa19 	bl	8000d92 <HAL_Init>
  SystemClock_Config();
 8000960:	f000 f942 	bl	8000be8 <SystemClock_Config>
  SysTick_Init();
 8000964:	f7ff fc42 	bl	80001ec <SysTick_Init>
  LCD_init();
 8000968:	f7ff fd20 	bl	80003ac <LCD_init>
  keypad_init();
 800096c:	f7ff fc82 	bl	8000274 <keypad_init>

  delay_us(100);
 8000970:	2064      	movs	r0, #100	; 0x64
 8000972:	f7ff fc51 	bl	8000218 <delay_us>
  str_write("EE 329 A3 TIMER"); // write EE 329 A3 TIMER to first line
 8000976:	4877      	ldr	r0, [pc, #476]	; (8000b54 <main+0x2b4>)
 8000978:	f7ff fe7e 	bl	8000678 <str_write>
  delay_us(100);
 800097c:	2064      	movs	r0, #100	; 0x64
 800097e:	f7ff fc4b 	bl	8000218 <delay_us>
  lcd_set_cursor_position(1, 0); // set cursor to second row, first column
 8000982:	2100      	movs	r1, #0
 8000984:	2001      	movs	r0, #1
 8000986:	f7ff fe5d 	bl	8000644 <lcd_set_cursor_position>
  delay_us(100);
 800098a:	2064      	movs	r0, #100	; 0x64
 800098c:	f7ff fc44 	bl	8000218 <delay_us>
  str_write("*=SET #=GO --:--"); // write *=SET #=GO --:-- to second line
 8000990:	4871      	ldr	r0, [pc, #452]	; (8000b58 <main+0x2b8>)
 8000992:	f7ff fe71 	bl	8000678 <str_write>
  lcd_set_cursor_position(1, 10);
 8000996:	210a      	movs	r1, #10
 8000998:	2001      	movs	r0, #1
 800099a:	f7ff fe53 	bl	8000644 <lcd_set_cursor_position>
  command(0x0D); // turns blinking cursor on to indicate ready for input
 800099e:	200d      	movs	r0, #13
 80009a0:	f7ff fd7a 	bl	8000498 <command>

  while (1) {

    //-----------------START OF SEQUENCE----------------------------------
    // Keeps you in reset state after reset push button
    while (reset_state) {
 80009a4:	e013      	b.n	80009ce <main+0x12e>
      char star_check = keypad_read(
 80009a6:	2103      	movs	r1, #3
 80009a8:	2004      	movs	r0, #4
 80009aa:	f7ff fc8b 	bl	80002c4 <keypad_read>
 80009ae:	4603      	mov	r3, r0
 80009b0:	713b      	strb	r3, [r7, #4]
          4, 3); // checks if asterisk is pushed to get out of reset state
      if (star_check == '*') { // Checks if button is pushed
 80009b2:	793b      	ldrb	r3, [r7, #4]
 80009b4:	2b2a      	cmp	r3, #42	; 0x2a
 80009b6:	d10a      	bne.n	80009ce <main+0x12e>
        reset = 0;             // ensures reset is 0 so doesn't reset display
 80009b8:	2300      	movs	r3, #0
 80009ba:	77bb      	strb	r3, [r7, #30]
        reset_state = 0; // takes me out of reset state allows me to take inputs
 80009bc:	2300      	movs	r3, #0
 80009be:	773b      	strb	r3, [r7, #28]
        lcd_set_cursor_position(1, 11); // set cursor to hmin
 80009c0:	210b      	movs	r1, #11
 80009c2:	2001      	movs	r0, #1
 80009c4:	f7ff fe3e 	bl	8000644 <lcd_set_cursor_position>
        delay_us(1000000);              // delay for next press
 80009c8:	4864      	ldr	r0, [pc, #400]	; (8000b5c <main+0x2bc>)
 80009ca:	f7ff fc25 	bl	8000218 <delay_us>
    while (reset_state) {
 80009ce:	7f3b      	ldrb	r3, [r7, #28]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1e8      	bne.n	80009a6 <main+0x106>
      }
    }

    //-------------------START REGISTERING KEYAPD INPUTS
    // Starts registering keypad inputs
    while ((four_push < 5) & (reset == 0)) {
 80009d4:	e090      	b.n	8000af8 <main+0x258>

      char output = keypad_read(4, 3); // get key value
 80009d6:	2103      	movs	r1, #3
 80009d8:	2004      	movs	r0, #4
 80009da:	f7ff fc73 	bl	80002c4 <keypad_read>
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
      if (output != '-') { // if button is pushed sets value to display to LED
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b2d      	cmp	r3, #45	; 0x2d
 80009e6:	f000 8087 	beq.w	8000af8 <main+0x258>

        if (output == '*') // if star pressed, reset
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	2b2a      	cmp	r3, #42	; 0x2a
 80009ee:	d102      	bne.n	80009f6 <main+0x156>
          reset = 1;
 80009f0:	2301      	movs	r3, #1
 80009f2:	77bb      	strb	r3, [r7, #30]
 80009f4:	e064      	b.n	8000ac0 <main+0x220>

        else if (four_push == 0) {
 80009f6:	7ffb      	ldrb	r3, [r7, #31]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d11a      	bne.n	8000a32 <main+0x192>
          lcd_set_cursor_position(1, 11); // set to hmin position on lcd
 80009fc:	210b      	movs	r1, #11
 80009fe:	2001      	movs	r0, #1
 8000a00:	f7ff fe20 	bl	8000644 <lcd_set_cursor_position>
          hmin = output - '0';            // change hmin to a int
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	3b30      	subs	r3, #48	; 0x30
 8000a08:	61bb      	str	r3, [r7, #24]
          if (hmin > 5)                   // cap input at 5
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	2b05      	cmp	r3, #5
 8000a0e:	dd01      	ble.n	8000a14 <main+0x174>
            hmin = 5;
 8000a10:	2305      	movs	r3, #5
 8000a12:	61bb      	str	r3, [r7, #24]
          output = hmin + '0'; // change hmin back to char to write
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	3330      	adds	r3, #48	; 0x30
 8000a1a:	71fb      	strb	r3, [r7, #7]
          write(output);
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fda0 	bl	8000564 <write>
          delay_us(1000000);
 8000a24:	484d      	ldr	r0, [pc, #308]	; (8000b5c <main+0x2bc>)
 8000a26:	f7ff fbf7 	bl	8000218 <delay_us>
          ++four_push; // go to next number to write
 8000a2a:	7ffb      	ldrb	r3, [r7, #31]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	77fb      	strb	r3, [r7, #31]
 8000a30:	e046      	b.n	8000ac0 <main+0x220>
        } else if (four_push == 1) {
 8000a32:	7ffb      	ldrb	r3, [r7, #31]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d111      	bne.n	8000a5c <main+0x1bc>
          lcd_set_cursor_position(1, 12);
 8000a38:	210c      	movs	r1, #12
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f7ff fe02 	bl	8000644 <lcd_set_cursor_position>
          lmin = output - '0';
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	3b30      	subs	r3, #48	; 0x30
 8000a44:	617b      	str	r3, [r7, #20]
          write(output); // write lmin
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fd8b 	bl	8000564 <write>
          delay_us(1000000);
 8000a4e:	4843      	ldr	r0, [pc, #268]	; (8000b5c <main+0x2bc>)
 8000a50:	f7ff fbe2 	bl	8000218 <delay_us>
          ++four_push;
 8000a54:	7ffb      	ldrb	r3, [r7, #31]
 8000a56:	3301      	adds	r3, #1
 8000a58:	77fb      	strb	r3, [r7, #31]
 8000a5a:	e031      	b.n	8000ac0 <main+0x220>
        } else if (four_push == 2) {
 8000a5c:	7ffb      	ldrb	r3, [r7, #31]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	d11a      	bne.n	8000a98 <main+0x1f8>
          lcd_set_cursor_position(1, 14);
 8000a62:	210e      	movs	r1, #14
 8000a64:	2001      	movs	r0, #1
 8000a66:	f7ff fded 	bl	8000644 <lcd_set_cursor_position>
          hsec = output - '0';
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	3b30      	subs	r3, #48	; 0x30
 8000a6e:	613b      	str	r3, [r7, #16]
          if (hsec > 5)
 8000a70:	693b      	ldr	r3, [r7, #16]
 8000a72:	2b05      	cmp	r3, #5
 8000a74:	dd01      	ble.n	8000a7a <main+0x1da>
            hsec = 5;
 8000a76:	2305      	movs	r3, #5
 8000a78:	613b      	str	r3, [r7, #16]
          output = hsec + '0';
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	3330      	adds	r3, #48	; 0x30
 8000a80:	71fb      	strb	r3, [r7, #7]
          write(output); // write hsec
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fd6d 	bl	8000564 <write>
          delay_us(1000000);
 8000a8a:	4834      	ldr	r0, [pc, #208]	; (8000b5c <main+0x2bc>)
 8000a8c:	f7ff fbc4 	bl	8000218 <delay_us>
          ++four_push;
 8000a90:	7ffb      	ldrb	r3, [r7, #31]
 8000a92:	3301      	adds	r3, #1
 8000a94:	77fb      	strb	r3, [r7, #31]
 8000a96:	e013      	b.n	8000ac0 <main+0x220>
        } else if (four_push == 3) {
 8000a98:	7ffb      	ldrb	r3, [r7, #31]
 8000a9a:	2b03      	cmp	r3, #3
 8000a9c:	d110      	bne.n	8000ac0 <main+0x220>
          lcd_set_cursor_position(1, 15);
 8000a9e:	210f      	movs	r1, #15
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	f7ff fdcf 	bl	8000644 <lcd_set_cursor_position>
          lsec = output - '0';
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	3b30      	subs	r3, #48	; 0x30
 8000aaa:	60fb      	str	r3, [r7, #12]
          write(output); // write lsec
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fd58 	bl	8000564 <write>
          delay_us(1000000);
 8000ab4:	4829      	ldr	r0, [pc, #164]	; (8000b5c <main+0x2bc>)
 8000ab6:	f7ff fbaf 	bl	8000218 <delay_us>
          ++four_push;
 8000aba:	7ffb      	ldrb	r3, [r7, #31]
 8000abc:	3301      	adds	r3, #1
 8000abe:	77fb      	strb	r3, [r7, #31]
        }
        if ((four_push == 4) & (output == '#')) {
 8000ac0:	7ffb      	ldrb	r3, [r7, #31]
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	bf0c      	ite	eq
 8000ac6:	2301      	moveq	r3, #1
 8000ac8:	2300      	movne	r3, #0
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b23      	cmp	r3, #35	; 0x23
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2301      	moveq	r3, #1
 8000ad4:	2300      	movne	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	4013      	ands	r3, r2
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d00b      	beq.n	8000af8 <main+0x258>
          total_time_sec =
              time_in_sec(hmin, lmin, hsec, lsec); // set total time in second
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	6979      	ldr	r1, [r7, #20]
 8000ae6:	69b8      	ldr	r0, [r7, #24]
 8000ae8:	f7ff fe9c 	bl	8000824 <time_in_sec>
 8000aec:	60b8      	str	r0, [r7, #8]
          go = 1;                                  // start countdown sequence
 8000aee:	2301      	movs	r3, #1
 8000af0:	777b      	strb	r3, [r7, #29]
          ++four_push;
 8000af2:	7ffb      	ldrb	r3, [r7, #31]
 8000af4:	3301      	adds	r3, #1
 8000af6:	77fb      	strb	r3, [r7, #31]
    while ((four_push < 5) & (reset == 0)) {
 8000af8:	7ffb      	ldrb	r3, [r7, #31]
 8000afa:	2b04      	cmp	r3, #4
 8000afc:	bf94      	ite	ls
 8000afe:	2301      	movls	r3, #1
 8000b00:	2300      	movhi	r3, #0
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	7fbb      	ldrb	r3, [r7, #30]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	bf0c      	ite	eq
 8000b0a:	2301      	moveq	r3, #1
 8000b0c:	2300      	movne	r3, #0
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	4013      	ands	r3, r2
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	f47f af5e 	bne.w	80009d6 <main+0x136>
        } // Takes last keypad input and enables go to start countdown
      }
    }

    //--------------------WAITING FOR GO KEYPRESS TO START COUNTDOWN
    if (go) {
 8000b1a:	7f7b      	ldrb	r3, [r7, #29]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d049      	beq.n	8000bb4 <main+0x314>
      GPIOC->BRR = (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 8000b20:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <main+0x2b0>)
 8000b22:	220f      	movs	r2, #15
 8000b24:	629a      	str	r2, [r3, #40]	; 0x28
                    GPIO_PIN_3); // turns off LED after
      go = 0;                    // no longer takes go input to start countdown
 8000b26:	2300      	movs	r3, #0
 8000b28:	777b      	strb	r3, [r7, #29]
      //-----------------START TO COUNTDOWN
      while ((total_time_sec != 0) & (reset == 0)) {
 8000b2a:	e033      	b.n	8000b94 <main+0x2f4>
        char output = keypad_read(4, 3); // get key value
 8000b2c:	2103      	movs	r1, #3
 8000b2e:	2004      	movs	r0, #4
 8000b30:	f7ff fbc8 	bl	80002c4 <keypad_read>
 8000b34:	4603      	mov	r3, r0
 8000b36:	71bb      	strb	r3, [r7, #6]
        if (output == '*') {             // if reset is pushed
 8000b38:	79bb      	ldrb	r3, [r7, #6]
 8000b3a:	2b2a      	cmp	r3, #42	; 0x2a
 8000b3c:	d110      	bne.n	8000b60 <main+0x2c0>
          reset = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	77bb      	strb	r3, [r7, #30]
          load_time(0); // set time to zero
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff fdf8 	bl	8000738 <load_time>
 8000b48:	e024      	b.n	8000b94 <main+0x2f4>
 8000b4a:	bf00      	nop
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	48000800 	.word	0x48000800
 8000b54:	08001d9c 	.word	0x08001d9c
 8000b58:	08001dac 	.word	0x08001dac
 8000b5c:	000f4240 	.word	0x000f4240
        } else {
          total_time_sec = decrement_time(total_time_sec);
 8000b60:	68b8      	ldr	r0, [r7, #8]
 8000b62:	f7ff fe8b 	bl	800087c <decrement_time>
 8000b66:	60b8      	str	r0, [r7, #8]
          load_time(total_time_sec);
 8000b68:	68b8      	ldr	r0, [r7, #8]
 8000b6a:	f7ff fde5 	bl	8000738 <load_time>
          LCD_update_count_display(); // displays it to the LCD
 8000b6e:	f7ff fdc1 	bl	80006f4 <LCD_update_count_display>

          if (total_time_sec == 0)
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d10d      	bne.n	8000b94 <main+0x2f4>
            while (1) {
              GPIOC->BSRR =
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <main+0x340>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	619a      	str	r2, [r3, #24]
                  GPIO_PIN_0; // turns LED on only when countdown is complete

              char output = keypad_read(4, 3); // check four output
 8000b7e:	2103      	movs	r1, #3
 8000b80:	2004      	movs	r0, #4
 8000b82:	f7ff fb9f 	bl	80002c4 <keypad_read>
 8000b86:	4603      	mov	r3, r0
 8000b88:	717b      	strb	r3, [r7, #5]
              if (output == '*') {             // if * key is pressed
 8000b8a:	797b      	ldrb	r3, [r7, #5]
 8000b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8000b8e:	d1f3      	bne.n	8000b78 <main+0x2d8>
                reset = 1;
 8000b90:	2301      	movs	r3, #1
 8000b92:	77bb      	strb	r3, [r7, #30]
      while ((total_time_sec != 0) & (reset == 0)) {
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	bf14      	ite	ne
 8000b9a:	2301      	movne	r3, #1
 8000b9c:	2300      	moveq	r3, #0
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	7fbb      	ldrb	r3, [r7, #30]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	bf0c      	ite	eq
 8000ba6:	2301      	moveq	r3, #1
 8000ba8:	2300      	movne	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4013      	ands	r3, r2
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1bb      	bne.n	8000b2c <main+0x28c>
            }
        }
      }
    }

    if (reset) {
 8000bb4:	7fbb      	ldrb	r3, [r7, #30]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f43f af09 	beq.w	80009ce <main+0x12e>
      // resets everything so that new numbers can be entered in
      reset = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	77bb      	strb	r3, [r7, #30]
      four_push = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	77fb      	strb	r3, [r7, #31]
      GPIOC->BRR = (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <main+0x340>)
 8000bc6:	220f      	movs	r2, #15
 8000bc8:	629a      	str	r2, [r3, #40]	; 0x28
                    GPIO_PIN_3); // turns LED on only when countdown is complete
      LCD_reset_count_display();
 8000bca:	f7ff fd75 	bl	80006b8 <LCD_reset_count_display>
      lcd_set_cursor_position(1, 11);
 8000bce:	210b      	movs	r1, #11
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	f7ff fd37 	bl	8000644 <lcd_set_cursor_position>
      delay_us(1000000); // important
 8000bd6:	4803      	ldr	r0, [pc, #12]	; (8000be4 <main+0x344>)
 8000bd8:	f7ff fb1e 	bl	8000218 <delay_us>
    while (reset_state) {
 8000bdc:	e6f7      	b.n	80009ce <main+0x12e>
 8000bde:	bf00      	nop
 8000be0:	48000800 	.word	0x48000800
 8000be4:	000f4240 	.word	0x000f4240

08000be8 <SystemClock_Config>:
    }
  }
}

void SystemClock_Config(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b096      	sub	sp, #88	; 0x58
 8000bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bee:	f107 0314 	add.w	r3, r7, #20
 8000bf2:	2244      	movs	r2, #68	; 0x44
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f001 f8b4 	bl	8001d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bfc:	463b      	mov	r3, r7
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
 8000c08:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 8000c0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c0e:	f000 fa29 	bl	8001064 <HAL_PWREx_ControlVoltageScaling>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <SystemClock_Config+0x34>
    Error_Handler();
 8000c18:	f000 f82c 	bl	8000c74 <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c1c:	2310      	movs	r3, #16
 8000c1e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c20:	2301      	movs	r3, #1
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000c28:	2360      	movs	r3, #96	; 0x60
 8000c2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fa6b 	bl	8001110 <HAL_RCC_OscConfig>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <SystemClock_Config+0x5c>
    Error_Handler();
 8000c40:	f000 f818 	bl	8000c74 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000c44:	230f      	movs	r3, #15
 8000c46:	603b      	str	r3, [r7, #0]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000c58:	463b      	mov	r3, r7
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 fe71 	bl	8001944 <HAL_RCC_ClockConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0x84>
    Error_Handler();
 8000c68:	f000 f804 	bl	8000c74 <Error_Handler>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	3758      	adds	r7, #88	; 0x58
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <Error_Handler>:

void Error_Handler(void) {
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c78:	b672      	cpsid	i
}
 8000c7a:	bf00      	nop

  __disable_irq();
  while (1) {
 8000c7c:	e7fe      	b.n	8000c7c <Error_Handler+0x8>
	...

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c86:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c8a:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c8c:	f043 0301 	orr.w	r3, r3, #1
 8000c90:	6613      	str	r3, [r2, #96]	; 0x60
 8000c92:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c9e:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <HAL_MspInit+0x44>)
 8000ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca2:	4a08      	ldr	r2, [pc, #32]	; (8000cc4 <HAL_MspInit+0x44>)
 8000ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca8:	6593      	str	r3, [r2, #88]	; 0x58
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_MspInit+0x44>)
 8000cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ccc:	e7fe      	b.n	8000ccc <NMI_Handler+0x4>

08000cce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd2:	e7fe      	b.n	8000cd2 <HardFault_Handler+0x4>

08000cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <MemManage_Handler+0x4>

08000cda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cde:	e7fe      	b.n	8000cde <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d14:	f000 f892 	bl	8000e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <SystemInit+0x20>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d26:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <SystemInit+0x20>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d44:	f7ff ffea 	bl	8000d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d48:	480c      	ldr	r0, [pc, #48]	; (8000d7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d4a:	490d      	ldr	r1, [pc, #52]	; (8000d80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d4c:	4a0d      	ldr	r2, [pc, #52]	; (8000d84 <LoopForever+0xe>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d50:	e002      	b.n	8000d58 <LoopCopyDataInit>

08000d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d56:	3304      	adds	r3, #4

08000d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d5c:	d3f9      	bcc.n	8000d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d60:	4c0a      	ldr	r4, [pc, #40]	; (8000d8c <LoopForever+0x16>)
  movs r3, #0
 8000d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d64:	e001      	b.n	8000d6a <LoopFillZerobss>

08000d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d68:	3204      	adds	r2, #4

08000d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d6c:	d3fb      	bcc.n	8000d66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f000 ffd5 	bl	8001d1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d72:	f7ff fd95 	bl	80008a0 <main>

08000d76 <LoopForever>:

LoopForever:
    b LoopForever
 8000d76:	e7fe      	b.n	8000d76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d78:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d80:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8000d84:	08001e14 	.word	0x08001e14
  ldr r2, =_sbss
 8000d88:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8000d8c:	20000058 	.word	0x20000058

08000d90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC1_2_IRQHandler>

08000d92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f91f 	bl	8000fe0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000da2:	200f      	movs	r0, #15
 8000da4:	f000 f80e 	bl	8000dc4 <HAL_InitTick>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	71fb      	strb	r3, [r7, #7]
 8000db2:	e001      	b.n	8000db8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000db4:	f7ff ff64 	bl	8000c80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000db8:	79fb      	ldrb	r3, [r7, #7]
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000dd0:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <HAL_InitTick+0x6c>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d023      	beq.n	8000e20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000dd8:	4b16      	ldr	r3, [pc, #88]	; (8000e34 <HAL_InitTick+0x70>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b14      	ldr	r3, [pc, #80]	; (8000e30 <HAL_InitTick+0x6c>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000de6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 f91d 	bl	800102e <HAL_SYSTICK_Config>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10f      	bne.n	8000e1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2b0f      	cmp	r3, #15
 8000dfe:	d809      	bhi.n	8000e14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e00:	2200      	movs	r2, #0
 8000e02:	6879      	ldr	r1, [r7, #4]
 8000e04:	f04f 30ff 	mov.w	r0, #4294967295
 8000e08:	f000 f8f5 	bl	8000ff6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0c:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <HAL_InitTick+0x74>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6013      	str	r3, [r2, #0]
 8000e12:	e007      	b.n	8000e24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	73fb      	strb	r3, [r7, #15]
 8000e18:	e004      	b.n	8000e24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	73fb      	strb	r3, [r7, #15]
 8000e1e:	e001      	b.n	8000e24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000030 	.word	0x20000030
 8000e34:	20000028 	.word	0x20000028
 8000e38:	2000002c 	.word	0x2000002c

08000e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <HAL_IncTick+0x20>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x24>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <HAL_IncTick+0x24>)
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000030 	.word	0x20000030
 8000e60:	20000054 	.word	0x20000054

08000e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  return uwTick;
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <HAL_GetTick+0x14>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000054 	.word	0x20000054

08000e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eae:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	60d3      	str	r3, [r2, #12]
}
 8000eb4:	bf00      	nop
 8000eb6:	3714      	adds	r7, #20
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec8:	4b04      	ldr	r3, [pc, #16]	; (8000edc <__NVIC_GetPriorityGrouping+0x18>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	0a1b      	lsrs	r3, r3, #8
 8000ece:	f003 0307 	and.w	r3, r3, #7
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	6039      	str	r1, [r7, #0]
 8000eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	db0a      	blt.n	8000f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	490c      	ldr	r1, [pc, #48]	; (8000f2c <__NVIC_SetPriority+0x4c>)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	0112      	lsls	r2, r2, #4
 8000f00:	b2d2      	uxtb	r2, r2
 8000f02:	440b      	add	r3, r1
 8000f04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f08:	e00a      	b.n	8000f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	4908      	ldr	r1, [pc, #32]	; (8000f30 <__NVIC_SetPriority+0x50>)
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	f003 030f 	and.w	r3, r3, #15
 8000f16:	3b04      	subs	r3, #4
 8000f18:	0112      	lsls	r2, r2, #4
 8000f1a:	b2d2      	uxtb	r2, r2
 8000f1c:	440b      	add	r3, r1
 8000f1e:	761a      	strb	r2, [r3, #24]
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	e000e100 	.word	0xe000e100
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b089      	sub	sp, #36	; 0x24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	f1c3 0307 	rsb	r3, r3, #7
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	bf28      	it	cs
 8000f52:	2304      	movcs	r3, #4
 8000f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3304      	adds	r3, #4
 8000f5a:	2b06      	cmp	r3, #6
 8000f5c:	d902      	bls.n	8000f64 <NVIC_EncodePriority+0x30>
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3b03      	subs	r3, #3
 8000f62:	e000      	b.n	8000f66 <NVIC_EncodePriority+0x32>
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f68:	f04f 32ff 	mov.w	r2, #4294967295
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43da      	mvns	r2, r3
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	401a      	ands	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	43d9      	mvns	r1, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f8c:	4313      	orrs	r3, r2
         );
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3724      	adds	r7, #36	; 0x24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fac:	d301      	bcc.n	8000fb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e00f      	b.n	8000fd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	; (8000fdc <SysTick_Config+0x40>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fba:	210f      	movs	r1, #15
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc0:	f7ff ff8e 	bl	8000ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <SysTick_Config+0x40>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fca:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <SysTick_Config+0x40>)
 8000fcc:	2207      	movs	r2, #7
 8000fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	e000e010 	.word	0xe000e010

08000fe0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff47 	bl	8000e7c <__NVIC_SetPriorityGrouping>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b086      	sub	sp, #24
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001008:	f7ff ff5c 	bl	8000ec4 <__NVIC_GetPriorityGrouping>
 800100c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	68b9      	ldr	r1, [r7, #8]
 8001012:	6978      	ldr	r0, [r7, #20]
 8001014:	f7ff ff8e 	bl	8000f34 <NVIC_EncodePriority>
 8001018:	4602      	mov	r2, r0
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	4611      	mov	r1, r2
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff5d 	bl	8000ee0 <__NVIC_SetPriority>
}
 8001026:	bf00      	nop
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ffb0 	bl	8000f9c <SysTick_Config>
 800103c:	4603      	mov	r3, r0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <HAL_PWREx_GetVoltageRange+0x18>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001054:	4618      	mov	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40007000 	.word	0x40007000

08001064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001072:	d130      	bne.n	80010d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001074:	4b23      	ldr	r3, [pc, #140]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800107c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001080:	d038      	beq.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800108a:	4a1e      	ldr	r2, [pc, #120]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800108c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001090:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001092:	4b1d      	ldr	r3, [pc, #116]	; (8001108 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2232      	movs	r2, #50	; 0x32
 8001098:	fb02 f303 	mul.w	r3, r2, r3
 800109c:	4a1b      	ldr	r2, [pc, #108]	; (800110c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800109e:	fba2 2303 	umull	r2, r3, r2, r3
 80010a2:	0c9b      	lsrs	r3, r3, #18
 80010a4:	3301      	adds	r3, #1
 80010a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010a8:	e002      	b.n	80010b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010b2:	695b      	ldr	r3, [r3, #20]
 80010b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010bc:	d102      	bne.n	80010c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1f2      	bne.n	80010aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010c4:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010d0:	d110      	bne.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e00f      	b.n	80010f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010e2:	d007      	beq.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80010e4:	4b07      	ldr	r3, [pc, #28]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010ec:	4a05      	ldr	r2, [pc, #20]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	40007000 	.word	0x40007000
 8001108:	20000028 	.word	0x20000028
 800110c:	431bde83 	.word	0x431bde83

08001110 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d102      	bne.n	8001124 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	f000 bc08 	b.w	8001934 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001124:	4b96      	ldr	r3, [pc, #600]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 030c 	and.w	r3, r3, #12
 800112c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800112e:	4b94      	ldr	r3, [pc, #592]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f003 0303 	and.w	r3, r3, #3
 8001136:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0310 	and.w	r3, r3, #16
 8001140:	2b00      	cmp	r3, #0
 8001142:	f000 80e4 	beq.w	800130e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d007      	beq.n	800115c <HAL_RCC_OscConfig+0x4c>
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2b0c      	cmp	r3, #12
 8001150:	f040 808b 	bne.w	800126a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	2b01      	cmp	r3, #1
 8001158:	f040 8087 	bne.w	800126a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800115c:	4b88      	ldr	r3, [pc, #544]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d005      	beq.n	8001174 <HAL_RCC_OscConfig+0x64>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d101      	bne.n	8001174 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e3df      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a1a      	ldr	r2, [r3, #32]
 8001178:	4b81      	ldr	r3, [pc, #516]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 0308 	and.w	r3, r3, #8
 8001180:	2b00      	cmp	r3, #0
 8001182:	d004      	beq.n	800118e <HAL_RCC_OscConfig+0x7e>
 8001184:	4b7e      	ldr	r3, [pc, #504]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800118c:	e005      	b.n	800119a <HAL_RCC_OscConfig+0x8a>
 800118e:	4b7c      	ldr	r3, [pc, #496]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001190:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001194:	091b      	lsrs	r3, r3, #4
 8001196:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800119a:	4293      	cmp	r3, r2
 800119c:	d223      	bcs.n	80011e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 fd5a 	bl	8001c5c <RCC_SetFlashLatencyFromMSIRange>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e3c0      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011b2:	4b73      	ldr	r3, [pc, #460]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a72      	ldr	r2, [pc, #456]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011b8:	f043 0308 	orr.w	r3, r3, #8
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	4b70      	ldr	r3, [pc, #448]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	496d      	ldr	r1, [pc, #436]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011cc:	4313      	orrs	r3, r2
 80011ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011d0:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69db      	ldr	r3, [r3, #28]
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	4968      	ldr	r1, [pc, #416]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	604b      	str	r3, [r1, #4]
 80011e4:	e025      	b.n	8001232 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011e6:	4b66      	ldr	r3, [pc, #408]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a65      	ldr	r2, [pc, #404]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011ec:	f043 0308 	orr.w	r3, r3, #8
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	4b63      	ldr	r3, [pc, #396]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6a1b      	ldr	r3, [r3, #32]
 80011fe:	4960      	ldr	r1, [pc, #384]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001200:	4313      	orrs	r3, r2
 8001202:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001204:	4b5e      	ldr	r3, [pc, #376]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	495b      	ldr	r1, [pc, #364]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001214:	4313      	orrs	r3, r2
 8001216:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d109      	bne.n	8001232 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fd1a 	bl	8001c5c <RCC_SetFlashLatencyFromMSIRange>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e380      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001232:	f000 fc87 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 8001236:	4602      	mov	r2, r0
 8001238:	4b51      	ldr	r3, [pc, #324]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	4950      	ldr	r1, [pc, #320]	; (8001384 <HAL_RCC_OscConfig+0x274>)
 8001244:	5ccb      	ldrb	r3, [r1, r3]
 8001246:	f003 031f 	and.w	r3, r3, #31
 800124a:	fa22 f303 	lsr.w	r3, r2, r3
 800124e:	4a4e      	ldr	r2, [pc, #312]	; (8001388 <HAL_RCC_OscConfig+0x278>)
 8001250:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001252:	4b4e      	ldr	r3, [pc, #312]	; (800138c <HAL_RCC_OscConfig+0x27c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fdb4 	bl	8000dc4 <HAL_InitTick>
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d052      	beq.n	800130c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	e364      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d032      	beq.n	80012d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001272:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a42      	ldr	r2, [pc, #264]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800127e:	f7ff fdf1 	bl	8000e64 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001286:	f7ff fded 	bl	8000e64 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e34d      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001298:	4b39      	ldr	r3, [pc, #228]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d0f0      	beq.n	8001286 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012a4:	4b36      	ldr	r3, [pc, #216]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a35      	ldr	r2, [pc, #212]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b33      	ldr	r3, [pc, #204]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4930      	ldr	r1, [pc, #192]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012c2:	4b2f      	ldr	r3, [pc, #188]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	492b      	ldr	r1, [pc, #172]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
 80012d6:	e01a      	b.n	800130e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012d8:	4b29      	ldr	r3, [pc, #164]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a28      	ldr	r2, [pc, #160]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 80012de:	f023 0301 	bic.w	r3, r3, #1
 80012e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012e4:	f7ff fdbe 	bl	8000e64 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012ec:	f7ff fdba 	bl	8000e64 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e31a      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012fe:	4b20      	ldr	r3, [pc, #128]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f0      	bne.n	80012ec <HAL_RCC_OscConfig+0x1dc>
 800130a:	e000      	b.n	800130e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800130c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d073      	beq.n	8001402 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	2b08      	cmp	r3, #8
 800131e:	d005      	beq.n	800132c <HAL_RCC_OscConfig+0x21c>
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	2b0c      	cmp	r3, #12
 8001324:	d10e      	bne.n	8001344 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d10b      	bne.n	8001344 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132c:	4b14      	ldr	r3, [pc, #80]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d063      	beq.n	8001400 <HAL_RCC_OscConfig+0x2f0>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d15f      	bne.n	8001400 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e2f7      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800134c:	d106      	bne.n	800135c <HAL_RCC_OscConfig+0x24c>
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a0b      	ldr	r2, [pc, #44]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001358:	6013      	str	r3, [r2, #0]
 800135a:	e025      	b.n	80013a8 <HAL_RCC_OscConfig+0x298>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001364:	d114      	bne.n	8001390 <HAL_RCC_OscConfig+0x280>
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a05      	ldr	r2, [pc, #20]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 800136c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	4b03      	ldr	r3, [pc, #12]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a02      	ldr	r2, [pc, #8]	; (8001380 <HAL_RCC_OscConfig+0x270>)
 8001378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	e013      	b.n	80013a8 <HAL_RCC_OscConfig+0x298>
 8001380:	40021000 	.word	0x40021000
 8001384:	08001dcc 	.word	0x08001dcc
 8001388:	20000028 	.word	0x20000028
 800138c:	2000002c 	.word	0x2000002c
 8001390:	4ba0      	ldr	r3, [pc, #640]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a9f      	ldr	r2, [pc, #636]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4b9d      	ldr	r3, [pc, #628]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a9c      	ldr	r2, [pc, #624]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80013a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d013      	beq.n	80013d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b0:	f7ff fd58 	bl	8000e64 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013b8:	f7ff fd54 	bl	8000e64 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b64      	cmp	r3, #100	; 0x64
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e2b4      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ca:	4b92      	ldr	r3, [pc, #584]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d0f0      	beq.n	80013b8 <HAL_RCC_OscConfig+0x2a8>
 80013d6:	e014      	b.n	8001402 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d8:	f7ff fd44 	bl	8000e64 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013e0:	f7ff fd40 	bl	8000e64 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b64      	cmp	r3, #100	; 0x64
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e2a0      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013f2:	4b88      	ldr	r3, [pc, #544]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1f0      	bne.n	80013e0 <HAL_RCC_OscConfig+0x2d0>
 80013fe:	e000      	b.n	8001402 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d060      	beq.n	80014d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d005      	beq.n	8001420 <HAL_RCC_OscConfig+0x310>
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	2b0c      	cmp	r3, #12
 8001418:	d119      	bne.n	800144e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d116      	bne.n	800144e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001420:	4b7c      	ldr	r3, [pc, #496]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001428:	2b00      	cmp	r3, #0
 800142a:	d005      	beq.n	8001438 <HAL_RCC_OscConfig+0x328>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e27d      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b76      	ldr	r3, [pc, #472]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	061b      	lsls	r3, r3, #24
 8001446:	4973      	ldr	r1, [pc, #460]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001448:	4313      	orrs	r3, r2
 800144a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800144c:	e040      	b.n	80014d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d023      	beq.n	800149e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001456:	4b6f      	ldr	r3, [pc, #444]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a6e      	ldr	r2, [pc, #440]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800145c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001462:	f7ff fcff 	bl	8000e64 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800146a:	f7ff fcfb 	bl	8000e64 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e25b      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147c:	4b65      	ldr	r3, [pc, #404]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f0      	beq.n	800146a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001488:	4b62      	ldr	r3, [pc, #392]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	061b      	lsls	r3, r3, #24
 8001496:	495f      	ldr	r1, [pc, #380]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001498:	4313      	orrs	r3, r2
 800149a:	604b      	str	r3, [r1, #4]
 800149c:	e018      	b.n	80014d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800149e:	4b5d      	ldr	r3, [pc, #372]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a5c      	ldr	r2, [pc, #368]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80014a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014aa:	f7ff fcdb 	bl	8000e64 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b2:	f7ff fcd7 	bl	8000e64 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e237      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014c4:	4b53      	ldr	r3, [pc, #332]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d1f0      	bne.n	80014b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d03c      	beq.n	8001556 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d01c      	beq.n	800151e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014e4:	4b4b      	ldr	r3, [pc, #300]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80014e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014ea:	4a4a      	ldr	r2, [pc, #296]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014f4:	f7ff fcb6 	bl	8000e64 <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014fc:	f7ff fcb2 	bl	8000e64 <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e212      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800150e:	4b41      	ldr	r3, [pc, #260]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001510:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0ef      	beq.n	80014fc <HAL_RCC_OscConfig+0x3ec>
 800151c:	e01b      	b.n	8001556 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800151e:	4b3d      	ldr	r3, [pc, #244]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001520:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001524:	4a3b      	ldr	r2, [pc, #236]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001526:	f023 0301 	bic.w	r3, r3, #1
 800152a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800152e:	f7ff fc99 	bl	8000e64 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001534:	e008      	b.n	8001548 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001536:	f7ff fc95 	bl	8000e64 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e1f5      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001548:	4b32      	ldr	r3, [pc, #200]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800154a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1ef      	bne.n	8001536 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0304 	and.w	r3, r3, #4
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 80a6 	beq.w	80016b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001564:	2300      	movs	r3, #0
 8001566:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001568:	4b2a      	ldr	r3, [pc, #168]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800156a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10d      	bne.n	8001590 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	4b27      	ldr	r3, [pc, #156]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001578:	4a26      	ldr	r2, [pc, #152]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 800157a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800157e:	6593      	str	r3, [r2, #88]	; 0x58
 8001580:	4b24      	ldr	r3, [pc, #144]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800158c:	2301      	movs	r3, #1
 800158e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001590:	4b21      	ldr	r3, [pc, #132]	; (8001618 <HAL_RCC_OscConfig+0x508>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001598:	2b00      	cmp	r3, #0
 800159a:	d118      	bne.n	80015ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800159c:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <HAL_RCC_OscConfig+0x508>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a1d      	ldr	r2, [pc, #116]	; (8001618 <HAL_RCC_OscConfig+0x508>)
 80015a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015a8:	f7ff fc5c 	bl	8000e64 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015b0:	f7ff fc58 	bl	8000e64 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e1b8      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <HAL_RCC_OscConfig+0x508>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d108      	bne.n	80015e8 <HAL_RCC_OscConfig+0x4d8>
 80015d6:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80015d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015dc:	4a0d      	ldr	r2, [pc, #52]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015e6:	e029      	b.n	800163c <HAL_RCC_OscConfig+0x52c>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d115      	bne.n	800161c <HAL_RCC_OscConfig+0x50c>
 80015f0:	4b08      	ldr	r3, [pc, #32]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80015f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f6:	4a07      	ldr	r2, [pc, #28]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 80015f8:	f043 0304 	orr.w	r3, r3, #4
 80015fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001600:	4b04      	ldr	r3, [pc, #16]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001606:	4a03      	ldr	r2, [pc, #12]	; (8001614 <HAL_RCC_OscConfig+0x504>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001610:	e014      	b.n	800163c <HAL_RCC_OscConfig+0x52c>
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000
 8001618:	40007000 	.word	0x40007000
 800161c:	4b9d      	ldr	r3, [pc, #628]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800161e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001622:	4a9c      	ldr	r2, [pc, #624]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001624:	f023 0301 	bic.w	r3, r3, #1
 8001628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800162c:	4b99      	ldr	r3, [pc, #612]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800162e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001632:	4a98      	ldr	r2, [pc, #608]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001634:	f023 0304 	bic.w	r3, r3, #4
 8001638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d016      	beq.n	8001672 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001644:	f7ff fc0e 	bl	8000e64 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800164a:	e00a      	b.n	8001662 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800164c:	f7ff fc0a 	bl	8000e64 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	f241 3288 	movw	r2, #5000	; 0x1388
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e168      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001662:	4b8c      	ldr	r3, [pc, #560]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0ed      	beq.n	800164c <HAL_RCC_OscConfig+0x53c>
 8001670:	e015      	b.n	800169e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001672:	f7ff fbf7 	bl	8000e64 <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001678:	e00a      	b.n	8001690 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800167a:	f7ff fbf3 	bl	8000e64 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	f241 3288 	movw	r2, #5000	; 0x1388
 8001688:	4293      	cmp	r3, r2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e151      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001690:	4b80      	ldr	r3, [pc, #512]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1ed      	bne.n	800167a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800169e:	7ffb      	ldrb	r3, [r7, #31]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d105      	bne.n	80016b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a4:	4b7b      	ldr	r3, [pc, #492]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80016a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a8:	4a7a      	ldr	r2, [pc, #488]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80016aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0320 	and.w	r3, r3, #32
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d03c      	beq.n	8001736 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d01c      	beq.n	80016fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80016c4:	4b73      	ldr	r3, [pc, #460]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80016c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80016ca:	4a72      	ldr	r2, [pc, #456]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d4:	f7ff fbc6 	bl	8000e64 <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016dc:	f7ff fbc2 	bl	8000e64 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e122      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80016ee:	4b69      	ldr	r3, [pc, #420]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80016f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0ef      	beq.n	80016dc <HAL_RCC_OscConfig+0x5cc>
 80016fc:	e01b      	b.n	8001736 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80016fe:	4b65      	ldr	r3, [pc, #404]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001700:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001704:	4a63      	ldr	r2, [pc, #396]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170e:	f7ff fba9 	bl	8000e64 <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001714:	e008      	b.n	8001728 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001716:	f7ff fba5 	bl	8000e64 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e105      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001728:	4b5a      	ldr	r3, [pc, #360]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800172a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1ef      	bne.n	8001716 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 80f9 	beq.w	8001932 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001744:	2b02      	cmp	r3, #2
 8001746:	f040 80cf 	bne.w	80018e8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800174a:	4b52      	ldr	r3, [pc, #328]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f003 0203 	and.w	r2, r3, #3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175a:	429a      	cmp	r2, r3
 800175c:	d12c      	bne.n	80017b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001768:	3b01      	subs	r3, #1
 800176a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800176c:	429a      	cmp	r2, r3
 800176e:	d123      	bne.n	80017b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800177c:	429a      	cmp	r2, r3
 800177e:	d11b      	bne.n	80017b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800178a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d113      	bne.n	80017b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179a:	085b      	lsrs	r3, r3, #1
 800179c:	3b01      	subs	r3, #1
 800179e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d109      	bne.n	80017b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	3b01      	subs	r3, #1
 80017b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d071      	beq.n	800189c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	2b0c      	cmp	r3, #12
 80017bc:	d068      	beq.n	8001890 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017be:	4b35      	ldr	r3, [pc, #212]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d105      	bne.n	80017d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80017ca:	4b32      	ldr	r3, [pc, #200]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0ac      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80017da:	4b2e      	ldr	r3, [pc, #184]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a2d      	ldr	r2, [pc, #180]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 80017e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80017e6:	f7ff fb3d 	bl	8000e64 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ec:	e008      	b.n	8001800 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ee:	f7ff fb39 	bl	8000e64 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e099      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001800:	4b24      	ldr	r3, [pc, #144]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1f0      	bne.n	80017ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800180c:	4b21      	ldr	r3, [pc, #132]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	4b21      	ldr	r3, [pc, #132]	; (8001898 <HAL_RCC_OscConfig+0x788>)
 8001812:	4013      	ands	r3, r2
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800181c:	3a01      	subs	r2, #1
 800181e:	0112      	lsls	r2, r2, #4
 8001820:	4311      	orrs	r1, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001826:	0212      	lsls	r2, r2, #8
 8001828:	4311      	orrs	r1, r2
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800182e:	0852      	lsrs	r2, r2, #1
 8001830:	3a01      	subs	r2, #1
 8001832:	0552      	lsls	r2, r2, #21
 8001834:	4311      	orrs	r1, r2
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800183a:	0852      	lsrs	r2, r2, #1
 800183c:	3a01      	subs	r2, #1
 800183e:	0652      	lsls	r2, r2, #25
 8001840:	4311      	orrs	r1, r2
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001846:	06d2      	lsls	r2, r2, #27
 8001848:	430a      	orrs	r2, r1
 800184a:	4912      	ldr	r1, [pc, #72]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800184c:	4313      	orrs	r3, r2
 800184e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001850:	4b10      	ldr	r3, [pc, #64]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0f      	ldr	r2, [pc, #60]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001856:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800185a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800185c:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001862:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001866:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001868:	f7ff fafc 	bl	8000e64 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001870:	f7ff faf8 	bl	8000e64 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e058      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <HAL_RCC_OscConfig+0x784>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0f0      	beq.n	8001870 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800188e:	e050      	b.n	8001932 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e04f      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
 8001894:	40021000 	.word	0x40021000
 8001898:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800189c:	4b27      	ldr	r3, [pc, #156]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d144      	bne.n	8001932 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018a8:	4b24      	ldr	r3, [pc, #144]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a23      	ldr	r2, [pc, #140]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018b4:	4b21      	ldr	r3, [pc, #132]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	4a20      	ldr	r2, [pc, #128]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018c0:	f7ff fad0 	bl	8000e64 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff facc 	bl	8000e64 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e02c      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f0      	beq.n	80018c8 <HAL_RCC_OscConfig+0x7b8>
 80018e6:	e024      	b.n	8001932 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	2b0c      	cmp	r3, #12
 80018ec:	d01f      	beq.n	800192e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a12      	ldr	r2, [pc, #72]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 80018f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80018f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fa:	f7ff fab3 	bl	8000e64 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001902:	f7ff faaf 	bl	8000e64 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e00f      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1f0      	bne.n	8001902 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 8001922:	68da      	ldr	r2, [r3, #12]
 8001924:	4905      	ldr	r1, [pc, #20]	; (800193c <HAL_RCC_OscConfig+0x82c>)
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <HAL_RCC_OscConfig+0x830>)
 8001928:	4013      	ands	r3, r2
 800192a:	60cb      	str	r3, [r1, #12]
 800192c:	e001      	b.n	8001932 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e000      	b.n	8001934 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40021000 	.word	0x40021000
 8001940:	feeefffc 	.word	0xfeeefffc

08001944 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e0e7      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001958:	4b75      	ldr	r3, [pc, #468]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d910      	bls.n	8001988 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001966:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f023 0207 	bic.w	r2, r3, #7
 800196e:	4970      	ldr	r1, [pc, #448]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001976:	4b6e      	ldr	r3, [pc, #440]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	d001      	beq.n	8001988 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e0cf      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d010      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	4b66      	ldr	r3, [pc, #408]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d908      	bls.n	80019b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019a4:	4b63      	ldr	r3, [pc, #396]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4960      	ldr	r1, [pc, #384]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d04c      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d107      	bne.n	80019da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ca:	4b5a      	ldr	r3, [pc, #360]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d121      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e0a6      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d107      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019e2:	4b54      	ldr	r3, [pc, #336]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d115      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e09a      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d107      	bne.n	8001a0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019fa:	4b4e      	ldr	r3, [pc, #312]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d109      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e08e      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a0a:	4b4a      	ldr	r3, [pc, #296]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e086      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a1a:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f023 0203 	bic.w	r2, r3, #3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4943      	ldr	r1, [pc, #268]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a2c:	f7ff fa1a 	bl	8000e64 <HAL_GetTick>
 8001a30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a32:	e00a      	b.n	8001a4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a34:	f7ff fa16 	bl	8000e64 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e06e      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4a:	4b3a      	ldr	r3, [pc, #232]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	f003 020c 	and.w	r2, r3, #12
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d1eb      	bne.n	8001a34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d010      	beq.n	8001a8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	4b31      	ldr	r3, [pc, #196]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d208      	bcs.n	8001a8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a78:	4b2e      	ldr	r3, [pc, #184]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	492b      	ldr	r1, [pc, #172]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a8a:	4b29      	ldr	r3, [pc, #164]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d210      	bcs.n	8001aba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a98:	4b25      	ldr	r3, [pc, #148]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f023 0207 	bic.w	r2, r3, #7
 8001aa0:	4923      	ldr	r1, [pc, #140]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa8:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <HAL_RCC_ClockConfig+0x1ec>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d001      	beq.n	8001aba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e036      	b.n	8001b28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d008      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	4918      	ldr	r1, [pc, #96]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d009      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ae4:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4910      	ldr	r1, [pc, #64]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001af8:	f000 f824 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_RCC_ClockConfig+0x1f0>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	091b      	lsrs	r3, r3, #4
 8001b04:	f003 030f 	and.w	r3, r3, #15
 8001b08:	490b      	ldr	r1, [pc, #44]	; (8001b38 <HAL_RCC_ClockConfig+0x1f4>)
 8001b0a:	5ccb      	ldrb	r3, [r1, r3]
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	fa22 f303 	lsr.w	r3, r2, r3
 8001b14:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <HAL_RCC_ClockConfig+0x1f8>)
 8001b16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <HAL_RCC_ClockConfig+0x1fc>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff f951 	bl	8000dc4 <HAL_InitTick>
 8001b22:	4603      	mov	r3, r0
 8001b24:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b26:	7afb      	ldrb	r3, [r7, #11]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40022000 	.word	0x40022000
 8001b34:	40021000 	.word	0x40021000
 8001b38:	08001dcc 	.word	0x08001dcc
 8001b3c:	20000028 	.word	0x20000028
 8001b40:	2000002c 	.word	0x2000002c

08001b44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b089      	sub	sp, #36	; 0x24
 8001b48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b52:	4b3e      	ldr	r3, [pc, #248]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 030c 	and.w	r3, r3, #12
 8001b5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b5c:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x34>
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	2b0c      	cmp	r3, #12
 8001b70:	d121      	bne.n	8001bb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d11e      	bne.n	8001bb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b78:	4b34      	ldr	r3, [pc, #208]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0308 	and.w	r3, r3, #8
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d107      	bne.n	8001b94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b84:	4b31      	ldr	r3, [pc, #196]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b8a:	0a1b      	lsrs	r3, r3, #8
 8001b8c:	f003 030f 	and.w	r3, r3, #15
 8001b90:	61fb      	str	r3, [r7, #28]
 8001b92:	e005      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001b94:	4b2d      	ldr	r3, [pc, #180]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ba0:	4a2b      	ldr	r2, [pc, #172]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10d      	bne.n	8001bcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb4:	e00a      	b.n	8001bcc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	d102      	bne.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bbc:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bbe:	61bb      	str	r3, [r7, #24]
 8001bc0:	e004      	b.n	8001bcc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b08      	cmp	r3, #8
 8001bc6:	d101      	bne.n	8001bcc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bc8:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	2b0c      	cmp	r3, #12
 8001bd0:	d134      	bne.n	8001c3c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	f003 0303 	and.w	r3, r3, #3
 8001bda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d003      	beq.n	8001bea <HAL_RCC_GetSysClockFreq+0xa6>
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d003      	beq.n	8001bf0 <HAL_RCC_GetSysClockFreq+0xac>
 8001be8:	e005      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001bea:	4b1a      	ldr	r3, [pc, #104]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bec:	617b      	str	r3, [r7, #20]
      break;
 8001bee:	e005      	b.n	8001bfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001bf0:	4b19      	ldr	r3, [pc, #100]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bf2:	617b      	str	r3, [r7, #20]
      break;
 8001bf4:	e002      	b.n	8001bfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	617b      	str	r3, [r7, #20]
      break;
 8001bfa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	3301      	adds	r3, #1
 8001c08:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	fb03 f202 	mul.w	r2, r3, r2
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c20:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x108>)
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	0e5b      	lsrs	r3, r3, #25
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c3c:	69bb      	ldr	r3, [r7, #24]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3724      	adds	r7, #36	; 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	08001ddc 	.word	0x08001ddc
 8001c54:	00f42400 	.word	0x00f42400
 8001c58:	007a1200 	.word	0x007a1200

08001c5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c64:	2300      	movs	r3, #0
 8001c66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c68:	4b2a      	ldr	r3, [pc, #168]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c74:	f7ff f9e8 	bl	8001048 <HAL_PWREx_GetVoltageRange>
 8001c78:	6178      	str	r0, [r7, #20]
 8001c7a:	e014      	b.n	8001ca6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c7c:	4b25      	ldr	r3, [pc, #148]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c80:	4a24      	ldr	r2, [pc, #144]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c86:	6593      	str	r3, [r2, #88]	; 0x58
 8001c88:	4b22      	ldr	r3, [pc, #136]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001c94:	f7ff f9d8 	bl	8001048 <HAL_PWREx_GetVoltageRange>
 8001c98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9e:	4a1d      	ldr	r2, [pc, #116]	; (8001d14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ca0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cac:	d10b      	bne.n	8001cc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b80      	cmp	r3, #128	; 0x80
 8001cb2:	d919      	bls.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2ba0      	cmp	r3, #160	; 0xa0
 8001cb8:	d902      	bls.n	8001cc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001cba:	2302      	movs	r3, #2
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	e013      	b.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	e010      	b.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b80      	cmp	r3, #128	; 0x80
 8001cca:	d902      	bls.n	8001cd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ccc:	2303      	movs	r3, #3
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	e00a      	b.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b80      	cmp	r3, #128	; 0x80
 8001cd6:	d102      	bne.n	8001cde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001cd8:	2302      	movs	r3, #2
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	e004      	b.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b70      	cmp	r3, #112	; 0x70
 8001ce2:	d101      	bne.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 0207 	bic.w	r2, r3, #7
 8001cf0:	4909      	ldr	r1, [pc, #36]	; (8001d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001cf8:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d001      	beq.n	8001d0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40022000 	.word	0x40022000

08001d1c <__libc_init_array>:
 8001d1c:	b570      	push	{r4, r5, r6, lr}
 8001d1e:	4d0d      	ldr	r5, [pc, #52]	; (8001d54 <__libc_init_array+0x38>)
 8001d20:	4c0d      	ldr	r4, [pc, #52]	; (8001d58 <__libc_init_array+0x3c>)
 8001d22:	1b64      	subs	r4, r4, r5
 8001d24:	10a4      	asrs	r4, r4, #2
 8001d26:	2600      	movs	r6, #0
 8001d28:	42a6      	cmp	r6, r4
 8001d2a:	d109      	bne.n	8001d40 <__libc_init_array+0x24>
 8001d2c:	4d0b      	ldr	r5, [pc, #44]	; (8001d5c <__libc_init_array+0x40>)
 8001d2e:	4c0c      	ldr	r4, [pc, #48]	; (8001d60 <__libc_init_array+0x44>)
 8001d30:	f000 f820 	bl	8001d74 <_init>
 8001d34:	1b64      	subs	r4, r4, r5
 8001d36:	10a4      	asrs	r4, r4, #2
 8001d38:	2600      	movs	r6, #0
 8001d3a:	42a6      	cmp	r6, r4
 8001d3c:	d105      	bne.n	8001d4a <__libc_init_array+0x2e>
 8001d3e:	bd70      	pop	{r4, r5, r6, pc}
 8001d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d44:	4798      	blx	r3
 8001d46:	3601      	adds	r6, #1
 8001d48:	e7ee      	b.n	8001d28 <__libc_init_array+0xc>
 8001d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d4e:	4798      	blx	r3
 8001d50:	3601      	adds	r6, #1
 8001d52:	e7f2      	b.n	8001d3a <__libc_init_array+0x1e>
 8001d54:	08001e0c 	.word	0x08001e0c
 8001d58:	08001e0c 	.word	0x08001e0c
 8001d5c:	08001e0c 	.word	0x08001e0c
 8001d60:	08001e10 	.word	0x08001e10

08001d64 <memset>:
 8001d64:	4402      	add	r2, r0
 8001d66:	4603      	mov	r3, r0
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d100      	bne.n	8001d6e <memset+0xa>
 8001d6c:	4770      	bx	lr
 8001d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8001d72:	e7f9      	b.n	8001d68 <memset+0x4>

08001d74 <_init>:
 8001d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d76:	bf00      	nop
 8001d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d7a:	bc08      	pop	{r3}
 8001d7c:	469e      	mov	lr, r3
 8001d7e:	4770      	bx	lr

08001d80 <_fini>:
 8001d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d82:	bf00      	nop
 8001d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d86:	bc08      	pop	{r3}
 8001d88:	469e      	mov	lr, r3
 8001d8a:	4770      	bx	lr
