-- =======================================================================
-- Time Stamp Controller - Proyecto Neutrinos ( ZynQ7000 AC7020C )
-- =======================================================================
-- 
-- -----------------------------------------------------------------------
-- Autor:   Alessandro Giuffra Lovera
--          Universidad de Ingenieria y Tecnologia - UTEC
--          01/2025

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity TS_CTRL is
--  Port ( );
end TS_CTRL;

architecture Behavioral of TS_CTRL is

begin


end Behavioral;
