# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# _info
# _lib1_54.qdb
# _lib1_54.qpg
# _lib1_54.qtl
# _lib.qdb
# transcript
# _vmake
cd ..
ls
# README.txt
# run_compil_tb.tcl
# src
# tb
# transcript
# vsim.wlf
# wave.do
# work
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:32:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 08:32:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:32:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 08:32:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 08:32:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:55:31 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 08:55:31 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:55:31 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 08:55:31 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:55:31 on Apr 24,2020, Elapsed time: 0:23:17
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 08:55:31 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:56:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(242): near "else": (vcom-1576) expecting ')'.
# ** Error: ./src/axi4lite_slave.vhd(386): VHDL Compiler exiting
# End time: 08:56:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:56:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 08:56:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:56:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 08:56:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:56:40 on Apr 24,2020, Elapsed time: 0:01:09
# Errors: 7, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 08:56:40 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:57:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 08:57:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:57:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 08:57:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:57:15 on Apr 24,2020, Elapsed time: 0:00:35
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 08:57:15 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:57:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 08:57:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 08:57:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 08:57:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 08:57:35 on Apr 24,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 08:57:35 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:06 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:01:06 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:06 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:01:06 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:01:07 on Apr 24,2020, Elapsed time: 0:03:32
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:01:07 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:40 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:01:40 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:40 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:01:40 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:01:40 on Apr 24,2020, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:01:40 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:01:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:01:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:01:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:01:57 on Apr 24,2020, Elapsed time: 0:00:17
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:01:57 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:04:17 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(131): near ":": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: ./src/axi4lite_slave.vhd(137): Illegal target for signal assignment.
# ** Error: ./src/axi4lite_slave.vhd(137): (vcom-1136) Unknown identifier "test3".
# ** Error: ./src/axi4lite_slave.vhd(262): (vcom-1136) Unknown identifier "test3".
# ** Error: ./src/axi4lite_slave.vhd(263): (vcom-1136) Unknown identifier "test3".
# ** Error: ./src/axi4lite_slave.vhd(264): (vcom-1136) Unknown identifier "test3".
# ** Error: ./src/axi4lite_slave.vhd(265): (vcom-1136) Unknown identifier "test3".
# ** Error: ./src/axi4lite_slave.vhd(389): VHDL Compiler exiting
# End time: 09:04:17 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:04:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:04:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:04:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:04:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:04:31 on Apr 24,2020, Elapsed time: 0:02:34
# Errors: 11, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:04:31 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:05:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:05:15 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:05:15 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:05:15 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:05:15 on Apr 24,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:05:15 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:06:13 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:06:13 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:06:13 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:06:13 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:06:13 on Apr 24,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:06:13 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:07:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:07:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:07:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:07:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:07:59 on Apr 24,2020, Elapsed time: 0:01:46
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:07:59 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:09:50 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:09:50 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:09:50 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:09:50 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:09:51 on Apr 24,2020, Elapsed time: 0:01:52
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:09:51 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:10:40 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:10:40 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:10:40 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:10:40 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:10:41 on Apr 24,2020, Elapsed time: 0:00:50
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:10:41 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:06 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:11:06 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:06 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:11:06 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:11:07 on Apr 24,2020, Elapsed time: 0:00:26
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:11:07 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:23 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:11:23 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:11:23 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:11:23 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:11:24 on Apr 24,2020, Elapsed time: 0:00:17
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:11:24 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 40 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 60 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 80 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'X'
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:16:08 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(246): near ")": (vcom-1576) expecting ';'.
# ** Error: ./src/axi4lite_slave.vhd(391): VHDL Compiler exiting
# End time: 09:16:08 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:16:31 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:16:32 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:16:32 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:16:32 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:16:32 on Apr 24,2020, Elapsed time: 0:05:08
# Errors: 5, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:16:32 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: axi_data_wren_s value is BLABLABLA ->'0'
#    Time: 20 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:20:15 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:20:15 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:20:15 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:20:15 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:20:15 on Apr 24,2020, Elapsed time: 0:03:43
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:20:15 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:21:19 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(271): near "end": (vcom-1576) expecting ';'.
# ** Error: ./src/axi4lite_slave.vhd(274): near "process": (vcom-1576) expecting IF.
# ** Error: ./src/axi4lite_slave.vhd(280): Illegal sequential statement.
# ** Error: ./src/axi4lite_slave.vhd(390): near "rtl": (vcom-1576) expecting PROCESS.
# End time: 09:21:19 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:21:26 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:21:26 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:21:26 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:21:26 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:21:26 on Apr 24,2020, Elapsed time: 0:01:11
# Errors: 9, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:21:26 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:21:50 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(380): Signal "axi_data_wren_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ./src/axi4lite_slave.vhd(390): VHDL Compiler exiting
# End time: 09:21:50 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:22:37 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:22:37 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:22:37 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:22:37 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:22:38 on Apr 24,2020, Elapsed time: 0:01:12
# Errors: 7, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:22:38 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:23:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:23:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:23:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:23:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:23:40 on Apr 24,2020, Elapsed time: 0:01:02
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:23:40 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:24:38 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:24:38 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:24:38 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:24:38 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:24:38 on Apr 24,2020, Elapsed time: 0:00:58
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:24:38 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:26:55 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:26:55 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:26:55 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:26:55 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:26:56 on Apr 24,2020, Elapsed time: 0:02:18
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:26:56 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:27:53 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:27:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:27:53 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:27:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:27:54 on Apr 24,2020, Elapsed time: 0:00:58
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:27:54 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:28:34 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:28:34 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:28:34 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:28:34 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:28:35 on Apr 24,2020, Elapsed time: 0:00:41
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:28:35 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:30:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:30:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:30:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:30:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:30:14 on Apr 24,2020, Elapsed time: 0:01:39
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:30:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:31:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:31:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:31:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:31:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:31:29 on Apr 24,2020, Elapsed time: 0:01:15
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:31:29 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:31:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(229): near ")": syntax error
# ** Error: ./src/axi4lite_slave.vhd(387): VHDL Compiler exiting
# End time: 09:31:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:02 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(229): near ")": syntax error
# ** Error: ./src/axi4lite_slave.vhd(387): VHDL Compiler exiting
# End time: 09:32:02 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:11 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:32:12 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:12 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:32:12 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:32:12 on Apr 24,2020, Elapsed time: 0:00:43
# Errors: 12, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:32:12 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:24 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(225): Enumeration literal 'x' is type std.STANDARD.CHARACTER; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ./src/axi4lite_slave.vhd(387): VHDL Compiler exiting
# End time: 09:32:24 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:32:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:32:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:32:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:32:29 on Apr 24,2020, Elapsed time: 0:00:17
# Errors: 7, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:32:29 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:33:38 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:33:38 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:33:38 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:33:38 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:33:38 on Apr 24,2020, Elapsed time: 0:01:09
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:33:38 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:37:49 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:37:50 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:37:50 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:37:50 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:37:50 on Apr 24,2020, Elapsed time: 0:04:12
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:37:50 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:38:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:38:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:38:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:38:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:38:57 on Apr 24,2020, Elapsed time: 0:01:07
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:38:57 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:41:22 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:41:23 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:41:23 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:41:23 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:41:23 on Apr 24,2020, Elapsed time: 0:02:26
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:41:23 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:43:24 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:43:24 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:43:24 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:43:24 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:43:24 on Apr 24,2020, Elapsed time: 0:02:01
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:43:24 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:50:11 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:50:11 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:50:11 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:50:11 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:50:11 on Apr 24,2020, Elapsed time: 0:06:47
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:50:11 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /axi4lite_slave_tb/axi_instance/axi_rdata_o(31 downto 0) has no driver.
# This port will contribute value (XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX) to the signal network.
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:50:33 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:50:33 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:50:33 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:50:33 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:50:33 on Apr 24,2020, Elapsed time: 0:00:22
# Errors: 2, Warnings: 3
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:50:33 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:51:12 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:51:12 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:51:12 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:51:12 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:51:12 on Apr 24,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:51:12 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:05 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:52:05 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:05 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:52:05 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:52:05 on Apr 24,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:52:05 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:23 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:52:23 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:23 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:52:23 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:52:23 on Apr 24,2020, Elapsed time: 0:00:18
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:52:23 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Fatal: (vsim-3421) Value 50001 is out of range 0 to 50000.
#    Time: 249950 ns  Iteration: 0  Process: /axi4lite_slave_tb/GENERATE_REFCLOCK File: ./tb/axi4lite_slave_tb.vhd
# Fatal error in Process GENERATE_REFCLOCK at ./tb/axi4lite_slave_tb.vhd line 160
# 
# HDL call sequence:
# Stopped at ./tb/axi4lite_slave_tb.vhd 160 Process GENERATE_REFCLOCK
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:52:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:52:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:52:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:52:58 on Apr 24,2020, Elapsed time: 0:00:35
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:52:58 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:55:11 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:55:11 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:55:11 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:55:11 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:55:12 on Apr 24,2020, Elapsed time: 0:02:14
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:55:12 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:55:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 09:55:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 09:55:39 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 09:55:39 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 09:55:40 on Apr 24,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 09:55:40 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:14:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:14:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:14:57 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:14:57 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:14:57 on Apr 24,2020, Elapsed time: 0:19:17
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:14:57 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 30 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 45 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 60 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 90 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 100 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 105 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 115 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 120 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 130 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 135 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 145 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 150 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 160 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 175 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:15:47 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:15:47 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:15:47 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:15:47 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:15:48 on Apr 24,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:15:48 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:34:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(211): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: ./src/axi4lite_slave.vhd(211): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ./src/axi4lite_slave.vhd(211): Illegal sequential statement.
# ** Error: ./src/axi4lite_slave.vhd(395): VHDL Compiler exiting
# End time: 10:34:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:34:53 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(211): Illegal sequential statement.
# ** Error: ./src/axi4lite_slave.vhd(395): VHDL Compiler exiting
# End time: 10:34:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:35:08 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:35:08 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:35:08 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:35:08 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:35:08 on Apr 24,2020, Elapsed time: 0:19:20
# Errors: 12, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:35:08 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:37:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:37:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:37:14 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:37:14 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:37:14 on Apr 24,2020, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:37:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Fatal: (vsim-3471) Slice range (15 downto 8) does not belong to the prefix index range (7 downto 0).
#    Time: 0 ns  Iteration: 0  Process: /axi4lite_slave_tb/axi_instance/line__197 File: ./src/axi4lite_slave.vhd
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ././run_compil_tb.tcl PAUSED at line 15




do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:38:21 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:38:21 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:38:21 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:38:21 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:37:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Fatal: (vsim-3471) Slice range (15 downto 8) does not belong to the prefix index range (7 downto 0).
#    Time: 0 ns  Iteration: 0  Process: /axi4lite_slave_tb/axi_instance/line__197 File: ./src/axi4lite_slave.vhd
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ././run_compil_tb.tcl PAUSED at line 15
run -all
# No Design Loaded!
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:38:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:38:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:38:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:38:29 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:37:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Fatal: (vsim-3471) Slice range (15 downto 8) does not belong to the prefix index range (7 downto 0).
#    Time: 0 ns  Iteration: 0  Process: /axi4lite_slave_tb/axi_instance/line__197 File: ./src/axi4lite_slave.vhd
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ././run_compil_tb.tcl PAUSED at line 15
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:42:20 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:42:20 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:42:20 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:42:20 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:37:14 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:44:08 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:44:08 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:44:08 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:44:08 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:44:08 on Apr 24,2020, Elapsed time: 0:06:54
# Errors: 3, Warnings: 5
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:44:08 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:45:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:45:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:45:30 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:45:30 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 10:45:30 on Apr 24,2020, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 10:45:30 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:06:22 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(71): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:06:22 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:06:51 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:06:51 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:06:51 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:06:51 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:06:51 on Apr 24,2020, Elapsed time: 0:21:21
# Errors: 4, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:06:51 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 16 (31 downto 16).
#    Time: 0 ns  Iteration: 2  Process: /axi4lite_slave_tb/axi_instance/line__206 File: ./src/axi4lite_slave.vhd
# Fatal error in Process line__206 at ./src/axi4lite_slave.vhd line 212
# 
# HDL call sequence:
# Stopped at ./src/axi4lite_slave.vhd 212 Process line__206
# 
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:07:27 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:07:28 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:07:28 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:07:28 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:07:28 on Apr 24,2020, Elapsed time: 0:00:37
# Errors: 2, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:07:28 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# Causality operation skipped due to absence of debug database file
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:09:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:09:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:09:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:09:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:09:36 on Apr 24,2020, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:09:36 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:10:17 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:10:17 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:10:17 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:10:17 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:10:17 on Apr 24,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:10:17 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:10:36 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:10:36 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:10:36 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:10:36 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:10:36 on Apr 24,2020, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:10:36 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:11:00 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:11:00 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:11:00 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:11:00 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:11:01 on Apr 24,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:11:01 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:11:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:11:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:11:35 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:11:35 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:11:35 on Apr 24,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:11:35 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:12:26 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:12:26 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:12:26 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:12:26 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:12:26 on Apr 24,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:12:27 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:17:54 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:17:54 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:17:54 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:17:55 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 11:17:55 on Apr 24,2020, Elapsed time: 0:05:28
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:17:55 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:25:19 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:25:19 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:25:19 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:25:19 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:25:19 on Apr 24,2020, Elapsed time: 0:07:24
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:25:19 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:25:53 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:25:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:25:53 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 11:25:53 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:25:54 on Apr 24,2020, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 11:25:54 on Apr 24,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 125 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 140 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 155 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 170 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: in READ DATA CHANEL
#    Time: 185 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
# ** Note: in READ DATA CHANEL
#    Time: 200 ns  Iteration: 1  Instance: /axi4lite_slave_tb/axi_instance
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:29:16 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(78): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:29:16 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:29:29 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(150): (vcom-1136) Unknown identifier "vect_input_B_i".
# ** Error: ./src/axi4lite_slave.vhd(416): VHDL Compiler exiting
# End time: 11:29:29 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:30:51 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ./src/axi4lite_slave.vhd(150): (vcom-1136) Unknown identifier "vect_input_B_i".
# ** Error: ./src/axi4lite_slave.vhd(416): VHDL Compiler exiting
# End time: 11:30:51 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 9
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./src/axi4lite_slave.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:30:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 11:30:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 11:30:58 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ./tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 11:30:58 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 12
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./tb/axi4lite_slave_tb.vhd"
do ./run_compil_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:48:46 on Apr 24,2020
# vcom -reportprogress 300 -work work ./src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 12:48:46 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:48:46 on Apr 24,2020
# vcom -reportprogress 300 -work work ./tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ./tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ./tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ./tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ./tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 12:48:46 on Apr 24,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_compil_tb.tcl line 12
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ./tb/axi4lite_slave_tb.vhd"
# End time: 14:27:33 on Apr 24,2020, Elapsed time: 3:01:39
# Errors: 38, Warnings: 3
