// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// Base sequence for fault tests
class flash_ctrl_err_base_vseq extends flash_ctrl_rw_vseq;
  `uvm_object_utils(flash_ctrl_err_base_vseq)
  `uvm_object_new

  task body();
    fork
      begin
        run_main_event();
      end
      begin
        run_error_event();
      end
    join
    clean_up();

  endtask

  virtual task run_main_event();
    super.body();
  endtask
  virtual task run_error_event(); endtask

  task check_fault(input uvm_object ptr,
                   input uvm_reg_data_t exp_data = 1,
                   input bit back_door = 0);
    `uvm_info(`gfn, "err assert is done", UVM_MEDIUM)
    csr_spinwait(.ptr(ptr), .exp_data(exp_data), .backdoor(back_door));
    `uvm_info(`gfn, "csr wait is done is done", UVM_MEDIUM)
  endtask

  // After fatal error event, we need to reset dut
  // for clean finish.
  // This task assert reset and wait for buffer enable comes back.
  virtual task clean_up();
    cfg.seq_cfg.disable_flash_init = 1;
    cfg.seq_cfg.en_init_keys_seeds = 0;
    apply_reset();
    init_controller();
  endtask // clean_up

  // Call this task from 'run_error_event' if 'run_main_event' cannot be stopped gracefully.
  virtual task drain_n_finish_err_event();
    cfg.tlul_core_exp_cnt = cfg.tlul_core_obs_cnt;
    cfg.en_scb = 0;
    // Give some drain time
    cfg.clk_rst_vif.wait_n_clks(100);
    cfg.seq_cfg.disable_flash_init = 1;
    cfg.seq_cfg.en_init_keys_seeds = 0;
    apply_reset();
  endtask
endclass
