{"vcs1":{"timestamp_begin":1732704616.716404339, "rt":1.82, "ut":0.81, "st":0.31}}
{"vcselab":{"timestamp_begin":1732704618.622537208, "rt":1.76, "ut":0.31, "st":0.19}}
{"link":{"timestamp_begin":1732704620.466785518, "rt":0.35, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732704616.049029543}
{"VCS_COMP_START_TIME": 1732704616.049029543}
{"VCS_COMP_END_TIME": 1732704630.865233648}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331204}}
{"stitch_vcselab": {"peak_mem": 223428}}
