<stg><name>cnn</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %arrayinit_curidx3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayinit_curidx3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="64">
<![CDATA[
entry:12 %pad_img0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pad_img0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="64">
<![CDATA[
entry:14 %pad_img0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="64">
<![CDATA[
entry:15 %pad_img0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="64">
<![CDATA[
entry:16 %pad_img0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="64">
<![CDATA[
entry:17 %pad_img0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="64">
<![CDATA[
entry:18 %pad_img0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="64">
<![CDATA[
entry:19 %pad_img0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="64">
<![CDATA[
entry:20 %pad_img0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="64">
<![CDATA[
entry:21 %pad_img0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="64">
<![CDATA[
entry:22 %pad_img0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="64">
<![CDATA[
entry:23 %pad_img0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="64">
<![CDATA[
entry:24 %pad_img0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="64">
<![CDATA[
entry:25 %pad_img0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="64">
<![CDATA[
entry:26 %pad_img0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_13"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="64">
<![CDATA[
entry:27 %pad_img0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="64">
<![CDATA[
entry:28 %pad_img0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_15"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="64">
<![CDATA[
entry:29 %pad_img0_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="64">
<![CDATA[
entry:30 %pad_img0_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="64">
<![CDATA[
entry:31 %pad_img0_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_18"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="64">
<![CDATA[
entry:32 %pad_img0_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_19"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="64">
<![CDATA[
entry:33 %pad_img0_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_20"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="64">
<![CDATA[
entry:34 %pad_img0_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_21"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="64">
<![CDATA[
entry:35 %pad_img0_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_22"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="64">
<![CDATA[
entry:36 %pad_img0_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_23"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="64">
<![CDATA[
entry:37 %pad_img0_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_24"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="64">
<![CDATA[
entry:38 %pad_img0_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_25"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="64">
<![CDATA[
entry:39 %pad_img0_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_26"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="64">
<![CDATA[
entry:40 %pad_img0_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img0_27"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="64">
<![CDATA[
entry:41 %pad_img1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="64">
<![CDATA[
entry:42 %pad_img2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="64">
<![CDATA[
entry:43 %pad_img3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="64">
<![CDATA[
entry:44 %pad_img3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="64">
<![CDATA[
entry:45 %pad_img3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="64">
<![CDATA[
entry:46 %pad_img3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="64">
<![CDATA[
entry:47 %pad_img3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="64">
<![CDATA[
entry:48 %pad_img3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="64">
<![CDATA[
entry:49 %pad_img3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="64">
<![CDATA[
entry:50 %pad_img3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="64">
<![CDATA[
entry:51 %pad_img3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="64">
<![CDATA[
entry:52 %pad_img3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="64">
<![CDATA[
entry:53 %pad_img3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="64">
<![CDATA[
entry:54 %pad_img3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="64">
<![CDATA[
entry:55 %pad_img3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="64">
<![CDATA[
entry:56 %pad_img3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="64">
<![CDATA[
entry:57 %pad_img3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="64">
<![CDATA[
entry:58 %pad_img3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="64">
<![CDATA[
entry:59 %pad_img3_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_16"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="64">
<![CDATA[
entry:60 %pad_img3_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_17"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="64">
<![CDATA[
entry:61 %pad_img3_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_18"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="64">
<![CDATA[
entry:62 %pad_img3_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_19"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="64">
<![CDATA[
entry:63 %pad_img3_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_20"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="64">
<![CDATA[
entry:64 %pad_img3_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_21"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="64">
<![CDATA[
entry:65 %pad_img3_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_22"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="64">
<![CDATA[
entry:66 %pad_img3_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_23"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="64">
<![CDATA[
entry:67 %pad_img3_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_24"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="64">
<![CDATA[
entry:68 %pad_img3_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_25"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="64">
<![CDATA[
entry:69 %pad_img3_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_26"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="64">
<![CDATA[
entry:70 %pad_img3_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_27"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="64">
<![CDATA[
entry:71 %pad_img3_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_28"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="64">
<![CDATA[
entry:72 %pad_img3_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_29"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="64">
<![CDATA[
entry:73 %pad_img3_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_30"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="64">
<![CDATA[
entry:74 %pad_img3_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_31"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="64">
<![CDATA[
entry:75 %pad_img3_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_32"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="64">
<![CDATA[
entry:76 %pad_img3_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="64">
<![CDATA[
entry:77 %pad_img3_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_34"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="64">
<![CDATA[
entry:78 %pad_img3_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_35"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="64">
<![CDATA[
entry:79 %pad_img3_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_36"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="64">
<![CDATA[
entry:80 %pad_img3_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_37"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="64">
<![CDATA[
entry:81 %pad_img3_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_38"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="64">
<![CDATA[
entry:82 %pad_img3_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_39"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="64">
<![CDATA[
entry:83 %pad_img3_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_40"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="64">
<![CDATA[
entry:84 %pad_img3_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_41"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="64">
<![CDATA[
entry:85 %pad_img3_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_42"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="64">
<![CDATA[
entry:86 %pad_img3_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_43"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="64">
<![CDATA[
entry:87 %pad_img3_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_44"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="64">
<![CDATA[
entry:88 %pad_img3_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_45"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="64">
<![CDATA[
entry:89 %pad_img3_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_46"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="64">
<![CDATA[
entry:90 %pad_img3_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_47"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="64">
<![CDATA[
entry:91 %pad_img3_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="pad_img3_48"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
entry:92 %store_ln69 = store i24 0, i6 %pad_img0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:94 %store_ln0 = store i6 1, i6 %arrayinit_curidx3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="0">
<![CDATA[
entry:93 %call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln65"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_0, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_1, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_2, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_3, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %prediction

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="0">
<![CDATA[
entry:93 %call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
entry:95 %br_ln69 = br void %arrayinit.body2

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
arrayinit.body2:0 %arrayinit_curidx3_load = load i6 %arrayinit_curidx3

]]></Node>
<StgValue><ssdm name="arrayinit_curidx3_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="6">
<![CDATA[
arrayinit.body2:5 %zext_ln69 = zext i6 %arrayinit_curidx3_load

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayinit.body2:6 %mul_ln69 = mul i13 %zext_ln69, i13 114

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayinit.body2:7 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln69, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:9 %add_ln69_2 = add i6 %arrayinit_curidx3_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:10 %icmp_ln69 = icmp_eq  i6 %arrayinit_curidx3_load, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.body2:11 %store_ln69 = store i6 %add_ln69_2, i6 %arrayinit_curidx3

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:2 %urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:3 %shl_ln69 = shl i6 %urem_ln69, i6 2

]]></Node>
<StgValue><ssdm name="shl_ln69"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body2:4 %add_ln69_3 = add i6 %shl_ln69, i6 %urem_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="2" op_31_bw="0">
<![CDATA[
arrayinit.body2:8 %call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayinit.body2:1 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="2" op_31_bw="0">
<![CDATA[
arrayinit.body2:8 %call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayinit.body2:12 %br_ln69 = br i1 %icmp_ln69, void %arrayinit.body2, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="143" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="144" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="145" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="6" op_82_bw="8" op_83_bw="7" op_84_bw="8" op_85_bw="8" op_86_bw="9" op_87_bw="8" op_88_bw="9" op_89_bw="8" op_90_bw="9" op_91_bw="8" op_92_bw="9" op_93_bw="8" op_94_bw="9" op_95_bw="8" op_96_bw="8" op_97_bw="9" op_98_bw="8" op_99_bw="8" op_100_bw="9" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="9" op_105_bw="9" op_106_bw="8" op_107_bw="9" op_108_bw="9" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="9" op_113_bw="9" op_114_bw="8" op_115_bw="9" op_116_bw="9" op_117_bw="9" op_118_bw="9" op_119_bw="9" op_120_bw="9" op_121_bw="9" op_122_bw="7" op_123_bw="9" op_124_bw="9" op_125_bw="9" op_126_bw="10" op_127_bw="9" op_128_bw="9" op_129_bw="9" op_130_bw="9" op_131_bw="9" op_132_bw="9" op_133_bw="9" op_134_bw="9" op_135_bw="9" op_136_bw="9" op_137_bw="9" op_138_bw="9" op_139_bw="9" op_140_bw="9" op_141_bw="9" op_142_bw="9" op_143_bw="9" op_144_bw="9" op_145_bw="9" op_146_bw="9" op_147_bw="8" op_148_bw="9" op_149_bw="9" op_150_bw="9" op_151_bw="7" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24" op_65_bw="24" op_66_bw="24" op_67_bw="24" op_68_bw="24" op_69_bw="24" op_70_bw="24" op_71_bw="24" op_72_bw="24" op_73_bw="24" op_74_bw="24" op_75_bw="24" op_76_bw="24" op_77_bw="24" op_78_bw="24" op_79_bw="24" op_80_bw="24" op_81_bw="6" op_82_bw="8" op_83_bw="7" op_84_bw="8" op_85_bw="8" op_86_bw="9" op_87_bw="8" op_88_bw="9" op_89_bw="8" op_90_bw="9" op_91_bw="8" op_92_bw="9" op_93_bw="8" op_94_bw="9" op_95_bw="8" op_96_bw="8" op_97_bw="9" op_98_bw="8" op_99_bw="8" op_100_bw="9" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="9" op_105_bw="9" op_106_bw="8" op_107_bw="9" op_108_bw="9" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="9" op_113_bw="9" op_114_bw="8" op_115_bw="9" op_116_bw="9" op_117_bw="9" op_118_bw="9" op_119_bw="9" op_120_bw="9" op_121_bw="9" op_122_bw="7" op_123_bw="9" op_124_bw="9" op_125_bw="9" op_126_bw="10" op_127_bw="9" op_128_bw="9" op_129_bw="9" op_130_bw="9" op_131_bw="9" op_132_bw="9" op_133_bw="9" op_134_bw="9" op_135_bw="9" op_136_bw="9" op_137_bw="9" op_138_bw="9" op_139_bw="9" op_140_bw="9" op_141_bw="9" op_142_bw="9" op_143_bw="9" op_144_bw="9" op_145_bw="9" op_146_bw="9" op_147_bw="8" op_148_bw="9" op_149_bw="9" op_150_bw="9" op_151_bw="7" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases

]]></Node>
<StgValue><ssdm name="call_ln98"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0">
<![CDATA[
for.inc.i.preheader:3 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
