// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=16537,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=10,HLS_SYN_FF=3582,HLS_SYN_LUT=4752}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state170 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv10_B = 10'b1011;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv10_C = 10'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv10_D = 10'b1101;
parameter    ap_const_lv10_E = 10'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv10_F = 10'b1111;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1544;
reg   [5:0] i_reg_1555;
reg   [5:0] j_reg_1566;
reg   [31:0] reg_1626;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_2902;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_3_reg_3045;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage15;
reg   [31:0] reg_1630;
reg   [31:0] reg_1634;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage14;
reg   [31:0] reg_1638;
wire   [31:0] grp_fu_1577_p2;
reg   [31:0] reg_1642;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902;
reg   [31:0] reg_1647;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902;
reg   [31:0] reg_1652;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902;
reg   [31:0] reg_1657;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902;
reg   [31:0] reg_1662;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902;
wire   [31:0] grp_fu_1582_p2;
reg   [31:0] reg_1667;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902;
reg   [31:0] reg_1672;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902;
reg   [31:0] reg_1677;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902;
reg   [31:0] reg_1682;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902;
reg   [31:0] reg_1687;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2902;
wire   [0:0] exitcond_flatten_fu_1693_p2;
wire   [10:0] indvar_flatten_next_fu_1699_p2;
reg   [10:0] indvar_flatten_next_reg_2906;
wire   [5:0] j_mid2_fu_1717_p3;
reg   [5:0] j_mid2_reg_2911;
wire   [0:0] tmp_mid2_fu_1737_p3;
reg   [0:0] tmp_mid2_reg_2930;
wire   [5:0] tmp_1_mid2_v_fu_1745_p3;
reg   [5:0] tmp_1_mid2_v_reg_2934;
wire   [9:0] tmp_1_fu_1753_p3;
reg   [9:0] tmp_1_reg_2940;
wire   [63:0] tmp_6_fu_1767_p1;
reg   [63:0] tmp_6_reg_2969;
wire   [0:0] tmp_3_fu_1818_p2;
wire   [63:0] tmp_9_fu_1832_p1;
reg   [63:0] tmp_9_reg_3091;
wire   [31:0] a_row_load_16_fu_1858_p3;
wire   [31:0] a_row_load_fu_1866_p3;
wire   [7:0] tmp_6_cast6_cast_fu_1884_p1;
reg   [7:0] tmp_6_cast6_cast_reg_3155;
wire   [31:0] b_copy_0_q0;
wire   [31:0] b_copy_16_q0;
wire   [31:0] a_row_load_17_fu_1920_p3;
wire   [31:0] a_row_load_1_fu_1928_p3;
wire   [31:0] b_copy_1_q0;
wire   [31:0] b_copy_17_q0;
wire   [31:0] a_row_load_18_fu_1976_p3;
wire   [31:0] a_row_load_2_fu_1984_p3;
wire   [7:0] tmp_43_fu_2002_p2;
reg   [7:0] tmp_43_reg_3260;
wire   [31:0] b_copy_2_q0;
wire   [31:0] b_copy_18_q0;
wire   [31:0] a_row_load_19_fu_2034_p3;
wire   [31:0] a_row_load_3_fu_2042_p3;
wire   [31:0] grp_fu_1586_p2;
reg   [31:0] tmp_s_reg_3325;
wire   [31:0] b_copy_3_q0;
wire   [31:0] grp_fu_1591_p2;
reg   [31:0] tmp_2_15_reg_3340;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3340;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3340;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3340;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3340;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3340;
wire   [31:0] b_copy_19_q0;
wire   [31:0] a_row_load_20_fu_2090_p3;
wire   [31:0] a_row_load_4_fu_2098_p3;
wire   [8:0] tmp_6_cast6_fu_2116_p1;
reg   [8:0] tmp_6_cast6_reg_3375;
reg   [31:0] tmp_2_1_reg_3391;
wire   [31:0] b_copy_4_q0;
reg   [31:0] tmp_2_16_reg_3406;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3406;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3406;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3406;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3406;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3406;
wire   [31:0] b_copy_20_q0;
wire   [31:0] a_row_load_21_fu_2152_p3;
wire   [31:0] a_row_load_5_fu_2160_p3;
reg   [31:0] tmp_2_2_reg_3451;
wire   [31:0] b_copy_5_q0;
reg   [31:0] tmp_2_17_reg_3466;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_17_reg_3466;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3466;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3466;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3466;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3466;
wire   [31:0] b_copy_21_q0;
wire   [31:0] a_row_load_22_fu_2208_p3;
wire   [31:0] a_row_load_6_fu_2216_p3;
reg   [31:0] tmp_2_3_reg_3511;
wire   [31:0] b_copy_6_q0;
reg   [31:0] tmp_2_18_reg_3526;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_18_reg_3526;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3526;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3526;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3526;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3526;
wire   [31:0] b_copy_22_q0;
wire   [31:0] a_row_load_23_fu_2266_p3;
wire   [31:0] a_row_load_7_fu_2274_p3;
reg   [31:0] tmp_2_4_reg_3571;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_4_reg_3571;
wire   [31:0] b_copy_7_q0;
reg   [31:0] tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3586;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3586;
wire   [31:0] b_copy_23_q0;
wire   [31:0] a_row_load_24_fu_2322_p3;
wire   [31:0] a_row_load_8_fu_2330_p3;
reg   [31:0] tmp_2_5_reg_3631;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_5_reg_3631;
wire   [31:0] b_copy_8_q0;
reg   [31:0] tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3646;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3646;
wire   [31:0] b_copy_24_q0;
wire   [31:0] a_row_load_25_fu_2380_p3;
wire   [31:0] a_row_load_9_fu_2388_p3;
reg   [31:0] tmp_2_6_reg_3691;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_6_reg_3691;
wire   [31:0] b_copy_9_q0;
reg   [31:0] tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3706;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3706;
wire   [31:0] b_copy_25_q0;
wire   [31:0] a_row_load_26_fu_2436_p3;
wire   [31:0] a_row_load_10_fu_2444_p3;
reg   [31:0] tmp_2_7_reg_3751;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_7_reg_3751;
wire   [31:0] b_copy_10_q0;
reg   [31:0] tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3766;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3766;
wire   [31:0] b_copy_26_q0;
wire   [31:0] a_row_load_27_fu_2492_p3;
wire   [31:0] a_row_load_11_fu_2500_p3;
reg   [31:0] tmp_2_8_reg_3811;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3811;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3811;
wire   [31:0] b_copy_11_q0;
reg   [31:0] tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3826;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3826;
wire   [31:0] b_copy_27_q0;
wire   [31:0] a_row_load_28_fu_2548_p3;
wire   [31:0] a_row_load_12_fu_2556_p3;
reg   [31:0] tmp_2_9_reg_3871;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3871;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3871;
wire   [31:0] b_copy_12_q0;
reg   [31:0] tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3886;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3886;
wire   [31:0] b_copy_28_q0;
wire   [5:0] j_1_fu_2589_p2;
reg   [5:0] j_1_reg_3901;
wire   [31:0] a_row_load_31_fu_2623_p3;
reg   [31:0] a_row_load_31_reg_3906;
wire   [31:0] a_row_load_30_fu_2630_p3;
reg   [31:0] a_row_load_30_reg_3911;
wire   [31:0] a_row_load_29_fu_2637_p3;
wire   [31:0] a_row_load_15_fu_2645_p3;
reg   [31:0] a_row_load_15_reg_3921;
wire   [31:0] a_row_load_14_fu_2652_p3;
reg   [31:0] a_row_load_14_reg_3926;
wire   [31:0] a_row_load_13_fu_2659_p3;
wire   [11:0] tmp_53_fu_2700_p2;
reg   [11:0] tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter3_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter4_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter5_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter6_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter7_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter8_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter9_tmp_53_reg_3936;
reg   [11:0] ap_pipeline_reg_pp0_iter10_tmp_53_reg_3936;
reg   [31:0] tmp_2_s_reg_3941;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3941;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3941;
wire   [31:0] b_copy_13_q0;
reg   [31:0] tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3956;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3956;
wire   [31:0] b_copy_29_q0;
reg   [31:0] tmp_2_10_reg_3971;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3971;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3971;
wire   [31:0] b_copy_14_q0;
reg   [31:0] tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3986;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3986;
wire   [31:0] b_copy_30_q0;
reg   [31:0] tmp_2_11_reg_4001;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_4001;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_4001;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_4001;
wire   [31:0] b_copy_15_q0;
reg   [31:0] tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_4011;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_4011;
wire   [31:0] b_copy_31_q0;
reg   [31:0] tmp_2_12_reg_4021;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_4021;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_4021;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_4021;
reg   [31:0] tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_4026;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_4026;
reg   [31:0] tmp_2_13_reg_4031;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_4031;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_4031;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_4031;
reg   [31:0] tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_4036;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_4036;
reg   [31:0] tmp_2_14_reg_4041;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_4041;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_4041;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_4041;
reg   [31:0] tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_4046;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_4046;
reg   [31:0] tmp_5_14_reg_4051;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1548_p4;
reg   [5:0] i_phi_fu_1559_p4;
reg   [5:0] j_phi_fu_1570_p4;
wire   [63:0] tmp_4_fu_1761_p1;
wire   [63:0] tmp_8_fu_1778_p3;
wire   [63:0] tmp_40_cast_fu_1797_p1;
wire   [63:0] tmp_11_fu_1808_p3;
wire   [63:0] tmp_40_fu_1823_p3;
wire   [63:0] tmp_13_fu_1848_p3;
wire   [63:0] tmp_42_cast_fu_1893_p1;
wire   [63:0] tmp_15_fu_1910_p3;
wire   [63:0] tmp_42_fu_1946_p3;
wire   [63:0] tmp_17_fu_1966_p3;
wire   [63:0] tmp_44_cast_fu_2007_p1;
wire   [63:0] tmp_19_fu_2024_p3;
wire   [63:0] tmp_44_fu_2060_p3;
wire   [63:0] tmp_21_fu_2080_p3;
wire   [63:0] tmp_46_cast_fu_2125_p1;
wire   [63:0] tmp_23_fu_2142_p3;
wire   [63:0] tmp_46_fu_2178_p3;
wire   [63:0] tmp_25_fu_2198_p3;
wire   [63:0] tmp_48_cast_fu_2239_p1;
wire   [63:0] tmp_27_fu_2256_p3;
wire   [63:0] tmp_48_fu_2292_p3;
wire   [63:0] tmp_29_fu_2312_p3;
wire   [63:0] tmp_50_cast_fu_2353_p1;
wire   [63:0] tmp_31_fu_2370_p3;
wire   [63:0] tmp_50_fu_2406_p3;
wire   [63:0] tmp_33_fu_2426_p3;
wire   [63:0] tmp_52_cast_fu_2465_p1;
wire   [63:0] tmp_35_fu_2482_p3;
wire   [63:0] tmp_51_fu_2518_p3;
wire   [63:0] tmp_37_fu_2538_p3;
wire   [63:0] tmp_54_cast_fu_2583_p1;
wire   [63:0] tmp_55_cast_fu_2706_p1;
reg   [31:0] a_row_load_017_fu_140;
reg   [31:0] a_row_load_61_fu_144;
reg   [31:0] a_row_load_60_fu_148;
reg   [31:0] a_row_load_59_fu_152;
reg   [31:0] a_row_load_58_fu_156;
reg   [31:0] a_row_load_57_fu_160;
reg   [31:0] a_row_load_56_fu_164;
reg   [31:0] a_row_load_55_fu_168;
reg   [31:0] a_row_load_54_fu_172;
reg   [31:0] a_row_load_53_fu_176;
reg   [31:0] a_row_load_52_fu_180;
reg   [31:0] a_row_load_51_fu_184;
reg   [31:0] a_row_load_50_fu_188;
reg   [31:0] a_row_load_49_fu_192;
reg   [31:0] a_row_load_48_fu_196;
reg   [31:0] a_row_load_47_fu_200;
reg   [31:0] a_row_load_46_fu_204;
reg   [31:0] a_row_load_45_fu_208;
reg   [31:0] a_row_load_44_fu_212;
reg   [31:0] a_row_load_43_fu_216;
reg   [31:0] a_row_load_42_fu_220;
reg   [31:0] a_row_load_41_fu_224;
reg   [31:0] a_row_load_40_fu_228;
reg   [31:0] a_row_load_39_fu_232;
reg   [31:0] a_row_load_38_fu_236;
reg   [31:0] a_row_load_37_fu_240;
reg   [31:0] a_row_load_36_fu_244;
reg   [31:0] a_row_load_35_fu_248;
reg   [31:0] a_row_load_34_fu_252;
reg   [31:0] a_row_load_33_fu_256;
reg   [31:0] a_row_load_32_fu_260;
reg   [31:0] a_row_load_s_fu_264;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_1577_p0;
reg   [31:0] grp_fu_1577_p1;
reg   [31:0] grp_fu_1582_p0;
reg   [31:0] grp_fu_1582_p1;
reg   [31:0] grp_fu_1586_p0;
reg   [31:0] grp_fu_1586_p1;
reg   [31:0] grp_fu_1591_p0;
reg   [31:0] grp_fu_1591_p1;
wire   [0:0] exitcond_fu_1711_p2;
wire   [5:0] i_1_fu_1705_p2;
wire   [0:0] tmp_mid1_fu_1725_p2;
wire   [0:0] tmp1_fu_1731_p2;
wire   [9:0] tmp_7_fu_1773_p2;
wire   [6:0] tmp_6_cast_fu_1788_p1;
wire   [6:0] tmp_39_fu_1791_p2;
wire   [9:0] tmp_10_fu_1803_p2;
wire   [9:0] tmp_12_fu_1843_p2;
wire   [7:0] tmp_41_fu_1887_p2;
wire   [9:0] tmp_14_fu_1905_p2;
wire   [9:0] tmp_16_fu_1961_p2;
wire   [9:0] tmp_18_fu_2019_p2;
wire   [9:0] tmp_20_fu_2075_p2;
wire   [8:0] tmp_45_fu_2119_p2;
wire   [9:0] tmp_22_fu_2137_p2;
wire   [9:0] tmp_24_fu_2193_p2;
wire   [8:0] tmp_47_fu_2234_p2;
wire   [9:0] tmp_26_fu_2251_p2;
wire   [9:0] tmp_28_fu_2307_p2;
wire   [8:0] tmp_49_fu_2348_p2;
wire   [9:0] tmp_30_fu_2365_p2;
wire   [9:0] tmp_32_fu_2421_p2;
wire  signed [8:0] tmp_52_cast8_fu_2462_p1;
wire   [9:0] tmp_34_fu_2477_p2;
wire   [9:0] tmp_36_fu_2533_p2;
wire   [9:0] tmp_6_cast7_fu_2574_p1;
wire   [9:0] tmp_52_fu_2577_p2;
wire   [10:0] tmp_38_fu_2612_p3;
wire   [11:0] tmp_39_cast_fu_2619_p1;
wire   [11:0] tmp_9_cast_fu_2697_p1;
wire   [0:0] ap_CS_fsm_state170;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1577_p0),
    .din1(grp_fu_1577_p1),
    .ce(1'b1),
    .dout(grp_fu_1577_p2)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1582_p0),
    .din1(grp_fu_1582_p1),
    .ce(1'b1),
    .dout(grp_fu_1582_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1586_p0),
    .din1(grp_fu_1586_p1),
    .ce(1'b1),
    .dout(grp_fu_1586_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1591_p0),
    .din1(grp_fu_1591_p1),
    .ce(1'b1),
    .dout(grp_fu_1591_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1693_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_2902 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1555 <= tmp_1_mid2_v_reg_2934;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1555 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1544 <= indvar_flatten_next_reg_2906;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1544 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1566 <= j_1_reg_3901;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1566 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_017_fu_140 <= a_row_load_fu_1866_p3;
        a_row_load_46_fu_204 <= a_row_load_16_fu_1858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_14_reg_3926 <= a_row_load_14_fu_2652_p3;
        a_row_load_15_reg_3921 <= a_row_load_15_fu_2645_p3;
        a_row_load_30_reg_3911 <= a_row_load_30_fu_2630_p3;
        a_row_load_31_reg_3906 <= a_row_load_31_fu_2623_p3;
        tmp_53_reg_3936 <= tmp_53_fu_2700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_32_fu_260 <= a_row_load_30_fu_2630_p3;
        a_row_load_33_fu_256 <= a_row_load_29_fu_2637_p3;
        a_row_load_47_fu_200 <= a_row_load_15_fu_2645_p3;
        a_row_load_48_fu_196 <= a_row_load_14_fu_2652_p3;
        a_row_load_49_fu_192 <= a_row_load_13_fu_2659_p3;
        a_row_load_s_fu_264 <= a_row_load_31_fu_2623_p3;
        tmp_2_25_reg_3956 <= grp_fu_1591_p2;
        tmp_2_s_reg_3941 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_row_load_34_fu_252 <= a_row_load_28_fu_2548_p3;
        a_row_load_50_fu_188 <= a_row_load_12_fu_2556_p3;
        j_1_reg_3901 <= j_1_fu_2589_p2;
        tmp_2_24_reg_3886 <= grp_fu_1591_p2;
        tmp_2_9_reg_3871 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        a_row_load_35_fu_248 <= a_row_load_27_fu_2492_p3;
        a_row_load_51_fu_184 <= a_row_load_11_fu_2500_p3;
        tmp_2_23_reg_3826 <= grp_fu_1591_p2;
        tmp_2_8_reg_3811 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        a_row_load_36_fu_244 <= a_row_load_26_fu_2436_p3;
        a_row_load_52_fu_180 <= a_row_load_10_fu_2444_p3;
        tmp_2_22_reg_3766 <= grp_fu_1591_p2;
        tmp_2_7_reg_3751 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        a_row_load_37_fu_240 <= a_row_load_25_fu_2380_p3;
        a_row_load_53_fu_176 <= a_row_load_9_fu_2388_p3;
        tmp_2_21_reg_3706 <= grp_fu_1591_p2;
        tmp_2_6_reg_3691 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_row_load_38_fu_236 <= a_row_load_24_fu_2322_p3;
        a_row_load_54_fu_172 <= a_row_load_8_fu_2330_p3;
        tmp_2_20_reg_3646 <= grp_fu_1591_p2;
        tmp_2_5_reg_3631 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_load_39_fu_232 <= a_row_load_23_fu_2266_p3;
        a_row_load_55_fu_168 <= a_row_load_7_fu_2274_p3;
        tmp_2_19_reg_3586 <= grp_fu_1591_p2;
        tmp_2_4_reg_3571 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_row_load_40_fu_228 <= a_row_load_22_fu_2208_p3;
        a_row_load_56_fu_164 <= a_row_load_6_fu_2216_p3;
        tmp_2_18_reg_3526 <= grp_fu_1591_p2;
        tmp_2_3_reg_3511 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_row_load_41_fu_224 <= a_row_load_21_fu_2152_p3;
        a_row_load_57_fu_160 <= a_row_load_5_fu_2160_p3;
        tmp_2_17_reg_3466 <= grp_fu_1591_p2;
        tmp_2_2_reg_3451 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_load_42_fu_220 <= a_row_load_20_fu_2090_p3;
        a_row_load_58_fu_156 <= a_row_load_4_fu_2098_p3;
        tmp_2_16_reg_3406 <= grp_fu_1591_p2;
        tmp_2_1_reg_3391 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_load_43_fu_216 <= a_row_load_19_fu_2034_p3;
        a_row_load_59_fu_152 <= a_row_load_3_fu_2042_p3;
        tmp_2_15_reg_3340 <= grp_fu_1591_p2;
        tmp_s_reg_3325 <= grp_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_44_fu_212 <= a_row_load_18_fu_1976_p3;
        a_row_load_60_fu_148 <= a_row_load_2_fu_1984_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_load_45_fu_208 <= a_row_load_17_fu_1920_p3;
        a_row_load_61_fu_144 <= a_row_load_1_fu_1928_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter10_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter9_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902 <= exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3956 <= tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3941 <= tmp_2_s_reg_3941;
        ap_pipeline_reg_pp0_iter2_tmp_53_reg_3936 <= tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter2_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3941 <= ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_3941;
        ap_pipeline_reg_pp0_iter3_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter2_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter3_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter4_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter3_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter4_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter5_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter4_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter5_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter6_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter5_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter6_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter7_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter6_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3956 <= ap_pipeline_reg_pp0_iter7_tmp_2_25_reg_3956;
        ap_pipeline_reg_pp0_iter8_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter7_tmp_53_reg_3936;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902;
        ap_pipeline_reg_pp0_iter9_tmp_53_reg_3936 <= ap_pipeline_reg_pp0_iter8_tmp_53_reg_3936;
        exitcond_flatten_reg_2902 <= exitcond_flatten_fu_1693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3340 <= tmp_2_15_reg_3340;
        ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3340 <= ap_pipeline_reg_pp0_iter1_tmp_2_15_reg_3340;
        ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3340 <= ap_pipeline_reg_pp0_iter2_tmp_2_15_reg_3340;
        ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3340 <= ap_pipeline_reg_pp0_iter3_tmp_2_15_reg_3340;
        ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3340 <= ap_pipeline_reg_pp0_iter4_tmp_2_15_reg_3340;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3406 <= tmp_2_16_reg_3406;
        ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3406 <= ap_pipeline_reg_pp0_iter1_tmp_2_16_reg_3406;
        ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3406 <= ap_pipeline_reg_pp0_iter2_tmp_2_16_reg_3406;
        ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3406 <= ap_pipeline_reg_pp0_iter3_tmp_2_16_reg_3406;
        ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3406 <= ap_pipeline_reg_pp0_iter4_tmp_2_16_reg_3406;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_17_reg_3466 <= tmp_2_17_reg_3466;
        ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3466 <= ap_pipeline_reg_pp0_iter1_tmp_2_17_reg_3466;
        ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3466 <= ap_pipeline_reg_pp0_iter2_tmp_2_17_reg_3466;
        ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3466 <= ap_pipeline_reg_pp0_iter3_tmp_2_17_reg_3466;
        ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3466 <= ap_pipeline_reg_pp0_iter4_tmp_2_17_reg_3466;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_18_reg_3526 <= tmp_2_18_reg_3526;
        ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3526 <= ap_pipeline_reg_pp0_iter1_tmp_2_18_reg_3526;
        ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3526 <= ap_pipeline_reg_pp0_iter2_tmp_2_18_reg_3526;
        ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3526 <= ap_pipeline_reg_pp0_iter3_tmp_2_18_reg_3526;
        ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3526 <= ap_pipeline_reg_pp0_iter4_tmp_2_18_reg_3526;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_19_reg_3586 <= tmp_2_19_reg_3586;
        ap_pipeline_reg_pp0_iter1_tmp_2_4_reg_3571 <= tmp_2_4_reg_3571;
        ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3586 <= ap_pipeline_reg_pp0_iter1_tmp_2_19_reg_3586;
        ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3586 <= ap_pipeline_reg_pp0_iter2_tmp_2_19_reg_3586;
        ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3586 <= ap_pipeline_reg_pp0_iter3_tmp_2_19_reg_3586;
        ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3586 <= ap_pipeline_reg_pp0_iter4_tmp_2_19_reg_3586;
        ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3586 <= ap_pipeline_reg_pp0_iter5_tmp_2_19_reg_3586;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_20_reg_3646 <= tmp_2_20_reg_3646;
        ap_pipeline_reg_pp0_iter1_tmp_2_5_reg_3631 <= tmp_2_5_reg_3631;
        ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3646 <= ap_pipeline_reg_pp0_iter1_tmp_2_20_reg_3646;
        ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3646 <= ap_pipeline_reg_pp0_iter2_tmp_2_20_reg_3646;
        ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3646 <= ap_pipeline_reg_pp0_iter3_tmp_2_20_reg_3646;
        ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3646 <= ap_pipeline_reg_pp0_iter4_tmp_2_20_reg_3646;
        ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3646 <= ap_pipeline_reg_pp0_iter5_tmp_2_20_reg_3646;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_21_reg_3706 <= tmp_2_21_reg_3706;
        ap_pipeline_reg_pp0_iter1_tmp_2_6_reg_3691 <= tmp_2_6_reg_3691;
        ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3706 <= ap_pipeline_reg_pp0_iter1_tmp_2_21_reg_3706;
        ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3706 <= ap_pipeline_reg_pp0_iter2_tmp_2_21_reg_3706;
        ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3706 <= ap_pipeline_reg_pp0_iter3_tmp_2_21_reg_3706;
        ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3706 <= ap_pipeline_reg_pp0_iter4_tmp_2_21_reg_3706;
        ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3706 <= ap_pipeline_reg_pp0_iter5_tmp_2_21_reg_3706;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_22_reg_3766 <= tmp_2_22_reg_3766;
        ap_pipeline_reg_pp0_iter1_tmp_2_7_reg_3751 <= tmp_2_7_reg_3751;
        ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3766 <= ap_pipeline_reg_pp0_iter1_tmp_2_22_reg_3766;
        ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3766 <= ap_pipeline_reg_pp0_iter2_tmp_2_22_reg_3766;
        ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3766 <= ap_pipeline_reg_pp0_iter3_tmp_2_22_reg_3766;
        ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3766 <= ap_pipeline_reg_pp0_iter4_tmp_2_22_reg_3766;
        ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3766 <= ap_pipeline_reg_pp0_iter5_tmp_2_22_reg_3766;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3826 <= tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3811 <= tmp_2_8_reg_3811;
        ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter1_tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3811 <= ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_3811;
        ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter2_tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter3_tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter4_tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter5_tmp_2_23_reg_3826;
        ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3826 <= ap_pipeline_reg_pp0_iter6_tmp_2_23_reg_3826;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3886 <= tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3871 <= tmp_2_9_reg_3871;
        ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter1_tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3871 <= ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_3871;
        ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter2_tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter3_tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter4_tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter5_tmp_2_24_reg_3886;
        ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3886 <= ap_pipeline_reg_pp0_iter6_tmp_2_24_reg_3886;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3971 <= tmp_2_10_reg_3971;
        ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3986 <= tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3971 <= ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_3971;
        ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter2_tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter3_tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter4_tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter5_tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter6_tmp_2_26_reg_3986;
        ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3986 <= ap_pipeline_reg_pp0_iter7_tmp_2_26_reg_3986;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_4001 <= tmp_2_11_reg_4001;
        ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_4011 <= tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_4001 <= ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_4001;
        ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter2_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_4001 <= ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_4001;
        ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter3_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter4_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter5_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter6_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter7_tmp_2_27_reg_4011;
        ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_4011 <= ap_pipeline_reg_pp0_iter8_tmp_2_27_reg_4011;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_4021 <= tmp_2_12_reg_4021;
        ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_4026 <= tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_4021 <= ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_4021;
        ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter2_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_4021 <= ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_4021;
        ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter3_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter4_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter5_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter6_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter7_tmp_2_28_reg_4026;
        ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_4026 <= ap_pipeline_reg_pp0_iter8_tmp_2_28_reg_4026;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_4031 <= tmp_2_13_reg_4031;
        ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_4036 <= tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_4031 <= ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_4031;
        ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter2_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_4031 <= ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_4031;
        ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter3_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter4_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter5_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter6_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter7_tmp_2_29_reg_4036;
        ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_4036 <= ap_pipeline_reg_pp0_iter8_tmp_2_29_reg_4036;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_4041 <= tmp_2_14_reg_4041;
        ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_4046 <= tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_4041 <= ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_4041;
        ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter2_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_4041 <= ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_4041;
        ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter3_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter4_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter5_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter6_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter7_tmp_2_30_reg_4046;
        ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_4046 <= ap_pipeline_reg_pp0_iter8_tmp_2_30_reg_4046;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_2906 <= indvar_flatten_next_fu_1699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1693_p2))) begin
        j_mid2_reg_2911 <= j_mid2_fu_1717_p3;
        tmp_1_reg_2940[9 : 4] <= tmp_1_fu_1753_p3[9 : 4];
        tmp_mid2_reg_2930 <= tmp_mid2_fu_1737_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_3_reg_3045)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1626 <= a_0_Dout_A;
        reg_1630 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_3_reg_3045) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1634 <= a_0_Dout_A;
        reg_1638 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902)))) begin
        reg_1642 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902)))) begin
        reg_1647 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902)))) begin
        reg_1652 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902)))) begin
        reg_1657 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902)))) begin
        reg_1662 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902)))) begin
        reg_1667 <= grp_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902)))) begin
        reg_1672 <= grp_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902)))) begin
        reg_1677 <= grp_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902)))) begin
        reg_1682 <= grp_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2902)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2902)))) begin
        reg_1687 <= grp_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1693_p2))) begin
        tmp_1_mid2_v_reg_2934 <= tmp_1_mid2_v_fu_1745_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902))) begin
        tmp_2_10_reg_3971 <= grp_fu_1586_p2;
        tmp_2_26_reg_3986 <= grp_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902))) begin
        tmp_2_11_reg_4001 <= grp_fu_1586_p2;
        tmp_2_27_reg_4011 <= grp_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902))) begin
        tmp_2_12_reg_4021 <= grp_fu_1586_p2;
        tmp_2_28_reg_4026 <= grp_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902))) begin
        tmp_2_13_reg_4031 <= grp_fu_1586_p2;
        tmp_2_29_reg_4036 <= grp_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_2902))) begin
        tmp_2_14_reg_4041 <= grp_fu_1586_p2;
        tmp_2_30_reg_4046 <= grp_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_3_reg_3045 <= tmp_3_fu_1818_p2;
        tmp_9_reg_3091[5 : 0] <= tmp_9_fu_1832_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        tmp_43_reg_3260 <= tmp_43_fu_2002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_2902))) begin
        tmp_5_14_reg_4051 <= grp_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        tmp_6_cast6_cast_reg_3155[5 : 0] <= tmp_6_cast6_cast_fu_1884_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        tmp_6_cast6_reg_3375[5 : 0] <= tmp_6_cast6_fu_2116_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1693_p2) & ~(1'b0 == tmp_mid2_fu_1737_p3))) begin
        tmp_6_reg_2969[5 : 0] <= tmp_6_fu_1767_p1[5 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_37_fu_2538_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_35_fu_2482_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_33_fu_2426_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_31_fu_2370_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_29_fu_2312_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_27_fu_2256_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_25_fu_2198_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_23_fu_2142_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_21_fu_2080_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_19_fu_2024_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_17_fu_1966_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_15_fu_1910_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_13_fu_1848_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_11_fu_1808_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_8_fu_1778_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_1761_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_1_Addr_A_orig = tmp_37_fu_2538_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_1_Addr_A_orig = tmp_35_fu_2482_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_1_Addr_A_orig = tmp_33_fu_2426_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_1_Addr_A_orig = tmp_31_fu_2370_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_1_Addr_A_orig = tmp_29_fu_2312_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_1_Addr_A_orig = tmp_27_fu_2256_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_1_Addr_A_orig = tmp_25_fu_2198_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_1_Addr_A_orig = tmp_23_fu_2142_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_21_fu_2080_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_19_fu_2024_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_17_fu_1966_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_15_fu_1910_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_fu_1848_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_fu_1808_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_8_fu_1778_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_1761_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state170)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_0_Addr_A_orig = tmp_54_cast_fu_2583_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_0_Addr_A_orig = tmp_51_fu_2518_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_0_Addr_A_orig = tmp_52_cast_fu_2465_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_0_Addr_A_orig = tmp_50_fu_2406_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_0_Addr_A_orig = tmp_50_cast_fu_2353_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_0_Addr_A_orig = tmp_48_fu_2292_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_0_Addr_A_orig = tmp_48_cast_fu_2239_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_0_Addr_A_orig = tmp_46_fu_2178_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_46_cast_fu_2125_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_44_fu_2060_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_44_cast_fu_2007_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_42_fu_1946_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_42_cast_fu_1893_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_40_fu_1823_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_40_cast_fu_1797_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1767_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_1_Addr_A_orig = tmp_54_cast_fu_2583_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_1_Addr_A_orig = tmp_51_fu_2518_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_1_Addr_A_orig = tmp_52_cast_fu_2465_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_1_Addr_A_orig = tmp_50_fu_2406_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_1_Addr_A_orig = tmp_50_cast_fu_2353_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_1_Addr_A_orig = tmp_48_fu_2292_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_1_Addr_A_orig = tmp_48_cast_fu_2239_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_1_Addr_A_orig = tmp_46_fu_2178_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_46_cast_fu_2125_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_44_fu_2060_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_44_cast_fu_2007_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_42_fu_1946_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_42_cast_fu_1893_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_40_fu_1823_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_40_cast_fu_1797_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1767_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1832_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_10_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_10_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_11_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_11_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_12_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_12_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_13_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_13_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_3091;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_14_address0 = tmp_6_reg_2969;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_16_address0 = tmp_9_fu_1832_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_16_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_17_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_17_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_18_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_18_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_19_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_19_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_20_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_20_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_20_address0 = 'bx;
        end
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_21_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_21_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_22_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_22_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_22_address0 = 'bx;
        end
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_23_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_23_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_24_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_24_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_25_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_25_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_26_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_26_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_27_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_copy_27_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_28_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_copy_28_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_copy_29_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_copy_29_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_30_address0 = tmp_9_reg_3091;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        b_copy_30_address0 = tmp_6_reg_2969;
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_31_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_31_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_31_address0 = 'bx;
        end
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_6_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_7_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_8_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_copy_9_address0 = tmp_9_reg_3091;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_9_address0 = tmp_6_reg_2969;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_2930))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_2902))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        grp_fu_1577_p0 = reg_1662;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_1577_p0 = reg_1657;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_1577_p0 = reg_1652;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_1577_p0 = reg_1647;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_1577_p0 = reg_1642;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1577_p0 = tmp_s_reg_3325;
    end else begin
        grp_fu_1577_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_4041;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_4031;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_4021;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_4001;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_3971;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_3941;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_3871;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_3811;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter1_tmp_2_7_reg_3751;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter1_tmp_2_6_reg_3691;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter1_tmp_2_5_reg_3631;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1577_p1 = ap_pipeline_reg_pp0_iter1_tmp_2_4_reg_3571;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1577_p1 = tmp_2_3_reg_3511;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1577_p1 = tmp_2_2_reg_3451;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1577_p1 = tmp_2_1_reg_3391;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1577_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_1577_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10)))) begin
        grp_fu_1582_p0 = reg_1687;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter8)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter8)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9)))) begin
        grp_fu_1582_p0 = reg_1682;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        grp_fu_1582_p0 = reg_1677;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7)))) begin
        grp_fu_1582_p0 = reg_1672;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        grp_fu_1582_p0 = reg_1667;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1582_p0 = tmp_5_14_reg_4051;
    end else begin
        grp_fu_1582_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_30_reg_4046;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_29_reg_4036;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_28_reg_4026;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_27_reg_4011;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_26_reg_3986;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_25_reg_3956;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_24_reg_3886;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_23_reg_3826;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_22_reg_3766;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_21_reg_3706;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_20_reg_3646;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_19_reg_3586;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_18_reg_3526;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_17_reg_3466;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_16_reg_3406;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_1582_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_15_reg_3340;
    end else begin
        grp_fu_1582_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p0 = a_row_load_15_reg_3921;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p0 = a_row_load_14_reg_3926;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p0 = a_row_load_13_fu_2659_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1586_p0 = a_row_load_12_fu_2556_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1586_p0 = a_row_load_11_fu_2500_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1586_p0 = a_row_load_10_fu_2444_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1586_p0 = a_row_load_9_fu_2388_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1586_p0 = a_row_load_8_fu_2330_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1586_p0 = a_row_load_7_fu_2274_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1586_p0 = a_row_load_6_fu_2216_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1586_p0 = a_row_load_5_fu_2160_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1586_p0 = a_row_load_4_fu_2098_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1586_p0 = a_row_load_3_fu_2042_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1586_p0 = a_row_load_2_fu_1984_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1586_p0 = a_row_load_1_fu_1928_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1586_p0 = a_row_load_fu_1866_p3;
    end else begin
        grp_fu_1586_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1586_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1586_p1 = b_copy_12_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1586_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1586_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1586_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1586_p1 = b_copy_8_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1586_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1586_p1 = b_copy_6_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1586_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1586_p1 = b_copy_4_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1586_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1586_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1586_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1586_p1 = b_copy_0_q0;
    end else begin
        grp_fu_1586_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p0 = a_row_load_31_reg_3906;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p0 = a_row_load_30_reg_3911;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p0 = a_row_load_29_fu_2637_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1591_p0 = a_row_load_28_fu_2548_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1591_p0 = a_row_load_27_fu_2492_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1591_p0 = a_row_load_26_fu_2436_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1591_p0 = a_row_load_25_fu_2380_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1591_p0 = a_row_load_24_fu_2322_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1591_p0 = a_row_load_23_fu_2266_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1591_p0 = a_row_load_22_fu_2208_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1591_p0 = a_row_load_21_fu_2152_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1591_p0 = a_row_load_20_fu_2090_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1591_p0 = a_row_load_19_fu_2034_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1591_p0 = a_row_load_18_fu_1976_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1591_p0 = a_row_load_17_fu_1920_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1591_p0 = a_row_load_16_fu_1858_p3;
    end else begin
        grp_fu_1591_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p1 = b_copy_31_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p1 = b_copy_30_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_1591_p1 = b_copy_29_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1591_p1 = b_copy_28_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1591_p1 = b_copy_27_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1591_p1 = b_copy_26_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1591_p1 = b_copy_25_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1591_p1 = b_copy_24_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1591_p1 = b_copy_23_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1591_p1 = b_copy_22_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1591_p1 = b_copy_21_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1591_p1 = b_copy_20_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1591_p1 = b_copy_19_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1591_p1 = b_copy_18_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1591_p1 = b_copy_17_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1591_p1 = b_copy_16_q0;
    end else begin
        grp_fu_1591_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1559_p4 = tmp_1_mid2_v_reg_2934;
    end else begin
        i_phi_fu_1559_p4 = i_reg_1555;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1548_p4 = indvar_flatten_next_reg_2906;
    end else begin
        indvar_flatten_phi_fu_1548_p4 = indvar_flatten_reg_1544;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2902 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1570_p4 = j_1_reg_3901;
    end else begin
        j_phi_fu_1570_p4 = j_reg_1566;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1693_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10) & ~(1'b1 == ap_enable_reg_pp0_iter9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state170;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_row_load_10_fu_2444_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_52_fu_180);

assign a_row_load_11_fu_2500_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_51_fu_184);

assign a_row_load_12_fu_2556_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_50_fu_188);

assign a_row_load_13_fu_2659_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_49_fu_192);

assign a_row_load_14_fu_2652_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_48_fu_196);

assign a_row_load_15_fu_2645_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_47_fu_200);

assign a_row_load_16_fu_1858_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_46_fu_204);

assign a_row_load_17_fu_1920_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_45_fu_208);

assign a_row_load_18_fu_1976_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_44_fu_212);

assign a_row_load_19_fu_2034_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_43_fu_216);

assign a_row_load_1_fu_1928_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_61_fu_144);

assign a_row_load_20_fu_2090_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_42_fu_220);

assign a_row_load_21_fu_2152_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_41_fu_224);

assign a_row_load_22_fu_2208_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_40_fu_228);

assign a_row_load_23_fu_2266_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_39_fu_232);

assign a_row_load_24_fu_2322_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_38_fu_236);

assign a_row_load_25_fu_2380_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_37_fu_240);

assign a_row_load_26_fu_2436_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_36_fu_244);

assign a_row_load_27_fu_2492_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_35_fu_248);

assign a_row_load_28_fu_2548_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_34_fu_252);

assign a_row_load_29_fu_2637_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1638 : a_row_load_33_fu_256);

assign a_row_load_2_fu_1984_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_60_fu_148);

assign a_row_load_30_fu_2630_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1630 : a_row_load_32_fu_260);

assign a_row_load_31_fu_2623_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? a_1_Dout_A : a_row_load_s_fu_264);

assign a_row_load_3_fu_2042_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_59_fu_152);

assign a_row_load_4_fu_2098_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_58_fu_156);

assign a_row_load_5_fu_2160_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_57_fu_160);

assign a_row_load_6_fu_2216_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_56_fu_164);

assign a_row_load_7_fu_2274_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_55_fu_168);

assign a_row_load_8_fu_2330_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_54_fu_172);

assign a_row_load_9_fu_2388_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1634 : a_row_load_53_fu_176);

assign a_row_load_fu_1866_p3 = ((tmp_3_reg_3045[0:0] === 1'b1) ? reg_1626 : a_row_load_017_fu_140);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state170 = ap_CS_fsm[ap_const_lv32_11];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_55_cast_fu_2706_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_1687;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1693_p2 = ((indvar_flatten_phi_fu_1548_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1711_p2 = ((j_phi_fu_1570_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign i_1_fu_1705_p2 = (i_phi_fu_1559_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1699_p2 = (indvar_flatten_phi_fu_1548_p4 + ap_const_lv11_1);

assign j_1_fu_2589_p2 = (j_mid2_reg_2911 + ap_const_lv6_1);

assign j_mid2_fu_1717_p3 = ((exitcond_fu_1711_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1570_p4);

assign tmp1_fu_1731_p2 = ((i_phi_fu_1559_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1803_p2 = (tmp_1_reg_2940 | ap_const_lv10_2);

assign tmp_11_fu_1808_p3 = {{ap_const_lv54_0}, {tmp_10_fu_1803_p2}};

assign tmp_12_fu_1843_p2 = (tmp_1_reg_2940 | ap_const_lv10_3);

assign tmp_13_fu_1848_p3 = {{ap_const_lv54_0}, {tmp_12_fu_1843_p2}};

assign tmp_14_fu_1905_p2 = (tmp_1_reg_2940 | ap_const_lv10_4);

assign tmp_15_fu_1910_p3 = {{ap_const_lv54_0}, {tmp_14_fu_1905_p2}};

assign tmp_16_fu_1961_p2 = (tmp_1_reg_2940 | ap_const_lv10_5);

assign tmp_17_fu_1966_p3 = {{ap_const_lv54_0}, {tmp_16_fu_1961_p2}};

assign tmp_18_fu_2019_p2 = (tmp_1_reg_2940 | ap_const_lv10_6);

assign tmp_19_fu_2024_p3 = {{ap_const_lv54_0}, {tmp_18_fu_2019_p2}};

assign tmp_1_fu_1753_p3 = {{tmp_1_mid2_v_fu_1745_p3}, {ap_const_lv4_0}};

assign tmp_1_mid2_v_fu_1745_p3 = ((exitcond_fu_1711_p2[0:0] === 1'b1) ? i_1_fu_1705_p2 : i_phi_fu_1559_p4);

assign tmp_20_fu_2075_p2 = (tmp_1_reg_2940 | ap_const_lv10_7);

assign tmp_21_fu_2080_p3 = {{ap_const_lv54_0}, {tmp_20_fu_2075_p2}};

assign tmp_22_fu_2137_p2 = (tmp_1_reg_2940 | ap_const_lv10_8);

assign tmp_23_fu_2142_p3 = {{ap_const_lv54_0}, {tmp_22_fu_2137_p2}};

assign tmp_24_fu_2193_p2 = (tmp_1_reg_2940 | ap_const_lv10_9);

assign tmp_25_fu_2198_p3 = {{ap_const_lv54_0}, {tmp_24_fu_2193_p2}};

assign tmp_26_fu_2251_p2 = (tmp_1_reg_2940 | ap_const_lv10_A);

assign tmp_27_fu_2256_p3 = {{ap_const_lv54_0}, {tmp_26_fu_2251_p2}};

assign tmp_28_fu_2307_p2 = (tmp_1_reg_2940 | ap_const_lv10_B);

assign tmp_29_fu_2312_p3 = {{ap_const_lv54_0}, {tmp_28_fu_2307_p2}};

assign tmp_30_fu_2365_p2 = (tmp_1_reg_2940 | ap_const_lv10_C);

assign tmp_31_fu_2370_p3 = {{ap_const_lv54_0}, {tmp_30_fu_2365_p2}};

assign tmp_32_fu_2421_p2 = (tmp_1_reg_2940 | ap_const_lv10_D);

assign tmp_33_fu_2426_p3 = {{ap_const_lv54_0}, {tmp_32_fu_2421_p2}};

assign tmp_34_fu_2477_p2 = (tmp_1_reg_2940 | ap_const_lv10_E);

assign tmp_35_fu_2482_p3 = {{ap_const_lv54_0}, {tmp_34_fu_2477_p2}};

assign tmp_36_fu_2533_p2 = (tmp_1_reg_2940 | ap_const_lv10_F);

assign tmp_37_fu_2538_p3 = {{ap_const_lv54_0}, {tmp_36_fu_2533_p2}};

assign tmp_38_fu_2612_p3 = {{tmp_1_mid2_v_reg_2934}, {ap_const_lv5_0}};

assign tmp_39_cast_fu_2619_p1 = tmp_38_fu_2612_p3;

assign tmp_39_fu_1791_p2 = (tmp_6_cast_fu_1788_p1 + ap_const_lv7_20);

assign tmp_3_fu_1818_p2 = ((j_mid2_reg_2911 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_1797_p1 = tmp_39_fu_1791_p2;

assign tmp_40_fu_1823_p3 = {{ap_const_lv58_1}, {j_mid2_reg_2911}};

assign tmp_41_fu_1887_p2 = (tmp_6_cast6_cast_fu_1884_p1 + ap_const_lv8_60);

assign tmp_42_cast_fu_1893_p1 = tmp_41_fu_1887_p2;

assign tmp_42_fu_1946_p3 = {{ap_const_lv58_2}, {j_mid2_reg_2911}};

assign tmp_43_fu_2002_p2 = ($signed(tmp_6_cast6_cast_reg_3155) + $signed(ap_const_lv8_A0));

assign tmp_44_cast_fu_2007_p1 = tmp_43_fu_2002_p2;

assign tmp_44_fu_2060_p3 = {{ap_const_lv58_3}, {j_mid2_reg_2911}};

assign tmp_45_fu_2119_p2 = (tmp_6_cast6_fu_2116_p1 + ap_const_lv9_E0);

assign tmp_46_cast_fu_2125_p1 = tmp_45_fu_2119_p2;

assign tmp_46_fu_2178_p3 = {{ap_const_lv58_4}, {j_mid2_reg_2911}};

assign tmp_47_fu_2234_p2 = ($signed(tmp_6_cast6_reg_3375) + $signed(ap_const_lv9_120));

assign tmp_48_cast_fu_2239_p1 = tmp_47_fu_2234_p2;

assign tmp_48_fu_2292_p3 = {{ap_const_lv58_5}, {j_mid2_reg_2911}};

assign tmp_49_fu_2348_p2 = ($signed(tmp_6_cast6_reg_3375) + $signed(ap_const_lv9_160));

assign tmp_4_fu_1761_p1 = tmp_1_fu_1753_p3;

assign tmp_50_cast_fu_2353_p1 = tmp_49_fu_2348_p2;

assign tmp_50_fu_2406_p3 = {{ap_const_lv58_6}, {j_mid2_reg_2911}};

assign tmp_51_fu_2518_p3 = {{ap_const_lv58_7}, {j_mid2_reg_2911}};

assign tmp_52_cast8_fu_2462_p1 = $signed(tmp_43_reg_3260);

assign tmp_52_cast_fu_2465_p1 = $unsigned(tmp_52_cast8_fu_2462_p1);

assign tmp_52_fu_2577_p2 = (tmp_6_cast7_fu_2574_p1 + ap_const_lv10_1E0);

assign tmp_53_fu_2700_p2 = (tmp_39_cast_fu_2619_p1 + tmp_9_cast_fu_2697_p1);

assign tmp_54_cast_fu_2583_p1 = tmp_52_fu_2577_p2;

assign tmp_55_cast_fu_2706_p1 = ap_pipeline_reg_pp0_iter10_tmp_53_reg_3936;

assign tmp_6_cast6_cast_fu_1884_p1 = j_mid2_reg_2911;

assign tmp_6_cast6_fu_2116_p1 = j_mid2_reg_2911;

assign tmp_6_cast7_fu_2574_p1 = j_mid2_reg_2911;

assign tmp_6_cast_fu_1788_p1 = j_mid2_reg_2911;

assign tmp_6_fu_1767_p1 = j_mid2_fu_1717_p3;

assign tmp_7_fu_1773_p2 = (tmp_1_reg_2940 | ap_const_lv10_1);

assign tmp_8_fu_1778_p3 = {{ap_const_lv54_0}, {tmp_7_fu_1773_p2}};

assign tmp_9_cast_fu_2697_p1 = j_mid2_reg_2911;

assign tmp_9_fu_1832_p1 = j_mid2_reg_2911;

assign tmp_mid1_fu_1725_p2 = ((i_1_fu_1705_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1737_p3 = ((exitcond_fu_1711_p2[0:0] === 1'b1) ? tmp_mid1_fu_1725_p2 : tmp1_fu_1731_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_2940[3:0] <= 4'b0000;
    tmp_6_reg_2969[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_3091[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast6_cast_reg_3155[7:6] <= 2'b00;
    tmp_6_cast6_reg_3375[8:6] <= 3'b000;
end

endmodule //matmul_hw
