{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 11:08:43 2010 " "Info: Processing started: Wed Jun 16 11:08:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pic8255 -c pic8255" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"PB_in\";  expecting \";\", or \",\" pic8255.v(437) " "Error (10170): Verilog HDL syntax error at pic8255.v(437) near text \"PB_in\";  expecting \";\", or \",\"" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 437 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pic8255 pic8255.v(4) " "Error (10112): Ignored design unit \"pic8255\" at pic8255.v(4) due to previous errors" {  } { { "pic8255.v" "" { Text "F:/interface/pic8255/pic8255.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic8255.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file pic8255.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4_1 " "Info: Found entity 1: select4_1" {  } { { "select4_1.v" "" { Text "F:/interface/pic8255/select4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select4.v" { { "Info" "ISGN_ENTITY_NAME" "1 select4 " "Info: Found entity 1: select4" {  } { { "select4.v" "" { Text "F:/interface/pic8255/select4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout4 " "Info: Found entity 1: segout4" {  } { { "segout4.v" "" { Text "F:/interface/pic8255/segout4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8255_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8255_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8255_down " "Info: Found entity 1: 8255_down" {  } { { "8255_down.bdf" "" { Schematic "F:/interface/pic8255/8255_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1 " "Info: Found entity 1: select1" {  } { { "select1.bdf" "" { Schematic "F:/interface/pic8255/select1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Allocated 198 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 16 11:08:46 2010 " "Error: Processing ended: Wed Jun 16 11:08:46 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
