<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
   <export preferredWidth="164" />
   <name preferredWidth="236" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="327" />
   <clocksource preferredWidth="326" />
   <frequency preferredWidth="322" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers,Library/University Program,Library/Memories and Memory Controllers/External Memory Interfaces,Library/University Program/Memory,Library,Library/Memories and Memory Controllers/On-Chip,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Project" />
 <window width="1366" height="728" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
