v 3
file . "regfile.vhdl" "20210106182318.000" "20220118161304.808":
  entity regfile at 4( 177) + 0 on 47;
  architecture behavior of regfile at 21( 590) + 0 on 48;
file . "regfile_tb.vhdl" "20220110002938.000" "20220118161304.808":
  entity regfile_tb at 1( 0) + 0 on 49;
  architecture testbench of regfile_tb at 7( 92) + 0 on 50;
