// Seed: 951473500
module module_0 ();
  supply1 id_2, id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    input supply1 id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
program module_2 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output logic id_6,
    output tri id_7
);
  wire id_9, id_10, id_11, id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  generate
    always id_6 <= -1;
  endgenerate
endmodule
module module_3;
  assign id_1 = $realtime;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
