// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_pp0_stage0 = 30'd1024;
parameter    ap_ST_fsm_state26 = 30'd2048;
parameter    ap_ST_fsm_state27 = 30'd4096;
parameter    ap_ST_fsm_state28 = 30'd8192;
parameter    ap_ST_fsm_state29 = 30'd16384;
parameter    ap_ST_fsm_state30 = 30'd32768;
parameter    ap_ST_fsm_state31 = 30'd65536;
parameter    ap_ST_fsm_state32 = 30'd131072;
parameter    ap_ST_fsm_state33 = 30'd262144;
parameter    ap_ST_fsm_state34 = 30'd524288;
parameter    ap_ST_fsm_state35 = 30'd1048576;
parameter    ap_ST_fsm_state36 = 30'd2097152;
parameter    ap_ST_fsm_state37 = 30'd4194304;
parameter    ap_ST_fsm_state38 = 30'd8388608;
parameter    ap_ST_fsm_state39 = 30'd16777216;
parameter    ap_ST_fsm_state40 = 30'd33554432;
parameter    ap_ST_fsm_state41 = 30'd67108864;
parameter    ap_ST_fsm_state42 = 30'd134217728;
parameter    ap_ST_fsm_state43 = 30'd268435456;
parameter    ap_ST_fsm_state44 = 30'd536870912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [31:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_V_V_read;
reg[31:0] res_V_V_din;
reg res_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2303:0] layer_in_V_17;
reg   [31:0] sX_6;
reg   [31:0] sY_6;
reg   [31:0] pY_6;
reg   [31:0] pX_6;
wire   [10:0] w48_V_address0;
reg    w48_V_ce0;
wire   [14:0] w48_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
reg   [0:0] and_ln215_4_reg_2097;
reg   [10:0] ir1_0_i_i_i41_reg_212;
reg   [10:0] in_index_reg_223;
reg   [31:0] tmp_V_15640_reg_234;
reg   [31:0] tmp_V_15738_reg_245;
reg   [31:0] tmp_V_15836_reg_256;
reg   [31:0] tmp_V_15934_reg_267;
reg   [31:0] tmp_V_16032_reg_278;
reg   [31:0] tmp_V_16130_reg_289;
reg   [31:0] tmp_V_16228_reg_300;
reg   [31:0] tmp_V_16326_reg_311;
reg   [31:0] tmp_V_16424_reg_322;
reg   [31:0] tmp_V_16522_reg_333;
reg   [31:0] tmp_V_16620_reg_344;
reg   [31:0] tmp_V_16718_reg_355;
reg   [31:0] tmp_V_16816_reg_366;
reg   [31:0] tmp_V_16914_reg_377;
reg   [31:0] tmp_V_17012_reg_388;
reg   [31:0] tmp_V_17110_reg_399;
reg   [31:0] tmp_V_1728_reg_410;
reg   [31:0] tmp_V_1736_reg_421;
reg   [22:0] phi_mul_reg_432;
reg   [31:0] tmp_V_144_reg_443;
reg   [31:0] tmp_V_143_reg_504;
reg   [31:0] tmp_V_142_reg_565;
reg   [31:0] tmp_V_141_reg_626;
reg   [31:0] tmp_V_140_reg_687;
reg   [31:0] tmp_V_139_reg_748;
reg   [31:0] tmp_V_138_reg_809;
reg   [31:0] tmp_V_137_reg_870;
reg   [31:0] tmp_V_136_reg_931;
reg   [31:0] tmp_V_135_reg_992;
reg   [31:0] tmp_V_134_reg_1053;
reg   [31:0] tmp_V_133_reg_1114;
reg   [31:0] tmp_V_132_reg_1175;
reg   [31:0] tmp_V_131_reg_1236;
reg   [31:0] tmp_V_130_reg_1297;
reg   [31:0] tmp_V_129_reg_1358;
reg   [31:0] tmp_V_128_reg_1419;
reg   [31:0] tmp_V_127_reg_1480;
reg   [31:0] tmp_V_reg_2025;
reg   [31:0] tmp_V_120_reg_2030;
reg   [31:0] tmp_V_121_reg_2035;
reg   [31:0] tmp_V_122_reg_2040;
reg   [31:0] tmp_V_123_reg_2045;
reg   [31:0] tmp_V_124_reg_2050;
reg   [31:0] tmp_V_125_reg_2055;
reg   [31:0] tmp_V_126_reg_2060;
reg   [31:0] sX_6_load_reg_2065;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln215_fu_1624_p2;
reg   [0:0] icmp_ln215_reg_2070;
reg   [31:0] sY_6_load_reg_2075;
wire   [0:0] icmp_ln215_4_fu_1634_p2;
reg   [0:0] icmp_ln215_4_reg_2080;
reg   [31:0] pY_6_load_reg_2085;
reg   [31:0] pX_6_load_reg_2091;
wire   [0:0] and_ln215_4_fu_1692_p2;
wire   [6:0] i_fu_1698_p2;
reg   [6:0] i_reg_2101;
wire   [0:0] icmp_ln532_fu_1722_p2;
reg   [0:0] icmp_ln532_reg_2106;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state11_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state14_pp0_stage0_iter3;
wire    ap_block_state15_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state17_pp0_stage0_iter6;
wire    ap_block_state18_pp0_stage0_iter7;
wire    ap_block_state19_pp0_stage0_iter8;
wire    ap_block_state20_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state22_pp0_stage0_iter11;
wire    ap_block_state23_pp0_stage0_iter12;
wire    ap_block_state24_pp0_stage0_iter13;
wire    ap_block_state25_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] select_ln532_4_fu_1754_p3;
reg   [11:0] select_ln532_4_reg_2111;
wire   [11:0] sub_ln532_6_fu_1762_p2;
reg   [11:0] sub_ln532_6_reg_2116;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter1_reg;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter2_reg;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter3_reg;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter4_reg;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter5_reg;
reg   [11:0] sub_ln532_6_reg_2116_pp0_iter6_reg;
wire   [10:0] ir_fu_1773_p2;
reg   [10:0] ir_reg_2126;
reg    ap_enable_reg_pp0_iter0;
wire   [10:0] select_ln544_fu_1791_p3;
reg   [10:0] select_ln544_reg_2131;
wire   [0:0] icmp_ln514_fu_1799_p2;
reg   [0:0] icmp_ln514_reg_2136;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter1_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter2_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter3_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter4_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter5_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter6_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter7_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter8_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter9_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter10_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter11_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter12_reg;
reg   [0:0] icmp_ln514_reg_2136_pp0_iter13_reg;
reg   [14:0] w48_V_load_reg_2150;
reg   [14:0] w48_V_load_reg_2150_pp0_iter2_reg;
reg   [14:0] w48_V_load_reg_2150_pp0_iter3_reg;
reg   [14:0] w48_V_load_reg_2150_pp0_iter4_reg;
reg   [14:0] w48_V_load_reg_2150_pp0_iter5_reg;
reg   [14:0] w48_V_load_reg_2150_pp0_iter6_reg;
reg   [14:0] w48_V_load_reg_2150_pp0_iter7_reg;
wire   [2303:0] grp_fu_1825_p2;
reg   [2303:0] lshr_ln532_reg_2155;
wire   [31:0] trunc_ln532_fu_1845_p1;
reg   [31:0] trunc_ln532_reg_2160;
wire   [30:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return;
reg   [30:0] p_0_reg_2165;
wire   [22:0] add_ln521_fu_1849_p2;
reg    ap_enable_reg_pp0_iter14;
wire   [0:0] icmp_ln237_fu_1934_p2;
reg   [0:0] icmp_ln237_reg_2178;
reg    ap_block_state43;
wire   [31:0] select_ln252_fu_1955_p3;
reg   [31:0] select_ln252_reg_2182;
wire   [0:0] icmp_ln241_fu_1974_p2;
reg   [0:0] icmp_ln241_reg_2187;
wire   [31:0] select_ln247_fu_1995_p3;
reg   [31:0] select_ln247_reg_2191;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_done;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_idle;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_ready;
wire   [255:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read;
wire   [2303:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return;
reg   [6:0] i_0_i42_reg_200;
reg    ap_block_state1;
wire    ap_CS_fsm_state44;
wire   [0:0] icmp_ln206_fu_2019_p2;
reg   [10:0] ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4;
wire    ap_block_pp0_stage0;
reg   [10:0] ap_phi_mux_in_index_phi_fu_227_p4;
reg   [31:0] ap_phi_mux_tmp_V_127_phi_fu_1485_p36;
reg   [31:0] ap_phi_mux_tmp_V_128_phi_fu_1424_p36;
reg   [31:0] ap_phi_mux_tmp_V_129_phi_fu_1363_p36;
reg   [31:0] ap_phi_mux_tmp_V_130_phi_fu_1302_p36;
reg   [31:0] ap_phi_mux_tmp_V_131_phi_fu_1241_p36;
reg   [31:0] ap_phi_mux_tmp_V_132_phi_fu_1180_p36;
reg   [31:0] ap_phi_mux_tmp_V_133_phi_fu_1119_p36;
reg   [31:0] ap_phi_mux_tmp_V_134_phi_fu_1058_p36;
reg   [31:0] ap_phi_mux_tmp_V_135_phi_fu_997_p36;
reg   [31:0] ap_phi_mux_tmp_V_136_phi_fu_936_p36;
reg   [31:0] ap_phi_mux_tmp_V_137_phi_fu_875_p36;
reg   [31:0] ap_phi_mux_tmp_V_138_phi_fu_814_p36;
reg   [31:0] ap_phi_mux_tmp_V_139_phi_fu_753_p36;
reg   [31:0] ap_phi_mux_tmp_V_140_phi_fu_692_p36;
reg   [31:0] ap_phi_mux_tmp_V_141_phi_fu_631_p36;
reg   [31:0] ap_phi_mux_tmp_V_142_phi_fu_570_p36;
reg   [31:0] ap_phi_mux_tmp_V_143_phi_fu_509_p36;
reg   [31:0] ap_phi_mux_tmp_V_144_phi_fu_448_p36;
wire   [31:0] acc_0_V_fu_1910_p2;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
wire   [4:0] trunc_ln_fu_1855_p4;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
wire   [31:0] ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_1545_p4;
reg   [31:0] storemerge_i_reg_1541;
wire   [63:0] zext_ln532_fu_1768_p1;
wire   [31:0] add_ln245_fu_1979_p2;
wire   [31:0] add_ln250_fu_1939_p2;
wire   [30:0] tmp_5_fu_1644_p4;
wire   [30:0] tmp_6_fu_1664_p4;
wire   [0:0] icmp_ln215_5_fu_1654_p2;
wire   [0:0] icmp_ln215_6_fu_1674_p2;
wire   [0:0] and_ln215_3_fu_1686_p2;
wire   [0:0] and_ln215_fu_1680_p2;
wire   [6:0] empty_198_fu_1704_p1;
wire   [11:0] tmp_s_fu_1708_p3;
wire   [11:0] empty_199_fu_1716_p2;
wire   [11:0] sub_ln532_fu_1728_p2;
wire   [11:0] sub_ln532_5_fu_1740_p2;
wire   [11:0] sub_ln532_4_fu_1734_p2;
wire   [11:0] select_ln532_fu_1746_p3;
wire   [10:0] add_ln544_fu_1779_p2;
wire   [0:0] icmp_ln544_fu_1785_p2;
reg   [2303:0] tmp_7_fu_1805_p4;
wire   [2303:0] grp_fu_1825_p0;
wire   [2303:0] grp_fu_1825_p1;
wire   [2303:0] zext_ln532_4_fu_1831_p1;
wire   [2303:0] lshr_ln532_2_fu_1834_p2;
wire   [2303:0] and_ln532_fu_1840_p2;
wire   [4:0] tmp_2_fu_1865_p19;
wire  signed [31:0] sext_ln703_fu_1907_p1;
wire   [31:0] tmp_2_fu_1865_p20;
wire   [31:0] add_ln252_fu_1950_p2;
wire   [31:0] add_ln247_fu_1990_p2;
reg   [29:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_464;
reg    ap_condition_473;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 30'd1;
#0 layer_in_V_17 = 2304'd0;
#0 sX_6 = 32'd0;
#0 sY_6 = 32'd0;
#0 pY_6 = 32'd0;
#0 pX_6 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_w4c2C #(
    .DataWidth( 15 ),
    .AddressRange( 1296 ),
    .AddressWidth( 11 ))
w48_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w48_V_address0),
    .ce0(w48_V_ce0),
    .q0(w48_V_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(trunc_ln532_reg_2160),
    .w_V(w48_V_load_reg_2150_pp0_iter7_reg),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start),
    .ap_done(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_done),
    .ap_idle(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_idle),
    .ap_ready(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_ready),
    .data_V_read(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read),
    .output_V_read(layer_in_V_17),
    .ap_return(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return)
);

myproject_axi_lshr_2304ns_12ns_2304_6_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .OP( 1 ),
    .din0_WIDTH( 2304 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 2304 ))
myproject_axi_lshr_2304ns_12ns_2304_6_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1825_p0),
    .din1(grp_fu_1825_p1),
    .ce(1'b1),
    .dout(grp_fu_1825_p2)
);

myproject_axi_mux_185_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
myproject_axi_mux_185_32_1_1_U169(
    .din0(tmp_V_15640_reg_234),
    .din1(tmp_V_15738_reg_245),
    .din2(tmp_V_15836_reg_256),
    .din3(tmp_V_15934_reg_267),
    .din4(tmp_V_16032_reg_278),
    .din5(tmp_V_16130_reg_289),
    .din6(tmp_V_16228_reg_300),
    .din7(tmp_V_16326_reg_311),
    .din8(tmp_V_16424_reg_322),
    .din9(tmp_V_16522_reg_333),
    .din10(tmp_V_16620_reg_344),
    .din11(tmp_V_16718_reg_355),
    .din12(tmp_V_16816_reg_366),
    .din13(tmp_V_16914_reg_377),
    .din14(tmp_V_17012_reg_388),
    .din15(tmp_V_17110_reg_399),
    .din16(tmp_V_1728_reg_410),
    .din17(tmp_V_1736_reg_421),
    .din18(tmp_2_fu_1865_p19),
    .dout(tmp_2_fu_1865_p20)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln206_fu_2019_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln514_fu_1799_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        i_0_i42_reg_200 <= i_reg_2101;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i42_reg_200 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_223 <= select_ln544_reg_2131;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        in_index_reg_223 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir1_0_i_i_i41_reg_212 <= ir_reg_2126;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        ir1_0_i_i_i41_reg_212 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_464)) begin
        if ((icmp_ln237_fu_1934_p2 == 1'd1)) begin
            pX_6 <= 32'd0;
        end else if ((icmp_ln237_fu_1934_p2 == 1'd0)) begin
            pX_6 <= add_ln250_fu_1939_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_473)) begin
        if ((icmp_ln241_fu_1974_p2 == 1'd1)) begin
            pY_6 <= 32'd0;
        end else if ((icmp_ln241_fu_1974_p2 == 1'd0)) begin
            pY_6 <= add_ln245_fu_1979_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        phi_mul_reg_432 <= add_ln521_fu_1849_p2;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        phi_mul_reg_432 <= 23'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_2178 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        sX_6 <= select_ln252_reg_2182;
    end else if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln237_fu_1934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sX_6 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln241_fu_1974_p2 == 1'd1) & (icmp_ln237_fu_1934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        storemerge_i_reg_1541 <= 32'd0;
    end else if (((icmp_ln241_reg_2187 == 1'd0) & (icmp_ln237_reg_2178 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        storemerge_i_reg_1541 <= select_ln247_reg_2191;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_127_reg_1480 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_127_reg_1480 <= tmp_V_15640_reg_234;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_127_reg_1480 <= ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_128_reg_1419 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_128_reg_1419 <= tmp_V_15738_reg_245;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_128_reg_1419 <= ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_129_reg_1358 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_129_reg_1358 <= tmp_V_15836_reg_256;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_129_reg_1358 <= ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_130_reg_1297 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_130_reg_1297 <= tmp_V_15934_reg_267;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_130_reg_1297 <= ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_131_reg_1236 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_131_reg_1236 <= tmp_V_16032_reg_278;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_131_reg_1236 <= ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_132_reg_1175 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_132_reg_1175 <= tmp_V_16130_reg_289;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_132_reg_1175 <= ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_133_reg_1114 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_133_reg_1114 <= tmp_V_16228_reg_300;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_133_reg_1114 <= ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_134_reg_1053 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_134_reg_1053 <= tmp_V_16326_reg_311;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_134_reg_1053 <= ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_135_reg_992 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_135_reg_992 <= tmp_V_16424_reg_322;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_135_reg_992 <= ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_136_reg_931 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_136_reg_931 <= tmp_V_16522_reg_333;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_136_reg_931 <= ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_137_reg_870 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_137_reg_870 <= tmp_V_16620_reg_344;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_137_reg_870 <= ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_138_reg_809 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_138_reg_809 <= tmp_V_16718_reg_355;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_138_reg_809 <= ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_139_reg_748 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_139_reg_748 <= tmp_V_16816_reg_366;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_139_reg_748 <= ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_140_reg_687 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_140_reg_687 <= tmp_V_16914_reg_377;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_140_reg_687 <= ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_141_reg_626 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_141_reg_626 <= tmp_V_17012_reg_388;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_141_reg_626 <= ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_142_reg_565 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_142_reg_565 <= tmp_V_17110_reg_399;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_142_reg_565 <= ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_143_reg_504 <= acc_0_V_fu_1910_p2;
    end else if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))))) begin
        tmp_V_143_reg_504 <= tmp_V_1728_reg_410;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_143_reg_504 <= ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln_fu_1855_p4 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((trunc_ln_fu_1855_p4 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
        tmp_V_144_reg_443 <= tmp_V_1736_reg_421;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & ((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))))))))))))))))) begin
        tmp_V_144_reg_443 <= acc_0_V_fu_1910_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_144_reg_443 <= ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_15640_reg_234 <= ap_phi_mux_tmp_V_127_phi_fu_1485_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_15640_reg_234 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_15738_reg_245 <= ap_phi_mux_tmp_V_128_phi_fu_1424_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_15738_reg_245 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_15836_reg_256 <= ap_phi_mux_tmp_V_129_phi_fu_1363_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_15836_reg_256 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_15934_reg_267 <= ap_phi_mux_tmp_V_130_phi_fu_1302_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_15934_reg_267 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16032_reg_278 <= ap_phi_mux_tmp_V_131_phi_fu_1241_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16032_reg_278 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16130_reg_289 <= ap_phi_mux_tmp_V_132_phi_fu_1180_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16130_reg_289 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16228_reg_300 <= ap_phi_mux_tmp_V_133_phi_fu_1119_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16228_reg_300 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16326_reg_311 <= ap_phi_mux_tmp_V_134_phi_fu_1058_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16326_reg_311 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16424_reg_322 <= ap_phi_mux_tmp_V_135_phi_fu_997_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16424_reg_322 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16522_reg_333 <= ap_phi_mux_tmp_V_136_phi_fu_936_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16522_reg_333 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16620_reg_344 <= ap_phi_mux_tmp_V_137_phi_fu_875_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16620_reg_344 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16718_reg_355 <= ap_phi_mux_tmp_V_138_phi_fu_814_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16718_reg_355 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16816_reg_366 <= ap_phi_mux_tmp_V_139_phi_fu_753_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16816_reg_366 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_16914_reg_377 <= ap_phi_mux_tmp_V_140_phi_fu_692_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_16914_reg_377 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_17012_reg_388 <= ap_phi_mux_tmp_V_141_phi_fu_631_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_17012_reg_388 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_17110_reg_399 <= ap_phi_mux_tmp_V_142_phi_fu_570_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_17110_reg_399 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_1728_reg_410 <= ap_phi_mux_tmp_V_143_phi_fu_509_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_1728_reg_410 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln514_reg_2136_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        tmp_V_1736_reg_421 <= ap_phi_mux_tmp_V_144_phi_fu_448_p36;
    end else if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_V_1736_reg_421 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        and_ln215_4_reg_2097 <= and_ln215_4_fu_1692_p2;
        i_reg_2101 <= i_fu_1698_p2;
        icmp_ln215_4_reg_2080 <= icmp_ln215_4_fu_1634_p2;
        icmp_ln215_reg_2070 <= icmp_ln215_fu_1624_p2;
        layer_in_V_17 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_return;
        pX_6_load_reg_2091 <= pX_6;
        pY_6_load_reg_2085 <= pY_6;
        sX_6_load_reg_2065 <= sX_6;
        sY_6_load_reg_2075 <= sY_6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln237_reg_2178 <= icmp_ln237_fu_1934_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln237_fu_1934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        icmp_ln241_reg_2187 <= icmp_ln241_fu_1974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln514_reg_2136 <= icmp_ln514_fu_1799_p2;
        icmp_ln514_reg_2136_pp0_iter1_reg <= icmp_ln514_reg_2136;
        icmp_ln532_reg_2106 <= icmp_ln532_fu_1722_p2;
        select_ln532_4_reg_2111 <= select_ln532_4_fu_1754_p3;
        sub_ln532_6_reg_2116[11 : 1] <= sub_ln532_6_fu_1762_p2[11 : 1];
        sub_ln532_6_reg_2116_pp0_iter1_reg[11 : 1] <= sub_ln532_6_reg_2116[11 : 1];
        w48_V_load_reg_2150 <= w48_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln514_reg_2136_pp0_iter10_reg <= icmp_ln514_reg_2136_pp0_iter9_reg;
        icmp_ln514_reg_2136_pp0_iter11_reg <= icmp_ln514_reg_2136_pp0_iter10_reg;
        icmp_ln514_reg_2136_pp0_iter12_reg <= icmp_ln514_reg_2136_pp0_iter11_reg;
        icmp_ln514_reg_2136_pp0_iter13_reg <= icmp_ln514_reg_2136_pp0_iter12_reg;
        icmp_ln514_reg_2136_pp0_iter2_reg <= icmp_ln514_reg_2136_pp0_iter1_reg;
        icmp_ln514_reg_2136_pp0_iter3_reg <= icmp_ln514_reg_2136_pp0_iter2_reg;
        icmp_ln514_reg_2136_pp0_iter4_reg <= icmp_ln514_reg_2136_pp0_iter3_reg;
        icmp_ln514_reg_2136_pp0_iter5_reg <= icmp_ln514_reg_2136_pp0_iter4_reg;
        icmp_ln514_reg_2136_pp0_iter6_reg <= icmp_ln514_reg_2136_pp0_iter5_reg;
        icmp_ln514_reg_2136_pp0_iter7_reg <= icmp_ln514_reg_2136_pp0_iter6_reg;
        icmp_ln514_reg_2136_pp0_iter8_reg <= icmp_ln514_reg_2136_pp0_iter7_reg;
        icmp_ln514_reg_2136_pp0_iter9_reg <= icmp_ln514_reg_2136_pp0_iter8_reg;
        lshr_ln532_reg_2155 <= grp_fu_1825_p2;
        p_0_reg_2165 <= grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_1552_ap_return;
        sub_ln532_6_reg_2116_pp0_iter2_reg[11 : 1] <= sub_ln532_6_reg_2116_pp0_iter1_reg[11 : 1];
        sub_ln532_6_reg_2116_pp0_iter3_reg[11 : 1] <= sub_ln532_6_reg_2116_pp0_iter2_reg[11 : 1];
        sub_ln532_6_reg_2116_pp0_iter4_reg[11 : 1] <= sub_ln532_6_reg_2116_pp0_iter3_reg[11 : 1];
        sub_ln532_6_reg_2116_pp0_iter5_reg[11 : 1] <= sub_ln532_6_reg_2116_pp0_iter4_reg[11 : 1];
        sub_ln532_6_reg_2116_pp0_iter6_reg[11 : 1] <= sub_ln532_6_reg_2116_pp0_iter5_reg[11 : 1];
        trunc_ln532_reg_2160 <= trunc_ln532_fu_1845_p1;
        w48_V_load_reg_2150_pp0_iter2_reg <= w48_V_load_reg_2150;
        w48_V_load_reg_2150_pp0_iter3_reg <= w48_V_load_reg_2150_pp0_iter2_reg;
        w48_V_load_reg_2150_pp0_iter4_reg <= w48_V_load_reg_2150_pp0_iter3_reg;
        w48_V_load_reg_2150_pp0_iter5_reg <= w48_V_load_reg_2150_pp0_iter4_reg;
        w48_V_load_reg_2150_pp0_iter6_reg <= w48_V_load_reg_2150_pp0_iter5_reg;
        w48_V_load_reg_2150_pp0_iter7_reg <= w48_V_load_reg_2150_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_2126 <= ir_fu_1773_p2;
        select_ln544_reg_2131 <= select_ln544_fu_1791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_2178 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        sY_6 <= ap_phi_mux_storemerge_i_phi_fu_1545_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln241_fu_1974_p2 == 1'd0) & (icmp_ln237_fu_1934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        select_ln247_reg_2191 <= select_ln247_fu_1995_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln237_fu_1934_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        select_ln252_reg_2182 <= select_ln252_fu_1955_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_120_reg_2030 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_121_reg_2035 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_V_122_reg_2040 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_123_reg_2045 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_124_reg_2050 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_V_125_reg_2055 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_V_126_reg_2060 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_reg_2025 <= data_V_V_dout;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2019_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_2136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_in_index_phi_fu_227_p4 = select_ln544_reg_2131;
    end else begin
        ap_phi_mux_in_index_phi_fu_227_p4 = in_index_reg_223;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln514_reg_2136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 = ir_reg_2126;
    end else begin
        ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 = ir1_0_i_i_i41_reg_212;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_2187 == 1'd0) & (icmp_ln237_reg_2178 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        ap_phi_mux_storemerge_i_phi_fu_1545_p4 = select_ln247_reg_2191;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_1545_p4 = storemerge_i_reg_1541;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd0)) begin
        ap_phi_mux_tmp_V_127_phi_fu_1485_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_127_phi_fu_1485_p36 = tmp_V_15640_reg_234;
    end else begin
        ap_phi_mux_tmp_V_127_phi_fu_1485_p36 = ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd1)) begin
        ap_phi_mux_tmp_V_128_phi_fu_1424_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_128_phi_fu_1424_p36 = tmp_V_15738_reg_245;
    end else begin
        ap_phi_mux_tmp_V_128_phi_fu_1424_p36 = ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd2)) begin
        ap_phi_mux_tmp_V_129_phi_fu_1363_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_129_phi_fu_1363_p36 = tmp_V_15836_reg_256;
    end else begin
        ap_phi_mux_tmp_V_129_phi_fu_1363_p36 = ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd3)) begin
        ap_phi_mux_tmp_V_130_phi_fu_1302_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_130_phi_fu_1302_p36 = tmp_V_15934_reg_267;
    end else begin
        ap_phi_mux_tmp_V_130_phi_fu_1302_p36 = ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd4)) begin
        ap_phi_mux_tmp_V_131_phi_fu_1241_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_131_phi_fu_1241_p36 = tmp_V_16032_reg_278;
    end else begin
        ap_phi_mux_tmp_V_131_phi_fu_1241_p36 = ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd5)) begin
        ap_phi_mux_tmp_V_132_phi_fu_1180_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_132_phi_fu_1180_p36 = tmp_V_16130_reg_289;
    end else begin
        ap_phi_mux_tmp_V_132_phi_fu_1180_p36 = ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd6)) begin
        ap_phi_mux_tmp_V_133_phi_fu_1119_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_133_phi_fu_1119_p36 = tmp_V_16228_reg_300;
    end else begin
        ap_phi_mux_tmp_V_133_phi_fu_1119_p36 = ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd7)) begin
        ap_phi_mux_tmp_V_134_phi_fu_1058_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_134_phi_fu_1058_p36 = tmp_V_16326_reg_311;
    end else begin
        ap_phi_mux_tmp_V_134_phi_fu_1058_p36 = ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd8)) begin
        ap_phi_mux_tmp_V_135_phi_fu_997_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_135_phi_fu_997_p36 = tmp_V_16424_reg_322;
    end else begin
        ap_phi_mux_tmp_V_135_phi_fu_997_p36 = ap_phi_reg_pp0_iter14_tmp_V_135_reg_992;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd9)) begin
        ap_phi_mux_tmp_V_136_phi_fu_936_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_136_phi_fu_936_p36 = tmp_V_16522_reg_333;
    end else begin
        ap_phi_mux_tmp_V_136_phi_fu_936_p36 = ap_phi_reg_pp0_iter14_tmp_V_136_reg_931;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd10)) begin
        ap_phi_mux_tmp_V_137_phi_fu_875_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_137_phi_fu_875_p36 = tmp_V_16620_reg_344;
    end else begin
        ap_phi_mux_tmp_V_137_phi_fu_875_p36 = ap_phi_reg_pp0_iter14_tmp_V_137_reg_870;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd11)) begin
        ap_phi_mux_tmp_V_138_phi_fu_814_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_138_phi_fu_814_p36 = tmp_V_16718_reg_355;
    end else begin
        ap_phi_mux_tmp_V_138_phi_fu_814_p36 = ap_phi_reg_pp0_iter14_tmp_V_138_reg_809;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd12)) begin
        ap_phi_mux_tmp_V_139_phi_fu_753_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_139_phi_fu_753_p36 = tmp_V_16816_reg_366;
    end else begin
        ap_phi_mux_tmp_V_139_phi_fu_753_p36 = ap_phi_reg_pp0_iter14_tmp_V_139_reg_748;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd13)) begin
        ap_phi_mux_tmp_V_140_phi_fu_692_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_140_phi_fu_692_p36 = tmp_V_16914_reg_377;
    end else begin
        ap_phi_mux_tmp_V_140_phi_fu_692_p36 = ap_phi_reg_pp0_iter14_tmp_V_140_reg_687;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd14)) begin
        ap_phi_mux_tmp_V_141_phi_fu_631_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_141_phi_fu_631_p36 = tmp_V_17012_reg_388;
    end else begin
        ap_phi_mux_tmp_V_141_phi_fu_631_p36 = ap_phi_reg_pp0_iter14_tmp_V_141_reg_626;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd15)) begin
        ap_phi_mux_tmp_V_142_phi_fu_570_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd16) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_142_phi_fu_570_p36 = tmp_V_17110_reg_399;
    end else begin
        ap_phi_mux_tmp_V_142_phi_fu_570_p36 = ap_phi_reg_pp0_iter14_tmp_V_142_reg_565;
    end
end

always @ (*) begin
    if ((trunc_ln_fu_1855_p4 == 5'd16)) begin
        ap_phi_mux_tmp_V_143_phi_fu_509_p36 = acc_0_V_fu_1910_p2;
    end else if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd17) | (trunc_ln_fu_1855_p4 == 5'd18) | (trunc_ln_fu_1855_p4 == 5'd19) | (trunc_ln_fu_1855_p4 == 5'd20) | (trunc_ln_fu_1855_p4 == 5'd21) | (trunc_ln_fu_1855_p4 == 5'd22) | (trunc_ln_fu_1855_p4 == 5'd23) | (trunc_ln_fu_1855_p4 == 5'd24) | (trunc_ln_fu_1855_p4 == 5'd25) | (trunc_ln_fu_1855_p4 == 5'd26) | (trunc_ln_fu_1855_p4 == 5'd27) | (trunc_ln_fu_1855_p4 == 5'd28) | (trunc_ln_fu_1855_p4 == 5'd29) | (trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31))) begin
        ap_phi_mux_tmp_V_143_phi_fu_509_p36 = tmp_V_1728_reg_410;
    end else begin
        ap_phi_mux_tmp_V_143_phi_fu_509_p36 = ap_phi_reg_pp0_iter14_tmp_V_143_reg_504;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_1855_p4 == 5'd0) | (trunc_ln_fu_1855_p4 == 5'd1) | (trunc_ln_fu_1855_p4 == 5'd2) | (trunc_ln_fu_1855_p4 == 5'd3) | (trunc_ln_fu_1855_p4 == 5'd4) | (trunc_ln_fu_1855_p4 == 5'd5) | (trunc_ln_fu_1855_p4 == 5'd6) | (trunc_ln_fu_1855_p4 == 5'd7) | (trunc_ln_fu_1855_p4 == 5'd8) | (trunc_ln_fu_1855_p4 == 5'd9) | (trunc_ln_fu_1855_p4 == 5'd10) | (trunc_ln_fu_1855_p4 == 5'd11) | (trunc_ln_fu_1855_p4 == 5'd12) | (trunc_ln_fu_1855_p4 == 5'd13) | (trunc_ln_fu_1855_p4 == 5'd14) | (trunc_ln_fu_1855_p4 == 5'd15) | (trunc_ln_fu_1855_p4 == 5'd16))) begin
        ap_phi_mux_tmp_V_144_phi_fu_448_p36 = tmp_V_1736_reg_421;
    end else if (((trunc_ln_fu_1855_p4 == 5'd17) | ((trunc_ln_fu_1855_p4 == 5'd18) | ((trunc_ln_fu_1855_p4 == 5'd19) | ((trunc_ln_fu_1855_p4 == 5'd20) | ((trunc_ln_fu_1855_p4 == 5'd21) | ((trunc_ln_fu_1855_p4 == 5'd22) | ((trunc_ln_fu_1855_p4 == 5'd23) | ((trunc_ln_fu_1855_p4 == 5'd24) | ((trunc_ln_fu_1855_p4 == 5'd25) | ((trunc_ln_fu_1855_p4 == 5'd26) | ((trunc_ln_fu_1855_p4 == 5'd27) | ((trunc_ln_fu_1855_p4 == 5'd28) | ((trunc_ln_fu_1855_p4 == 5'd29) | ((trunc_ln_fu_1855_p4 == 5'd30) | (trunc_ln_fu_1855_p4 == 5'd31)))))))))))))))) begin
        ap_phi_mux_tmp_V_144_phi_fu_448_p36 = acc_0_V_fu_1910_p2;
    end else begin
        ap_phi_mux_tmp_V_144_phi_fu_448_p36 = ap_phi_reg_pp0_iter14_tmp_V_144_reg_443;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2019_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start = 1'b1;
    end else begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | ((1'd1 == and_ln215_4_reg_2097) & (1'b1 == ap_CS_fsm_state43)))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (1'd1 == and_ln215_4_reg_2097) & (1'b1 == ap_CS_fsm_state43))) begin
        res_V_V_din = tmp_V_144_reg_443;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        res_V_V_din = tmp_V_143_reg_504;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        res_V_V_din = tmp_V_142_reg_565;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_din = tmp_V_141_reg_626;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        res_V_V_din = tmp_V_140_reg_687;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        res_V_V_din = tmp_V_139_reg_748;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        res_V_V_din = tmp_V_138_reg_809;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        res_V_V_din = tmp_V_137_reg_870;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        res_V_V_din = tmp_V_136_reg_931;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        res_V_V_din = tmp_V_135_reg_992;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        res_V_V_din = tmp_V_134_reg_1053;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        res_V_V_din = tmp_V_133_reg_1114;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        res_V_V_din = tmp_V_132_reg_1175;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        res_V_V_din = tmp_V_131_reg_1236;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        res_V_V_din = tmp_V_130_reg_1297;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        res_V_V_din = tmp_V_129_reg_1358;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        res_V_V_din = tmp_V_128_reg_1419;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        res_V_V_din = tmp_V_127_reg_1480;
    end else begin
        res_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (1'd1 == and_ln215_4_reg_2097) & (1'b1 == ap_CS_fsm_state43)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state37)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state36)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state29)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w48_V_ce0 = 1'b1;
    end else begin
        w48_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln215_4_fu_1692_p2) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((icmp_ln206_fu_2019_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1910_p2 = ($signed(sext_ln703_fu_1907_p1) + $signed(tmp_2_fu_1865_p20));

assign add_ln245_fu_1979_p2 = (pY_6_load_reg_2085 + 32'd1);

assign add_ln247_fu_1990_p2 = (sY_6_load_reg_2075 + 32'd1);

assign add_ln250_fu_1939_p2 = (pX_6_load_reg_2091 + 32'd1);

assign add_ln252_fu_1950_p2 = (sX_6_load_reg_2065 + 32'd1);

assign add_ln521_fu_1849_p2 = (23'd3641 + phi_mul_reg_432);

assign add_ln544_fu_1779_p2 = (ap_phi_mux_in_index_phi_fu_227_p4 + 11'd1);

assign and_ln215_3_fu_1686_p2 = (icmp_ln215_6_fu_1674_p2 & icmp_ln215_5_fu_1654_p2);

assign and_ln215_4_fu_1692_p2 = (and_ln215_fu_1680_p2 & and_ln215_3_fu_1686_p2);

assign and_ln215_fu_1680_p2 = (icmp_ln215_fu_1624_p2 & icmp_ln215_4_fu_1634_p2);

assign and_ln532_fu_1840_p2 = (lshr_ln532_reg_2155 & lshr_ln532_2_fu_1834_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state43 = ((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097));
end

always @ (*) begin
    ap_condition_464 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (1'b1 == ap_CS_fsm_state43));
end

always @ (*) begin
    ap_condition_473 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_4_reg_2097)) & (icmp_ln237_fu_1934_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter14_tmp_V_127_reg_1480 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_128_reg_1419 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_129_reg_1358 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_130_reg_1297 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_131_reg_1236 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_132_reg_1175 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_133_reg_1114 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_134_reg_1053 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_135_reg_992 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_136_reg_931 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_137_reg_870 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_138_reg_809 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_139_reg_748 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_140_reg_687 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_141_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_142_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_143_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter14_tmp_V_144_reg_443 = 'bx;

assign call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config48_s_fu_1558_data_V_read = {{{{{{{{tmp_V_126_reg_2060}, {tmp_V_125_reg_2055}}, {tmp_V_124_reg_2050}}, {tmp_V_123_reg_2045}}, {tmp_V_122_reg_2040}}, {tmp_V_121_reg_2035}}, {tmp_V_120_reg_2030}}, {tmp_V_reg_2025}};

assign empty_198_fu_1704_p1 = ap_phi_mux_in_index_phi_fu_227_p4[6:0];

assign empty_199_fu_1716_p2 = (tmp_s_fu_1708_p3 | 12'd31);

assign grp_fu_1825_p0 = ((icmp_ln532_reg_2106[0:0] === 1'b1) ? tmp_7_fu_1805_p4 : layer_in_V_17);

assign grp_fu_1825_p1 = select_ln532_4_reg_2111;

assign i_fu_1698_p2 = (i_0_i42_reg_200 + 7'd1);

assign icmp_ln206_fu_2019_p2 = ((i_0_i42_reg_200 == 7'd99) ? 1'b1 : 1'b0);

assign icmp_ln215_4_fu_1634_p2 = ((sY_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_5_fu_1654_p2 = (($signed(tmp_5_fu_1644_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_6_fu_1674_p2 = (($signed(tmp_6_fu_1664_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_1624_p2 = ((sX_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_1934_p2 = ((pX_6_load_reg_2091 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_1974_p2 = ((pY_6_load_reg_2085 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln514_fu_1799_p2 = ((ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4 == 11'd1295) ? 1'b1 : 1'b0);

assign icmp_ln532_fu_1722_p2 = ((tmp_s_fu_1708_p3 > empty_199_fu_1716_p2) ? 1'b1 : 1'b0);

assign icmp_ln544_fu_1785_p2 = ((add_ln544_fu_1779_p2 < 11'd72) ? 1'b1 : 1'b0);

assign ir_fu_1773_p2 = (11'd1 + ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4);

assign lshr_ln532_2_fu_1834_p2 = 2304'd3742053650892133432367999773538322459225928823527575869347258443714776254479140165467924450143929014376701328043796892084250680644651644268919891406030558009514559848402392186697349032657288467726728117428485865736692545611669179323917560467904459270003565249200768855069969069462910188335948939853235385655600614050799627402904169955617680686939217306230732743306013312855692685442723231659949822010462888578091073832552856131420378840703853686445535243055462767679945780563431553986820134725467051353840270015201262955847832589866641019681571016376279703475133297517542073557917754709550486937454822846451632280550418910946262563991699255138480187856382366661603621981981643212128456085078015 >> zext_ln532_4_fu_1831_p1;

assign select_ln247_fu_1995_p3 = ((icmp_ln215_4_reg_2080[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_1990_p2);

assign select_ln252_fu_1955_p3 = ((icmp_ln215_reg_2070[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_1950_p2);

assign select_ln532_4_fu_1754_p3 = ((icmp_ln532_fu_1722_p2[0:0] === 1'b1) ? sub_ln532_4_fu_1734_p2 : tmp_s_fu_1708_p3);

assign select_ln532_fu_1746_p3 = ((icmp_ln532_fu_1722_p2[0:0] === 1'b1) ? sub_ln532_fu_1728_p2 : sub_ln532_5_fu_1740_p2);

assign select_ln544_fu_1791_p3 = ((icmp_ln544_fu_1785_p2[0:0] === 1'b1) ? add_ln544_fu_1779_p2 : 11'd0);

assign sext_ln703_fu_1907_p1 = $signed(p_0_reg_2165);

assign sub_ln532_4_fu_1734_p2 = ($signed(12'd2303) - $signed(tmp_s_fu_1708_p3));

assign sub_ln532_5_fu_1740_p2 = (empty_199_fu_1716_p2 - tmp_s_fu_1708_p3);

assign sub_ln532_6_fu_1762_p2 = ($signed(12'd2303) - $signed(select_ln532_fu_1746_p3));

assign sub_ln532_fu_1728_p2 = (tmp_s_fu_1708_p3 - empty_199_fu_1716_p2);

assign tmp_2_fu_1865_p19 = {{phi_mul_reg_432[22:18]}};

assign tmp_5_fu_1644_p4 = {{pY_6[31:1]}};

assign tmp_6_fu_1664_p4 = {{pX_6[31:1]}};

integer ap_tvar_int_0;

always @ (layer_in_V_17) begin
    for (ap_tvar_int_0 = 2304 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 2303 - 0) begin
            tmp_7_fu_1805_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_7_fu_1805_p4[ap_tvar_int_0] = layer_in_V_17[2303 - ap_tvar_int_0];
        end
    end
end

assign tmp_s_fu_1708_p3 = {{empty_198_fu_1704_p1}, {5'd0}};

assign trunc_ln532_fu_1845_p1 = and_ln532_fu_1840_p2[31:0];

assign trunc_ln_fu_1855_p4 = {{phi_mul_reg_432[22:18]}};

assign w48_V_address0 = zext_ln532_fu_1768_p1;

assign zext_ln532_4_fu_1831_p1 = sub_ln532_6_reg_2116_pp0_iter6_reg;

assign zext_ln532_fu_1768_p1 = ap_phi_mux_ir1_0_i_i_i41_phi_fu_216_p4;

always @ (posedge ap_clk) begin
    sub_ln532_6_reg_2116[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter1_reg[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter2_reg[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter3_reg[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter4_reg[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter5_reg[0] <= 1'b0;
    sub_ln532_6_reg_2116_pp0_iter6_reg[0] <= 1'b0;
end

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s
