<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p513" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_513{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_513{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_513{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_513{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_513{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t6_513{left:526px;bottom:1038px;letter-spacing:0.14px;}
#t7_513{left:549px;bottom:1038px;letter-spacing:0.11px;word-spacing:-1.01px;}
#t8_513{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t9_513{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.98px;}
#ta_513{left:96px;bottom:974px;letter-spacing:0.11px;word-spacing:-0.5px;}
#tb_513{left:96px;bottom:953px;letter-spacing:0.12px;}
#tc_513{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.46px;}
#td_513{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_513{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tf_513{left:96px;bottom:853px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tg_513{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.47px;}
#th_513{left:96px;bottom:797px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ti_513{left:96px;bottom:762px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tj_513{left:96px;bottom:740px;letter-spacing:0.15px;word-spacing:-0.98px;}
#tk_513{left:534px;bottom:740px;letter-spacing:0.12px;word-spacing:-0.93px;}
#tl_513{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tm_513{left:96px;bottom:683px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tn_513{left:369px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_513{left:96px;bottom:660px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tp_513{left:96px;bottom:624px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tq_513{left:371px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tr_513{left:96px;bottom:602px;letter-spacing:0.11px;word-spacing:-0.49px;}
#ts_513{left:96px;bottom:565px;letter-spacing:-0.1px;word-spacing:-0.14px;}
#tt_513{left:429px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tu_513{left:96px;bottom:543px;letter-spacing:0.13px;word-spacing:-0.72px;}
#tv_513{left:96px;bottom:522px;letter-spacing:0.13px;word-spacing:-0.19px;}
#tw_513{left:96px;bottom:485px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_513{left:403px;bottom:485px;letter-spacing:0.12px;word-spacing:-0.56px;}
#ty_513{left:96px;bottom:463px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tz_513{left:96px;bottom:442px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t10_513{left:96px;bottom:411px;}
#t11_513{left:124px;bottom:411px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t12_513{left:96px;bottom:384px;}
#t13_513{left:124px;bottom:384px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t14_513{left:96px;bottom:349px;letter-spacing:0.13px;word-spacing:-0.77px;}
#t15_513{left:96px;bottom:327px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t16_513{left:96px;bottom:306px;letter-spacing:0.13px;word-spacing:-0.36px;}
#t17_513{left:96px;bottom:265px;letter-spacing:0.11px;}
#t18_513{left:147px;bottom:265px;letter-spacing:0.16px;word-spacing:0.05px;}
#t19_513{left:96px;bottom:230px;letter-spacing:0.14px;word-spacing:-0.55px;}
#t1a_513{left:335px;bottom:230px;}
#t1b_513{left:344px;bottom:230px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t1c_513{left:96px;bottom:208px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t1d_513{left:96px;bottom:187px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1e_513{left:96px;bottom:165px;letter-spacing:-0.02px;word-spacing:-0.31px;}
#t1f_513{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_513{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_513{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_513{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_513{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_513{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_513{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_513{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_513{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_513{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts513" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg513Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg513" style="-webkit-user-select: none;"><object width="935" height="1210" data="513/513.svg" type="image/svg+xml" id="pdf513" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_513" class="t s1_513">System Resources </span><span id="t2_513" class="t s2_513">58 </span>
<span id="t3_513" class="t s3_513">24593—Rev. 3.41—June 2023 </span><span id="t4_513" class="t s3_513">AMD64 Technology </span>
<span id="t5_513" class="t s4_513">instructions remove the target PTE from the TLB as well as </span><span id="t6_513" class="t s5_513">all </span><span id="t7_513" class="t s4_513">upper-level table entries that are cached </span>
<span id="t8_513" class="t s4_513">in the TLB, whether or not they are associated with the target PTE. When this bit is set, these </span>
<span id="t9_513" class="t s4_513">instructions will remove the target PTE and only those upper-level entries that lead to the target PTE in </span>
<span id="ta_513" class="t s4_513">the page table hierarchy, leaving unrelated upper-level entries intact. This may provide a performance </span>
<span id="tb_513" class="t s4_513">benefit. </span>
<span id="tc_513" class="t s4_513">Page table management software must be written in a way that takes this behavior into account. </span>
<span id="td_513" class="t s4_513">Software that was written for a processor that does not cache upper-level table entries may result in </span>
<span id="te_513" class="t s4_513">stale entries being incorrectly used for translations when TCE is enabled. Software that is compatible </span>
<span id="tf_513" class="t s4_513">with TCE mode will operate in either mode. </span>
<span id="tg_513" class="t s4_513">For software using INVLPGB to broadcast TLB invalidations, the invalidations are controlled by the </span>
<span id="th_513" class="t s4_513">EFER.TCE value on the processor executing the INVLPGB instruction. </span>
<span id="ti_513" class="t s4_513">Before setting TCE, system software should verify that this feature is supported by examining the </span>
<span id="tj_513" class="t s4_513">feature flag CPUID Fn8000_0001_ECX[TCE]. See Section </span><span id="tk_513" class="t s4_513">3.3 “Processor Feature Identification,” on </span>
<span id="tl_513" class="t s4_513">page 71 for information on using the CPUID instruction. </span>
<span id="tm_513" class="t s6_513">Mcommit Enable (MCOMMIT) Bit. </span><span id="tn_513" class="t s4_513">Bit 17, read/write. Setting this bit to 1 enables the MCOMMIT </span>
<span id="to_513" class="t s4_513">instruction. When clear, attempting to execute MCOMMIT causes a #UD exception. </span>
<span id="tp_513" class="t s6_513">Interruptible Wbinvd (INTWB) Bit. </span><span id="tq_513" class="t s4_513">Bit 18. Setting this bit to 1 allows the WBINVD and </span>
<span id="tr_513" class="t s4_513">WBNOINVD instructions to be interruptible. See WBINVD and WBNOINVD in Volume 3. </span>
<span id="ts_513" class="t s6_513">Upper Address Ignore Enable (UAIE) Bit. </span><span id="tt_513" class="t s4_513">Bit 20. Setting this bit to 1 excludes bits 63:57 of an </span>
<span id="tu_513" class="t s4_513">address from the canonical check for some memory references. Section 5.10 “Upper Address Ignore,” </span>
<span id="tv_513" class="t s4_513">on page 168. </span>
<span id="tw_513" class="t s6_513">Automatic IBRS Enable (AIBRSE) Bit. </span><span id="tx_513" class="t s4_513">Bit 21, read/write. Setting this bit to 1 enables Automatic </span>
<span id="ty_513" class="t s4_513">IBRS (Indirect Branch Restricted Speculation). When Automatic IBRS is enabled, the following </span>
<span id="tz_513" class="t s4_513">processes have IBRS protection even when SPEC_CTRL[IBRS] is not set: </span>
<span id="t10_513" class="t s7_513">• </span><span id="t11_513" class="t s4_513">Processes running at CPL=0 </span>
<span id="t12_513" class="t s7_513">• </span><span id="t13_513" class="t s4_513">Processes running as host when Secure Nested Paging (SEV-SNP) is enabled </span>
<span id="t14_513" class="t s4_513">When Automatic IBRS is enabled, the internal return address stack used for return address predictions </span>
<span id="t15_513" class="t s4_513">is cleared on VMEXIT. More information about IBRS protection can be found in Section 3.2.9 </span>
<span id="t16_513" class="t s4_513">“Speculation Control MSRs,” on page 66. </span>
<span id="t17_513" class="t s8_513">3.1.8 </span><span id="t18_513" class="t s8_513">Extended Control Registers (XCRn) </span>
<span id="t19_513" class="t s4_513">Extended control registers (XCR</span><span id="t1a_513" class="t s5_513">n</span><span id="t1b_513" class="t s4_513">) form a new register space that is available for managing processor </span>
<span id="t1c_513" class="t s4_513">architectural features and capabilities. Currently only XCR0 is defined. All other XCR registers are </span>
<span id="t1d_513" class="t s4_513">reserved. For more details on the Extended Control Registers, see “Extended Control Registers” in </span>
<span id="t1e_513" class="t s4_513">Volume 4, Chapter 1. </span>
<span id="t1f_513" class="t s9_513">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
