{"vcs1":{"timestamp_begin":1759391802.525922638, "rt":1.13, "ut":0.36, "st":0.15}}
{"vcselab":{"timestamp_begin":1759391803.714847653, "rt":0.53, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759391804.295829037, "rt":0.23, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759391802.230631333}
{"VCS_COMP_START_TIME": 1759391802.230631333}
{"VCS_COMP_END_TIME": 1759391805.968216997}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 371396}}
{"vcselab": {"peak_mem": 229968}}
