{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 12:30:25 2021 " "Info: Processing started: Thu Nov 04 12:30:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix8x8Rotate -c matrix8x8Rotate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off matrix8x8Rotate -c matrix8x8Rotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix8x8Rotate.v(17) " "Warning (10268): Verilog HDL information at matrix8x8Rotate.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix8x8Rotate.v(30) " "Warning (10268): Verilog HDL information at matrix8x8Rotate.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mode mode matrix8x8Rotate.v(12) " "Info (10281): Verilog HDL Declaration information at matrix8x8Rotate.v(12): object \"Mode\" differs only in case from object \"mode\" in the same scope" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix8x8Rotate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file matrix8x8Rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix8x8Rotate " "Info: Found entity 1: matrix8x8Rotate" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix8x8Rotate " "Info: Elaborating entity \"matrix8x8Rotate\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i matrix8x8Rotate.v(7) " "Warning (10036): Verilog HDL or VHDL warning at matrix8x8Rotate.v(7): object \"i\" assigned a value but never read" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 matrix8x8Rotate.v(22) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(22): truncated value with size 32 to match size of target (26)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(167) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(167): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(168) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(168): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(169) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(169): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(170) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(170): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(171) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(171): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(172) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(172): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(173) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(173): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 matrix8x8Rotate.v(174) " "Warning (10230): Verilog HDL assignment warning at matrix8x8Rotate.v(174): truncated value with size 30 to match size of target (8)" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[0\] VCC " "Warning (13410): Pin \"segout\[0\]\" is stuck at VCC" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[7\] VCC " "Warning (13410): Pin \"segout\[7\]\" is stuck at VCC" {  } { { "matrix8x8Rotate.v" "" { Text "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~150 " "Info: Register \"mode~150\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~151 " "Info: Register \"mode~151\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mode~153 " "Info: Register \"mode~153\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~244 " "Info: Register \"Mode~244\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Mode~246 " "Info: Register \"Mode~246\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Info: Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Info: Implemented 121 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.map.smsg " "Info: Generated suppressed messages file D:/shapaOuO/matrix8x8Rotate/matrix8x8Rotate.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 12:30:26 2021 " "Info: Processing ended: Thu Nov 04 12:30:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
