$date
	Thu Oct 26 10:18:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! q [0:3] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module out $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [0:3] $end
$scope module stg1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 % t $end
$var reg 1 & q $end
$upscope $end
$scope module stg2 $end
$var wire 1 ' clk $end
$var wire 1 # reset $end
$var wire 1 ( t $end
$var reg 1 ) q $end
$upscope $end
$scope module stg3 $end
$var wire 1 * clk $end
$var wire 1 # reset $end
$var wire 1 + t $end
$var reg 1 , q $end
$upscope $end
$scope module stg4 $end
$var wire 1 - clk $end
$var wire 1 # reset $end
$var wire 1 . t $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
1.
x-
x,
1+
x*
x)
1(
x'
x&
1%
bx $
1#
1"
bx !
$end
#10
0/
0-
0,
0*
0)
0'
b0 !
b0 $
0&
0"
#20
1"
0#
#30
1'
b1 !
b1 $
1&
0"
#40
1"
#50
1*
1)
0'
b10 !
b10 $
0&
0"
#60
1"
#70
1'
b11 !
b11 $
1&
0"
#80
1"
#90
1-
1,
0*
0)
0'
b100 !
b100 $
0&
0"
#100
1"
#110
1'
b101 !
b101 $
1&
0"
#120
1"
#130
1*
1)
0'
b110 !
b110 $
0&
0"
#140
1"
#150
1'
b111 !
b111 $
1&
0"
#160
1"
#170
1/
0-
0,
0*
0)
0'
b1000 !
b1000 $
0&
0"
#180
1"
#190
1'
b1001 !
b1001 $
1&
0"
#200
1"
#210
1*
1)
0'
b1010 !
b1010 $
0&
0"
#220
1"
#230
1'
b1011 !
b1011 $
1&
0"
#240
1"
#250
1-
1,
0*
0)
0'
b1100 !
b1100 $
0&
0"
#260
1"
#270
1'
b1101 !
b1101 $
1&
0"
#280
1"
#290
1*
1)
0'
b1110 !
b1110 $
0&
0"
#300
1"
#310
1'
b1111 !
b1111 $
1&
0"
#320
1"
#330
0/
0-
0,
0*
0)
0'
b0 !
b0 $
0&
0"
#340
1"
#350
1'
b1 !
b1 $
1&
0"
#360
1"
#370
1*
1)
0'
b10 !
b10 $
0&
0"
