$date
  Wed Jun  1 22:46:34 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module uc $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 16 # instruction[15:0] $end
$var reg 8 $ data_in_pc[7:0] $end
$var reg 8 % data_out_pc[7:0] $end
$var reg 1 & pc_att $end
$var reg 1 ' rom_read $end
$var reg 2 ( estado[1:0] $end
$var reg 1 ) reg_wr $end
$var reg 2 * ula_op[1:0] $end
$var reg 1 + ulasrcb $end
$var reg 3 , sel_rega[2:0] $end
$var reg 3 - sel_regb[2:0] $end
$var reg 3 . sel_reg_wr[2:0] $end
$var reg 1 / jump_en $end
$var reg 1 0 branch_en $end
$var reg 1 1 reg_wr_cc $end
$var reg 4 2 opcode[3:0] $end
$var reg 3 3 func[2:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
bUUUUUUUUUUUUUUUU #
bUUUUUUUU $
bUUUUUUUU %
0&
0'
bUU (
1)
b00 *
1+
bUUU ,
bUUU -
bUUU .
0/
00
01
bUUUU 2
b000 3
