{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 15:20:35 2007 " "Info: Processing started: Fri Aug 17 15:20:35 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "BCLK to AK5394A " "Warning: Clock Setting \"BCLK to AK5394A\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "LRCLK to AD5394A " "Warning: Clock Setting \"LRCLK to AD5394A\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CBCLK to TLV320 " "Warning: Clock Setting \"CBCLK to TLV320\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLRCLK to TLV320 " "Warning: Clock Setting \"CLRCLK to TLV320\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "FX2 Clock " "Warning: Clock Setting \"FX2 Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "48MHz clock " "Warning: Clock Setting \"48MHz clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLK_12MHZ " "Warning: Clock Setting \"CLK_12MHZ\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "PCLK_12MHZ " "Warning: Clock Setting \"PCLK_12MHZ\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register counter\[0\] register counter\[24\] 16.679 ns " "Info: Slack time is 16.679 ns for clock \"IFCLK\" between source register \"counter\[0\]\" and destination register \"counter\[24\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "240.73 MHz 4.154 ns " "Info: Fmax is 240.73 MHz (period= 4.154 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "20.568 ns + Largest register register " "Info: + Largest register to register requirement is 20.568 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.851 ns counter\[24\] 3 REG LCFF_X1_Y17_N23 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.852 ns counter\[0\] 3 REG LCFF_X1_Y18_N7 3 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.889 ns - Longest register register " "Info: - Longest register to register delay is 3.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X1_Y18_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.621 ns) 1.086 ns counter\[1\]~122 2 COMB LCCOMB_X1_Y18_N8 2 " "Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 2; COMB Node = 'counter\[1\]~122'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { counter[0] counter[1]~122 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.172 ns counter\[2\]~123 3 COMB LCCOMB_X1_Y18_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.172 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 2; COMB Node = 'counter\[2\]~123'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[1]~122 counter[2]~123 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.258 ns counter\[3\]~124 4 COMB LCCOMB_X1_Y18_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.258 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 2; COMB Node = 'counter\[3\]~124'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[2]~123 counter[3]~124 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.448 ns counter\[4\]~125 5 COMB LCCOMB_X1_Y18_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 1.448 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 2; COMB Node = 'counter\[4\]~125'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { counter[3]~124 counter[4]~125 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.534 ns counter\[5\]~126 6 COMB LCCOMB_X1_Y18_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'counter\[5\]~126'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[4]~125 counter[5]~126 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.620 ns counter\[6\]~127 7 COMB LCCOMB_X1_Y18_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'counter\[6\]~127'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[5]~126 counter[6]~127 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.706 ns counter\[7\]~128 8 COMB LCCOMB_X1_Y18_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'counter\[7\]~128'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[6]~127 counter[7]~128 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.792 ns counter\[8\]~129 9 COMB LCCOMB_X1_Y18_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.792 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 2; COMB Node = 'counter\[8\]~129'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[7]~128 counter[8]~129 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.878 ns counter\[9\]~130 10 COMB LCCOMB_X1_Y18_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.878 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; COMB Node = 'counter\[9\]~130'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[8]~129 counter[9]~130 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.964 ns counter\[10\]~131 11 COMB LCCOMB_X1_Y18_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.964 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'counter\[10\]~131'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[9]~130 counter[10]~131 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.050 ns counter\[11\]~132 12 COMB LCCOMB_X1_Y18_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.050 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'counter\[11\]~132'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[10]~131 counter[11]~132 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.225 ns counter\[12\]~133 13 COMB LCCOMB_X1_Y18_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.225 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'counter\[12\]~133'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { counter[11]~132 counter[12]~133 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.311 ns counter\[13\]~134 14 COMB LCCOMB_X1_Y17_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.311 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 2; COMB Node = 'counter\[13\]~134'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[12]~133 counter[13]~134 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.397 ns counter\[14\]~135 15 COMB LCCOMB_X1_Y17_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.397 ns; Loc. = LCCOMB_X1_Y17_N2; Fanout = 2; COMB Node = 'counter\[14\]~135'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[13]~134 counter[14]~135 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.483 ns counter\[15\]~136 16 COMB LCCOMB_X1_Y17_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.483 ns; Loc. = LCCOMB_X1_Y17_N4; Fanout = 2; COMB Node = 'counter\[15\]~136'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[14]~135 counter[15]~136 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.569 ns counter\[16\]~137 17 COMB LCCOMB_X1_Y17_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.569 ns; Loc. = LCCOMB_X1_Y17_N6; Fanout = 2; COMB Node = 'counter\[16\]~137'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[15]~136 counter[16]~137 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.655 ns counter\[17\]~138 18 COMB LCCOMB_X1_Y17_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.655 ns; Loc. = LCCOMB_X1_Y17_N8; Fanout = 2; COMB Node = 'counter\[17\]~138'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[16]~137 counter[17]~138 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.741 ns counter\[18\]~139 19 COMB LCCOMB_X1_Y17_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.741 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'counter\[18\]~139'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[17]~138 counter[18]~139 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.827 ns counter\[19\]~140 20 COMB LCCOMB_X1_Y17_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.827 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 2; COMB Node = 'counter\[19\]~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[18]~139 counter[19]~140 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.017 ns counter\[20\]~141 21 COMB LCCOMB_X1_Y17_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.017 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 2; COMB Node = 'counter\[20\]~141'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { counter[19]~140 counter[20]~141 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.103 ns counter\[21\]~142 22 COMB LCCOMB_X1_Y17_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.103 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'counter\[21\]~142'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[20]~141 counter[21]~142 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.189 ns counter\[22\]~143 23 COMB LCCOMB_X1_Y17_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.189 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'counter\[22\]~143'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[21]~142 counter[22]~143 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.275 ns counter\[23\]~144 24 COMB LCCOMB_X1_Y17_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.275 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 1; COMB Node = 'counter\[23\]~144'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter[22]~143 counter[23]~144 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.781 ns counter\[24\]~98 25 COMB LCCOMB_X1_Y17_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 3.781 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'counter\[24\]~98'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter[23]~144 counter[24]~98 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.889 ns counter\[24\] 26 REG LCFF_X1_Y17_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 3.889 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter[24]~98 counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.424 ns ( 88.04 % ) " "Info: Total cell delay = 3.424 ns ( 88.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 11.96 % ) " "Info: Total interconnect delay = 0.465 ns ( 11.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.889 ns" { counter[0] counter[1]~122 counter[2]~123 counter[3]~124 counter[4]~125 counter[5]~126 counter[6]~127 counter[7]~128 counter[8]~129 counter[9]~130 counter[10]~131 counter[11]~132 counter[12]~133 counter[13]~134 counter[14]~135 counter[15]~136 counter[16]~137 counter[17]~138 counter[18]~139 counter[19]~140 counter[20]~141 counter[21]~142 counter[22]~143 counter[23]~144 counter[24]~98 counter[24] } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register counter\[0\] register counter\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"counter\[0\]\" and destination register \"counter\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X1_Y18_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter\[0\]~146 2 COMB LCCOMB_X1_Y18_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y18_N6; Fanout = 1; COMB Node = 'counter\[0\]~146'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter[0] counter[0]~146 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter\[0\] 3 REG LCFF_X1_Y18_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter[0]~146 counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter[0] counter[0]~146 counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter[0] counter[0]~146 counter[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.852 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.852 ns counter\[0\] 3 REG LCFF_X1_Y18_N7 3 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.852 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 2.852 ns counter\[0\] 3 REG LCFF_X1_Y18_N7 3 " "Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter[0] counter[0]~146 counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter[0] counter[0]~146 counter[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { IFCLK IFCLK~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[0] } { 0.000ns 0.000ns 0.136ns 0.920ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED0 counter\[24\] 7.361 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED0\" through register \"counter\[24\]\" is 7.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.851 ns counter\[24\] 3 REG LCFF_X1_Y17_N23 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.206 ns + Longest register pin " "Info: + Longest register to pin delay is 4.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[24\] 1 REG LCFF_X1_Y17_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y17_N23; Fanout = 2; REG Node = 'counter\[24\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(3.126 ns) 4.206 ns LED0 2 PIN PIN_4 0 " "Info: 2: + IC(1.080 ns) + CELL(3.126 ns) = 4.206 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 74.32 % ) " "Info: Total cell delay = 3.126 ns ( 74.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 25.68 % ) " "Info: Total interconnect delay = 1.080 ns ( 25.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { counter[24] LED0 } { 0.000ns 1.080ns } { 0.000ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { IFCLK IFCLK~clkctrl counter[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { IFCLK IFCLK~combout IFCLK~clkctrl counter[24] } { 0.000ns 0.000ns 0.136ns 0.919ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { counter[24] LED0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { counter[24] LED0 } { 0.000ns 1.080ns } { 0.000ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B2 A24 11.728 ns Longest " "Info: Longest tpd from source pin \"B2\" to destination pin \"A24\" is 11.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns B2 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'B2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.628 ns) + CELL(3.096 ns) 11.728 ns A24 2 PIN PIN_110 0 " "Info: 2: + IC(7.628 ns) + CELL(3.096 ns) = 11.728 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'A24'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.724 ns" { B2 A24 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "C:/HPSDR/trunk/vu3rdd/usb_blaster_fpga/usb_blaster.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 34.96 % ) " "Info: Total cell delay = 4.100 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.628 ns ( 65.04 % ) " "Info: Total interconnect delay = 7.628 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.728 ns" { B2 A24 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.728 ns" { B2 B2~combout A24 } { 0.000ns 0.000ns 7.628ns } { 0.000ns 1.004ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Allocated 107 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 15:20:36 2007 " "Info: Processing ended: Fri Aug 17 15:20:36 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
