read -sv run_verilog_mid/adder_32b_10_92_294702f43aaa7aa25225c1a61f643f58.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_294702f43aaa7aa25225c1a61f643f58_yosys.v
