0.6
2019.1
May 24 2019
15:06:07
C:/Users/prisc/TallerDD/laboratorio1-grupo-6/ejercicio2/multiplexor.sim/sim_1/synth/timing/xsim/tb_wrapper_time_synth.v,1709449243,verilog,,,,glbl,,,,,,,,
C:/Users/prisc/TallerDD/laboratorio1-grupo-6/ejercicio2/multiplexor.srcs/sim_1/new/multiplexor_tb.sv,1709449127,systemVerilog,,,,tb_multiplexor;tb_wrapper,,,,,,,,
C:/Users/prisc/TallerDD/laboratorio1-grupo-6/ejercicio2/multiplexor.srcs/sources_1/new/multiplexor.sv,1709443462,systemVerilog,,C:/Users/prisc/TallerDD/laboratorio1-grupo-6/ejercicio2/multiplexor.srcs/sim_1/new/multiplexor_tb.sv,,multiplexor,,,,,,,,
