Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: H:/SoftWare/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8313311abd1b44f6ac79da135f89ef47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/CPU_Pipeline.v" Line 1. Module CPU_Pipeline doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/PC_Controller.v" Line 1. Module PC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Control.v" Line 1. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Register_File.v" Line 2. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/ALU_Control.v" Line 2. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Peripheral.v" Line 1. Module Peripheral doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Forward.v" Line 1. Module Forward doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/code/Hazard.v" Line 1. Module Hazard doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_Controller
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Peripheral
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.CPU_Pipeline
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
