
---------- Begin Simulation Statistics ----------
final_tick                               2542180561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225423                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.62                       # Real time elapsed on the host
host_tick_rate                              653725147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196813                       # Number of instructions simulated
sim_ops                                       4196813                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012171                       # Number of seconds simulated
sim_ticks                                 12170716500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.797244                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  381157                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2685                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115936                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            872150                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              43584                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          282589                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239005                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1077623                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71701                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32560                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196813                       # Number of instructions committed
system.cpu.committedOps                       4196813                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.796726                       # CPI: cycles per instruction
system.cpu.discardedOps                        297402                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621069                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1478399                       # DTB hits
system.cpu.dtb.data_misses                       8626                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419043                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874307                       # DTB read hits
system.cpu.dtb.read_misses                       7692                       # DTB read misses
system.cpu.dtb.write_accesses                  202026                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604092                       # DTB write hits
system.cpu.dtb.write_misses                       934                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18159                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3659829                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1156749                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687849                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17081268                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172511                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1010052                       # ITB accesses
system.cpu.itb.fetch_acv                          723                       # ITB acv
system.cpu.itb.fetch_hits                     1002391                       # ITB hits
system.cpu.itb.fetch_misses                      7661                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11231352500     92.25%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9240000      0.08%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19656500      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914453000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12174702000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8163924500     67.06%     67.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4010777500     32.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24327775                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541963     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839500     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592662     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196813                       # Class of committed instruction
system.cpu.quiesceCycles                        13658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7246507                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22861455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22861455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22861455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22861455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117238.230769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117238.230769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117238.230769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117238.230769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13099488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13099488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13099488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13099488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67176.861538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67176.861538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67176.861538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67176.861538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22511958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22511958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117249.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117249.781250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12899991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12899991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67187.453125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67187.453125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267487                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539694005000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267487                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204218                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204218                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131006                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34904                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89000                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34539                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28983                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89590                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41310                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11425728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11425728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18158457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160298                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002739                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052261                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159859     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160298                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837204536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378193250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475048750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10228160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470779843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369611107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840390950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470779843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470779843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183543508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183543508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183543508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470779843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369611107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023934458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174532500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7489                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7489                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123687                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10571                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2010                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5854                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048673500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846998500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13727.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32477.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82118                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.263511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.030909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.115904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35297     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24785     29.77%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10198     12.25%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4688      5.63%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2409      2.89%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1428      1.72%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          653      0.78%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2845      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.928161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.315246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.758509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1390     18.56%     18.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5622     75.07%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.01%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            73      0.97%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.56%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.13%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7489                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6669     89.05%     89.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.34%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              502      6.70%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.02%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7489                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7786048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10228160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12170711500                       # Total gap between requests
system.mem_ctrls.avgGap                      42929.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7786048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417852802.667780518532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366950294.175367593765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639736206.163375854492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123687                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582334250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264664250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298622108500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28844.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32219.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414337.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320250420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170198160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568793820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315006120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5322225660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191681280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7848837780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.895293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444898250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11319438250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274161720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145716615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496808340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320043420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248680270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        253614240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7699706925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.642041                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    605335500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11159001000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1004455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12163516500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1714697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1714697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1714697                       # number of overall hits
system.cpu.icache.overall_hits::total         1714697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89591                       # number of overall misses
system.cpu.icache.overall_misses::total         89591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5511895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5511895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5511895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5511895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1804288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1804288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1804288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1804288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049654                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049654                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049654                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049654                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61522.865020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61522.865020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61522.865020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61522.865020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89000                       # number of writebacks
system.cpu.icache.writebacks::total             89000                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89591                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422305000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422305000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422305000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049654                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049654                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049654                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049654                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60522.876182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60522.876182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60522.876182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60522.876182                       # average overall mshr miss latency
system.cpu.icache.replacements                  89000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1714697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1714697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5511895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5511895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1804288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1804288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049654                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61522.865020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61522.865020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422305000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049654                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049654                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60522.876182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60522.876182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.851233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1769612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.865870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.851233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3698166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3698166                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335371                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105981                       # number of overall misses
system.cpu.dcache.overall_misses::total        105981                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797268500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797268500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797268500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64136.670724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64136.670724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64136.670724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64136.670724                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34728                       # number of writebacks
system.cpu.dcache.writebacks::total             34728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424602000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424602000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63744.968377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63744.968377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63744.968377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63744.968377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324263500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853928                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67098.550754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67098.550754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66906.940492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66906.940492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473005000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61536.641979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61536.641979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720558000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720558000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59337.770727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59337.770727                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64972000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64972000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079907                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079907                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72675.615213                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72675.615213                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          894                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079907                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079907                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71675.615213                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71675.615213                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542180561500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.365849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.180945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.365849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2997612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2997612                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602744127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291057                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   291056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   131.21                       # Real time elapsed on the host
host_tick_rate                              444094430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38188119                       # Number of instructions simulated
sim_ops                                      38188119                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058268                       # Number of seconds simulated
sim_ticks                                 58267549000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.857860                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2756755                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4683750                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             120696                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            464165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4511714                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             189978                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1003942                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813964                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6417165                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1105060                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        83784                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33252037                       # Number of instructions committed
system.cpu.committedOps                      33252037                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.477328                       # CPI: cycles per instruction
system.cpu.discardedOps                       2866662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6407669                       # DTB accesses
system.cpu.dtb.data_acv                            67                       # DTB access violations
system.cpu.dtb.data_hits                      9637447                       # DTB hits
system.cpu.dtb.data_misses                      15236                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3606532                       # DTB read accesses
system.cpu.dtb.read_acv                            34                       # DTB read access violations
system.cpu.dtb.read_hits                      5430951                       # DTB read hits
system.cpu.dtb.read_misses                      13756                       # DTB read misses
system.cpu.dtb.write_accesses                 2801137                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4206496                       # DTB write hits
system.cpu.dtb.write_misses                      1480                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613235                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26556334                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7657876                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4421297                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62419091                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.287577                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10436103                       # ITB accesses
system.cpu.itb.fetch_acv                         1096                       # ITB acv
system.cpu.itb.fetch_hits                    10431861                       # ITB hits
system.cpu.itb.fetch_misses                      4242                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   321      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.59% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15684     27.91%     28.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.79% # number of callpals executed
system.cpu.kern.callpal::rti                     1602      2.85%     32.64% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.51% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.49%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56200                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63455                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6959     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10326     59.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17472                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6588     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6589     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13364                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49254184500     84.53%     84.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235917000      0.40%     84.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73041500      0.13%     85.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8706587500     14.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58269730500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638098                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764881                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1094                      
system.cpu.kern.mode_good::user                  1072                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1072                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582845                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.478261                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730551                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32905519500     56.47%     56.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24298242000     41.70%     98.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1065969000      1.83%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      321                       # number of times the context was actually changed
system.cpu.numCycles                        115628245                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327995      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18473147     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533661      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282152      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455433     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428493     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771519      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771810      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184308      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33252037                       # Class of committed instruction
system.cpu.quiesceCycles                       906853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53209154                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       752477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1504334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15488334773                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15488334773                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15488334773                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15488334773                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118129.665045                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118129.665045                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118129.665045                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118129.665045                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1507                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.057143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8925242334                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8925242334                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8925242334                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8925242334                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68072.901497                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68072.901497                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68072.901497                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68072.901497                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35347128                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35347128                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119013.898990                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119013.898990                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20497128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20497128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69013.898990                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69013.898990                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15452987645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15452987645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118127.657511                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118127.657511                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8904745206                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8904745206                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68070.765090                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68070.765090                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             511835                       # Transaction distribution
system.membus.trans_dist::WriteReq               2245                       # Transaction distribution
system.membus.trans_dist::WriteResp              2245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267471                       # Transaction distribution
system.membus.trans_dist::WritebackClean       358836                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110797                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110797                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         358837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151473                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1076494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1076494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       793429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2132156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45930048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45930048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25512000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25519683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79822403                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            755734                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032781                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754921     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              755734                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7042500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4076562675                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1658630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1407849250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1884517000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22964544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16766080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39731072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22964544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22964544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17118144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17118144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          358821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              620798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         394122361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287743011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             681873061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    394122361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        394122361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      293785208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293785208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      293785208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        394122361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287743011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            975658269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    559704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    266901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000360517750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34261                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34262                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1529085                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             528915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      620798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     625956                       # Number of write requests accepted
system.mem_ctrls.readBursts                    620798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   625956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30407                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7366277250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2633290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17241114750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13986.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32736.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       516                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380505                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  413166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                620798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               625956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.549041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.174475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.185564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121900     41.65%     41.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83196     28.42%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33552     11.46%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14456      4.94%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8697      2.97%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4763      1.63%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2921      1.00%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2363      0.81%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20844      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292692                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.371665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.960821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8416     24.56%     24.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4243     12.38%     36.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18260     53.30%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1568      4.58%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           655      1.91%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           348      1.02%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           221      0.65%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           130      0.38%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           108      0.32%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            77      0.22%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            69      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            36      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           31      0.09%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           18      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           19      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34262                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.408131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30697     89.60%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3160      9.22%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           289      0.84%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            71      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            11      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34261                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33706112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6024960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35820736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39731072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40061184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       614.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    681.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58267549000                       # Total gap between requests
system.mem_ctrls.avgGap                      46735.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17081664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16624000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35820736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293159130.479299902916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285304604.111629962921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7688.670755655090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 614763047.609914064407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       358821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       625956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9044607000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8195538750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       969000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1477267519500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25206.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31284.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    138428.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2360018.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1126270740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            598608120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1984748640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1503558360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4599965760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23923700850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2231303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35968155990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.293101                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5569762000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1945840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50759340500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            964021380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            512374335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1776374880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1418644620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4599965760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24098613900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2083925280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35453920155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.467676                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5179935250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1945840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51148952000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133061                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269766                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382283                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               822000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5295000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683196773                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5498500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1298645.429363                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    9197242.027522                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    175452500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60094755000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    468811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14022115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14022115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14022115                       # number of overall hits
system.cpu.icache.overall_hits::total        14022115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       358837                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         358837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       358837                       # number of overall misses
system.cpu.icache.overall_misses::total        358837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20271019500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20271019500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20271019500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20271019500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14380952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14380952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14380952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14380952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024952                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024952                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024952                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024952                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56490.884441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56490.884441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56490.884441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56490.884441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       358836                       # number of writebacks
system.cpu.icache.writebacks::total            358836                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       358837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       358837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       358837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       358837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19912182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19912182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19912182500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19912182500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024952                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024952                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024952                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024952                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55490.884441                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55490.884441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55490.884441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55490.884441                       # average overall mshr miss latency
system.cpu.icache.replacements                 358836                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14022115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14022115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       358837                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        358837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20271019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20271019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14380952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14380952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56490.884441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56490.884441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       358837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       358837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19912182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19912182500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024952                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55490.884441                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55490.884441                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14426065                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            358836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.202391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29120741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29120741                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9020574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9020574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9020574                       # number of overall hits
system.cpu.dcache.overall_hits::total         9020574                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367943                       # number of overall misses
system.cpu.dcache.overall_misses::total        367943                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23338370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23338370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23338370500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23338370500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9388517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9388517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9388517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9388517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63429.309703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63429.309703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63429.309703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63429.309703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136655                       # number of writebacks
system.cpu.dcache.writebacks::total            136655                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107826                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16318418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16318418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16318418000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16318418000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256839500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256839500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62734.915442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62734.915442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62734.915442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62734.915442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68127.188329                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68127.188329                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5152445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5152445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10130171000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10130171000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5305127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5305127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66348.168088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66348.168088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9761147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9761147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256839500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256839500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65387.300545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65387.300545                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168419.344262                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168419.344262                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13208199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13208199500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61358.999076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61358.999076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6557271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6557271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59162.457707                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59162.457707                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145875000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145875000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017526                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017526                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76574.803150                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76574.803150                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143536500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75664.997364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75664.997364                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108558                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108558                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108558                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108558                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60563566000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.614688                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9270134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.385837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.614688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19473513                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19473513                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3133007943500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759172                       # Number of bytes of host memory used
host_op_rate                                   329141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1644.73                       # Real time elapsed on the host
host_tick_rate                              322402410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   541347216                       # Number of instructions simulated
sim_ops                                     541347216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.530264                       # Number of seconds simulated
sim_ticks                                530263816000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.046648                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                34875114                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             47743620                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              18628                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7562302                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          56277100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             787837                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3201246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2413409                       # Number of indirect misses.
system.cpu.branchPred.lookups                65460700                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3088172                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       150204                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   503159097                       # Number of instructions committed
system.cpu.committedOps                     503159097                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.080426                       # CPI: cycles per instruction
system.cpu.discardedOps                      23014564                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                140852883                       # DTB accesses
system.cpu.dtb.data_acv                           148                       # DTB access violations
system.cpu.dtb.data_hits                    143346933                       # DTB hits
system.cpu.dtb.data_misses                     254088                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                100450773                       # DTB read accesses
system.cpu.dtb.read_acv                           145                       # DTB read access violations
system.cpu.dtb.read_hits                    101260975                       # DTB read hits
system.cpu.dtb.read_misses                     208619                       # DTB read misses
system.cpu.dtb.write_accesses                40402110                       # DTB write accesses
system.cpu.dtb.write_acv                            3                       # DTB write access violations
system.cpu.dtb.write_hits                    42085958                       # DTB write hits
system.cpu.dtb.write_misses                     45469                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            89788170                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          304017228                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         119179722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47382897                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       355492811                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.480671                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               139536420                       # ITB accesses
system.cpu.itb.fetch_acv                          688                       # ITB acv
system.cpu.itb.fetch_hits                   139525114                       # ITB hits
system.cpu.itb.fetch_misses                     11306                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   308      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19623     17.24%     17.52% # number of callpals executed
system.cpu.kern.callpal::rdps                    1296      1.14%     18.66% # number of callpals executed
system.cpu.kern.callpal::rti                     2325      2.04%     20.70% # number of callpals executed
system.cpu.kern.callpal::callsys                  552      0.49%     21.18% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.18% # number of callpals executed
system.cpu.kern.callpal::rdunique               89688     78.82%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 113795                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     235148                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8078     35.88%     35.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.10%     35.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     543      2.41%     38.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13870     61.61%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22514                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8077     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.14%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      543      3.25%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8077     48.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16720                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             519911567500     98.08%     98.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45876000      0.01%     98.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               738394000      0.14%     98.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9385289000      1.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         530081126500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.582336                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742649                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2285                      
system.cpu.kern.mode_good::user                  2277                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2610                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2277                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.875479                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930754                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27411062000      5.17%      5.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         495504964000     93.48%     98.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7165050000      1.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      308                       # number of times the context was actually changed
system.cpu.numCycles                       1046785339                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35592485      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               248210497     49.33%     56.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                1838657      0.37%     56.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50764231     10.09%     66.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11454412      2.28%     69.14% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126714      0.42%     69.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11622435      2.31%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109888      0.22%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               270817      0.05%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead               64725594     12.86%     85.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35912404      7.14%     92.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32378227      6.43%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5761637      1.15%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1391099      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                503159097                       # Class of committed instruction
system.cpu.quiesceCycles                     13742293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       691292528                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3618589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7237143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1469514103                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1469514103                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1469514103                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1469514103                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118023.781463                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118023.781463                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118023.781463                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118023.781463                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            72                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    846249720                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    846249720                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    846249720                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    846249720                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67966.405911                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67966.405911                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67966.405911                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67966.405911                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65356.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65356.600000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1465476622                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1465476622                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118031.300097                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118031.300097                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    843962239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    843962239                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67973.762806                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67973.762806                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 256                       # Transaction distribution
system.membus.trans_dist::ReadResp            2344213                       # Transaction distribution
system.membus.trans_dist::WriteReq                912                       # Transaction distribution
system.membus.trans_dist::WriteResp               912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1807926                       # Transaction distribution
system.membus.trans_dist::WritebackClean       543768                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1266860                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1262181                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1262181                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         543768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1800189                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1631239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1631239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9186979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9189315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10845456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69598144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69598144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    310900416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    310906065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381298833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoopTraffic                       8064                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3619722                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007168                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3619536     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     186      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3619722                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2510500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17545965136                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16269395500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2866974499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34796992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      195987776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          230784768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34796992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34796992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    115707264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       115707264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          543703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3062309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3606012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1807926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1807926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          65622037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369604280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             435226318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     65622037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65622037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218206976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218206976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218206976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         65622037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369604280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            653433294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2198444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    425793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2799868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009764712500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       134305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       134304                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8758328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2066588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3606012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2351593                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3606012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2351593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 380351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                153149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            227207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            240993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            276687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            154455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            164399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           209800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           176920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           268185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           180375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            179394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            150314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            193156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            179178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            108501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             98816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           154675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           104635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38586311750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16128305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99067455500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11962.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30712.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2378607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1686359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3606012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2351593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3102205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  119111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 135619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 136077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 135445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 134752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 134930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 134788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 134393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 134439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 134397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    125                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1359139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.413982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.022546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.075144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       539136     39.67%     39.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       376588     27.71%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       142933     10.52%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74750      5.50%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63521      4.67%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24739      1.82%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17338      1.28%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13272      0.98%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106862      7.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1359139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       134304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.017475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.116319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        134014     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          215      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           49      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        134304                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       134305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        133255     99.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1038      0.77%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        134305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              206442304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24342464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               140700224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               230784768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            150501952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       265.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  530263620000                       # Total gap between requests
system.mem_ctrls.avgGap                      89006.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27250752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    179191552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    140700224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51390932.546677857637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 337929058.316134452820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 265340043.492614984512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       543703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3062309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2351593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14133106500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  84934349000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12891737405250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25994.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27735.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5482129.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5050985940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2684677875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11430625920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5384952000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41858213280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182325363630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50084157120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       298818975765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.528883                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 128178697000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17706520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 384378599000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4653252240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2473266015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11600593620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6090930900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41858213280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181573458960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50717340000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       298967055015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.808139                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 129797234000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17706520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 382760062000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  291                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 291                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13328                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13328                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1467000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1424000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64859103                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              867000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              104000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               30500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     102592276.119403                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    299244123.615682                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974368500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    523390133500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6873682500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    140929158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        140929158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    140929158                       # number of overall hits
system.cpu.icache.overall_hits::total       140929158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       543767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         543767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       543767                       # number of overall misses
system.cpu.icache.overall_misses::total        543767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31281669500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31281669500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31281669500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31281669500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    141472925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141472925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    141472925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141472925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003844                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57527.708559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57527.708559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57527.708559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57527.708559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       543768                       # number of writebacks
system.cpu.icache.writebacks::total            543768                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       543767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       543767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       543767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       543767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30737901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30737901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30737901500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30737901500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56527.706720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56527.706720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56527.706720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56527.706720                       # average overall mshr miss latency
system.cpu.icache.replacements                 543768                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    140929158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       140929158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       543767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        543767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31281669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31281669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    141472925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141472925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57527.708559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57527.708559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       543767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       543767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30737901500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30737901500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56527.706720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56527.706720                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141484820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            544280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            259.948593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283489618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283489618                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    128634254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        128634254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    128634254                       # number of overall hits
system.cpu.dcache.overall_hits::total       128634254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4196188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4196188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4196188                       # number of overall misses
system.cpu.dcache.overall_misses::total       4196188                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 253275193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 253275193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 253275193000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 253275193000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132830442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132830442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132830442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132830442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60358.399814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60358.399814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60358.399814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60358.399814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1795510                       # number of writebacks
system.cpu.dcache.writebacks::total           1795510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1137199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1137199                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1137199                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1137199                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3058989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3058989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3058989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3058989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1168                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1168                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 179234480500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 179234480500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 179234480500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 179234480500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43792000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43792000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58592.718215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58592.718215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58592.718215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58592.718215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 37493.150685                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37493.150685                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3062335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     89381580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89381580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1906490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1906490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111314033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111314033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     91288070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     91288070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58386.896076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58386.896076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       109533                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       109533                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1796957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1796957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          256                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 103114216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103114216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43792000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43792000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57382.684449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57382.684449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171062.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171062.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39252674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39252674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2289698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2289698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 141961159500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141961159500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41542372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41542372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61999.949120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61999.949120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1027666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1027666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1262032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1262032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          912                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          912                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  76120264000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  76120264000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60315.637004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60315.637004                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        81349                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        81349                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3347                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3347                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    257405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    257405000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039518                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039518                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76906.184643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76906.184643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3346                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3346                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    253988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    253988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.039506                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039506                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75907.949791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75907.949791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 530263816000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132121601                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3063359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.129650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         269061769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        269061769                       # Number of data accesses

---------- End Simulation Statistics   ----------
