
../repos/stcorp-coda-3a25f25/CMakeFiles/coda.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	mov	ip, sp
   4:	sub	sp, sp, #16
   8:	str	ip, [sp]
   c:	str	lr, [sp, #4]
  10:	str	r4, [sp, #8]
  14:	str	r5, [sp, #12]
  18:	lsr	r3, r0, #16
  1c:	bic	r3, r3, #16711680	; 0xff0000
  20:	bic	r3, r3, #-16777216	; 0xff000000
  24:	bic	r0, r0, #16711680	; 0xff0000
  28:	bic	r0, r0, #-16777216	; 0xff000000
  2c:	cmp	r2, #1
  30:	bne	70 <coda_adler32+0x70>
  34:	ldrb	ip, [r1]
  38:	add	r0, r0, ip
  3c:	movw	lr, #65521	; 0xfff1
  40:	cmp	r0, lr
  44:	bcc	50 <coda_adler32+0x50>
  48:	sub	r0, r0, #241	; 0xf1
  4c:	sub	r0, r0, #65280	; 0xff00
  50:	add	r3, r3, r0
  54:	movw	lr, #65521	; 0xfff1
  58:	cmp	r3, lr
  5c:	bcc	68 <coda_adler32+0x68>
  60:	sub	r3, r3, #241	; 0xf1
  64:	sub	r3, r3, #65280	; 0xff00
  68:	orr	r0, r0, r3, lsl #16
  6c:	b	34c <coda_adler32+0x34c>
  70:	cmp	r1, #0
  74:	bne	80 <coda_adler32+0x80>
  78:	mov	r0, #1
  7c:	b	34c <coda_adler32+0x34c>
  80:	cmp	r2, #16
  84:	bcs	e8 <coda_adler32+0xe8>
  88:	mov	ip, r2
  8c:	sub	r2, ip, #1
  90:	cmp	ip, #0
  94:	beq	b0 <coda_adler32+0xb0>
  98:	mov	ip, r1
  9c:	add	r1, ip, #1
  a0:	ldrb	ip, [ip]
  a4:	add	r0, r0, ip
  a8:	add	r3, r3, r0
  ac:	b	88 <coda_adler32+0x88>
  b0:	movw	lr, #65521	; 0xfff1
  b4:	cmp	r0, lr
  b8:	bcc	c4 <coda_adler32+0xc4>
  bc:	sub	r0, r0, #241	; 0xf1
  c0:	sub	r0, r0, #65280	; 0xff00
  c4:	movw	ip, #65521	; 0xfff1
  c8:	movw	r2, #32881	; 0x8071
  cc:	movt	r2, #32775	; 0x8007
  d0:	umull	lr, r1, r3, r2
  d4:	lsr	r1, r1, #15
  d8:	mul	r2, ip, r1
  dc:	sub	r1, r3, r2
  e0:	orr	r0, r0, r1, lsl #16
  e4:	b	34c <coda_adler32+0x34c>
  e8:	movw	lr, #5552	; 0x15b0
  ec:	cmp	r2, lr
  f0:	bcc	20c <coda_adler32+0x20c>
  f4:	sub	r2, r2, #1456	; 0x5b0
  f8:	sub	r2, r2, #4096	; 0x1000
  fc:	movw	ip, #347	; 0x15b
 100:	ldrb	r4, [r1]
 104:	add	r0, r0, r4
 108:	add	r4, r3, r0
 10c:	ldrb	r3, [r1, #1]
 110:	add	r5, r0, r3
 114:	add	r0, r4, r5
 118:	ldrb	r3, [r1, #2]
 11c:	add	r3, r5, r3
 120:	add	r0, r0, r3
 124:	ldrb	r4, [r1, #3]
 128:	add	r4, r3, r4
 12c:	add	r3, r0, r4
 130:	ldrb	r0, [r1, #4]
 134:	add	r4, r4, r0
 138:	add	r3, r3, r4
 13c:	ldrb	r0, [r1, #5]
 140:	add	r4, r4, r0
 144:	add	r3, r3, r4
 148:	ldrb	r0, [r1, #6]
 14c:	add	r4, r4, r0
 150:	add	r0, r3, r4
 154:	ldrb	r3, [r1, #7]
 158:	add	r3, r4, r3
 15c:	add	r4, r0, r3
 160:	ldrb	r0, [r1, #8]
 164:	add	r0, r3, r0
 168:	add	r3, r4, r0
 16c:	ldrb	r4, [r1, #9]
 170:	add	r4, r0, r4
 174:	add	r0, r3, r4
 178:	ldrb	r3, [r1, #10]
 17c:	add	r3, r4, r3
 180:	add	r0, r0, r3
 184:	ldrb	r4, [r1, #11]
 188:	add	r3, r3, r4
 18c:	add	r0, r0, r3
 190:	ldrb	r4, [r1, #12]
 194:	add	r4, r3, r4
 198:	add	r0, r0, r4
 19c:	ldrb	r3, [r1, #13]
 1a0:	add	r4, r4, r3
 1a4:	add	r3, r0, r4
 1a8:	ldrb	r0, [r1, #14]
 1ac:	add	r0, r4, r0
 1b0:	add	r4, r3, r0
 1b4:	ldrb	r3, [r1, #15]
 1b8:	add	r0, r0, r3
 1bc:	add	r3, r4, r0
 1c0:	add	r1, r1, #16
 1c4:	sub	ip, ip, #1
 1c8:	cmp	ip, #0
 1cc:	bne	100 <coda_adler32+0x100>
 1d0:	movw	ip, #65521	; 0xfff1
 1d4:	movw	r4, #32881	; 0x8071
 1d8:	movt	r4, #32775	; 0x8007
 1dc:	umull	lr, r4, r0, r4
 1e0:	lsr	r4, r4, #15
 1e4:	mul	ip, ip, r4
 1e8:	sub	r0, r0, ip
 1ec:	movw	r4, #65521	; 0xfff1
 1f0:	movw	ip, #32881	; 0x8071
 1f4:	movt	ip, #32775	; 0x8007
 1f8:	umull	lr, ip, r3, ip
 1fc:	lsr	ip, ip, #15
 200:	mul	ip, r4, ip
 204:	sub	r3, r3, ip
 208:	b	e8 <coda_adler32+0xe8>
 20c:	cmp	r2, #0
 210:	beq	348 <coda_adler32+0x348>
 214:	cmp	r2, #16
 218:	bcc	2e8 <coda_adler32+0x2e8>
 21c:	sub	r2, r2, #16
 220:	ldrb	ip, [r1]
 224:	add	ip, r0, ip
 228:	add	r3, r3, ip
 22c:	ldrb	r0, [r1, #1]
 230:	add	r0, ip, r0
 234:	add	ip, r3, r0
 238:	ldrb	r3, [r1, #2]
 23c:	add	r0, r0, r3
 240:	add	r3, ip, r0
 244:	ldrb	ip, [r1, #3]
 248:	add	r0, r0, ip
 24c:	add	ip, r3, r0
 250:	ldrb	r3, [r1, #4]
 254:	add	r0, r0, r3
 258:	add	ip, ip, r0
 25c:	ldrb	r3, [r1, #5]
 260:	add	r3, r0, r3
 264:	add	ip, ip, r3
 268:	ldrb	r0, [r1, #6]
 26c:	add	r3, r3, r0
 270:	add	r0, ip, r3
 274:	ldrb	ip, [r1, #7]
 278:	add	r3, r3, ip
 27c:	add	ip, r0, r3
 280:	ldrb	r0, [r1, #8]
 284:	add	r0, r3, r0
 288:	add	r3, ip, r0
 28c:	ldrb	ip, [r1, #9]
 290:	add	ip, r0, ip
 294:	add	r0, r3, ip
 298:	ldrb	r3, [r1, #10]
 29c:	add	ip, ip, r3
 2a0:	add	r3, r0, ip
 2a4:	ldrb	r0, [r1, #11]
 2a8:	add	ip, ip, r0
 2ac:	add	r0, r3, ip
 2b0:	ldrb	r3, [r1, #12]
 2b4:	add	r3, ip, r3
 2b8:	add	r0, r0, r3
 2bc:	ldrb	ip, [r1, #13]
 2c0:	add	r4, r3, ip
 2c4:	add	r3, r0, r4
 2c8:	ldrb	ip, [r1, #14]
 2cc:	add	ip, r4, ip
 2d0:	add	r4, r3, ip
 2d4:	ldrb	r3, [r1, #15]
 2d8:	add	r0, ip, r3
 2dc:	add	r3, r4, r0
 2e0:	add	r1, r1, #16
 2e4:	b	214 <coda_adler32+0x214>
 2e8:	mov	ip, r2
 2ec:	sub	r2, ip, #1
 2f0:	cmp	ip, #0
 2f4:	beq	310 <coda_adler32+0x310>
 2f8:	mov	ip, r1
 2fc:	add	r1, ip, #1
 300:	ldrb	ip, [ip]
 304:	add	r0, r0, ip
 308:	add	r3, r3, r0
 30c:	b	2e8 <coda_adler32+0x2e8>
 310:	movw	r2, #65521	; 0xfff1
 314:	movw	r1, #32881	; 0x8071
 318:	movt	r1, #32775	; 0x8007
 31c:	umull	lr, ip, r0, r1
 320:	lsr	r1, ip, #15
 324:	mul	r2, r2, r1
 328:	sub	r0, r0, r2
 32c:	movw	r1, #65521	; 0xfff1
 330:	movw	r2, #32881	; 0x8071
 334:	movt	r2, #32775	; 0x8007
 338:	umull	lr, r2, r3, r2
 33c:	lsr	ip, r2, #15
 340:	mul	r2, r1, ip
 344:	sub	r3, r3, r2
 348:	orr	r0, r0, r3, lsl #16
 34c:	ldr	r4, [sp, #8]
 350:	ldr	r5, [sp, #12]
 354:	ldr	lr, [sp, #4]
 358:	add	sp, sp, #16
 35c:	bx	lr

00000360 <adler32_combine_>:
 360:	mov	ip, sp
 364:	sub	sp, sp, #16
 368:	str	ip, [sp]
 36c:	str	lr, [sp, #4]
 370:	str	r4, [sp, #8]
 374:	str	r5, [sp, #12]
 378:	cmp	r2, #0
 37c:	bge	388 <adler32_combine_+0x28>
 380:	mvn	r0, #0
 384:	b	470 <adler32_combine_+0x110>
 388:	movw	r4, #65521	; 0xfff1
 38c:	lsr	r3, r2, #31
 390:	movw	ip, #32881	; 0x8071
 394:	movt	ip, #32775	; 0x8007
 398:	smull	lr, ip, r2, ip
 39c:	add	ip, ip, r2
 3a0:	add	r3, r3, ip, asr #15
 3a4:	mul	ip, r4, r3
 3a8:	sub	r3, r2, ip
 3ac:	bic	r4, r0, #16711680	; 0xff0000
 3b0:	bic	r4, r4, #-16777216	; 0xff000000
 3b4:	mul	r2, r3, r4
 3b8:	movw	r5, #65521	; 0xfff1
 3bc:	movw	ip, #32881	; 0x8071
 3c0:	movt	ip, #32775	; 0x8007
 3c4:	umull	lr, ip, r2, ip
 3c8:	lsr	ip, ip, #15
 3cc:	mul	ip, r5, ip
 3d0:	sub	r5, r2, ip
 3d4:	bic	r2, r1, #16711680	; 0xff0000
 3d8:	bic	r2, r2, #-16777216	; 0xff000000
 3dc:	add	ip, r4, r2
 3e0:	add	ip, ip, #4080	; 0xff0
 3e4:	add	ip, ip, #61440	; 0xf000
 3e8:	lsr	r0, r0, #16
 3ec:	bic	r2, r0, #16711680	; 0xff0000
 3f0:	bic	r2, r2, #-16777216	; 0xff000000
 3f4:	lsr	r1, r1, #16
 3f8:	bic	r0, r1, #16711680	; 0xff0000
 3fc:	bic	r0, r0, #-16777216	; 0xff000000
 400:	add	r0, r2, r0
 404:	sub	r0, r0, r3
 408:	add	r2, r5, r0
 40c:	add	r2, r2, #241	; 0xf1
 410:	add	r2, r2, #65280	; 0xff00
 414:	movw	lr, #65521	; 0xfff1
 418:	cmp	ip, lr
 41c:	bcc	428 <adler32_combine_+0xc8>
 420:	sub	ip, ip, #241	; 0xf1
 424:	sub	ip, ip, #65280	; 0xff00
 428:	movw	lr, #65521	; 0xfff1
 42c:	cmp	ip, lr
 430:	bcc	43c <adler32_combine_+0xdc>
 434:	sub	ip, ip, #241	; 0xf1
 438:	sub	ip, ip, #65280	; 0xff00
 43c:	movw	lr, #65506	; 0xffe2
 440:	movt	lr, #1
 444:	cmp	r2, lr
 448:	bcc	458 <adler32_combine_+0xf8>
 44c:	add	r2, r2, #30
 450:	add	r2, r2, #16646144	; 0xfe0000
 454:	add	r2, r2, #-16777216	; 0xff000000
 458:	movw	lr, #65521	; 0xfff1
 45c:	cmp	r2, lr
 460:	bcc	46c <adler32_combine_+0x10c>
 464:	sub	r2, r2, #241	; 0xf1
 468:	sub	r2, r2, #65280	; 0xff00
 46c:	orr	r0, ip, r2, lsl #16
 470:	ldr	r4, [sp, #8]
 474:	ldr	r5, [sp, #12]
 478:	ldr	lr, [sp, #4]
 47c:	add	sp, sp, #16
 480:	bx	lr

00000484 <coda_adler32_combine>:
 484:	mov	ip, sp
 488:	sub	sp, sp, #8
 48c:	str	ip, [sp]
 490:	str	lr, [sp, #4]
 494:	bl	360 <adler32_combine_>
 498:	ldr	lr, [sp, #4]
 49c:	add	sp, sp, #8
 4a0:	bx	lr

000004a4 <coda_adler32_combine64>:
 4a4:	mov	ip, sp
 4a8:	sub	sp, sp, #8
 4ac:	str	ip, [sp]
 4b0:	str	lr, [sp, #4]
 4b4:	bl	360 <adler32_combine_>
 4b8:	ldr	lr, [sp, #4]
 4bc:	add	sp, sp, #8
 4c0:	bx	lr
