
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355940000                       # Number of ticks simulated
final_tick                               2263600627500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              218926726                       # Simulator instruction rate (inst/s)
host_op_rate                                218918732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              560639969                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757160                       # Number of bytes of host memory used
host_seconds                                     0.64                       # Real time elapsed on the host
sim_insts                                   138982619                       # Number of instructions simulated
sim_ops                                     138982619                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343608473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587245041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94038321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234466483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308546384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677406304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245311007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343608473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94038321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308546384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746193179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669854470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669854470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669854470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343608473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587245041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94038321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234466483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308546384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677406304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4915165477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357368000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357532500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.314570                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.736443                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578127                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739720                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740849                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357368000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357532500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106923                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799862                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357368000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357532500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.403180                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   226.825770                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577411                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.443019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.444147                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357314000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357478500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.480030                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902978                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577052                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139118000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151400000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61847500     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4892                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.009222                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69507                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4892                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.208299                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.615243                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.393979                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050030                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.852332                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.902362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129882                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129882                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30662                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30662                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25643                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25643                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56305                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56305                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56305                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56305                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2822                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4959                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4959                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4959                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4959                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33484                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33484                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27780                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27780                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61264                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61264                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61264                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61264                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084279                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084279                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076926                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076926                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080945                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080945                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080945                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080945                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu4.dcache.writebacks::total             2968                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290949                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.094965                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.891435                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.108565                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050569                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949431                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335895                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335895                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164283                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164283                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164283                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164283                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164283                       # number of overall hits
system.cpu4.icache.overall_hits::total         164283                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166726                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166726                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166726                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166726                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166726                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166726                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014653                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014653                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014653                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351236500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357674000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895844500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2058                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.097004                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26444                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2058                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.849368                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.877167                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.219836                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189213                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699648                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888861                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79543                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79543                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22657                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22657                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35394                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35394                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35394                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35394                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1642                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1642                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          645                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2287                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2287                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2287                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2287                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067575                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060694                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060694                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1049                       # number of writebacks
system.cpu5.dcache.writebacks::total             1049                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.933508                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.066492                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384636                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615364                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552396500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562130500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1682396000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.675055                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155088                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.279335                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.436556                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.238499                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202025                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627419                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829443                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76361                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76361                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156354                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156354                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156354                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156354                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12797                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12797                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871703                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.635302                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.236401                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399678                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600071                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357323000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357487500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268257                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116697                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151561                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18991                       # number of replacements
system.l2.tags.tagsinuse                  4007.665806                       # Cycle average of tags in use
system.l2.tags.total_refs                       20897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1767.821579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.315671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.157682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.655954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   340.420629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.226642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.666054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.106063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.964463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430796                       # Number of tag accesses
system.l2.tags.data_accesses                   430796                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12384                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12384                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4507                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9338                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          532                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1282                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          819                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3243                       # number of overall hits
system.l2.overall_hits::total                    9338                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5492                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3266                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18052                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12384                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2123                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2123                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27390                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549255                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.614225                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.614225                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659073                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9642                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7112                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8641                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9642                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34897                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526791141                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524444697.882710                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346443.117290                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526791226                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524444782.838651                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346443.161349                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526791311                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524444867.794592                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346443.205408                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526791396                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524444952.750532                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346443.249468                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33979                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28370                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4586                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62349                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12725                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302106                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166614                       # Number of instructions committed
system.switch_cpus4.committedOps               166614                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160860                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17256                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160860                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221902                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113598                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62613                       # number of memory refs
system.switch_cpus4.num_load_insts              34183                       # Number of load instructions
system.switch_cpus4.num_store_insts             28430                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231311.735977                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70794.264023                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234336                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765664                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22728                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96669     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35136     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28710     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166726                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526791765                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648109106.234338                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878682658.765662                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194107                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805893                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527201256                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643752823.163070                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883448432.836930                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636916                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363084                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526791651                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524445207.618354                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346443.381646                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18790                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18991                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536169                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61570     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4819      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1706      2.27%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1384      1.84%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    704      0.94%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    697      0.93%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1617      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75286                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085630                       # Number of seconds simulated
sim_ticks                                 85630004000                       # Number of ticks simulated
final_tick                               2349587204000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1815926                       # Simulator instruction rate (inst/s)
host_op_rate                                  1815926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              199202235                       # Simulator tick rate (ticks/s)
host_mem_usage                                 772680                       # Number of bytes of host memory used
host_seconds                                   429.86                       # Real time elapsed on the host
sim_insts                                   780602250                       # Number of instructions simulated
sim_ops                                     780602250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       220928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1531776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       238400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      2697088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2289728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     11965312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1054080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      7839936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        32064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      1517632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      1469248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        94912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      2336832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33425728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       220928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       238400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2289728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1054080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        32064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       122112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        94912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4058240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19467840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19467840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        23934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        42142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        35777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       186958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        16470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       122499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        23713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         1908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        22957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         1483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        36513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              522277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        304185                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304185                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2580030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     17888309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2784071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     31496997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26739786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    139732704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     12309704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     91555946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       374448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     17723134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1426042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     17158098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst        70256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       112858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1108397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     27289874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390350653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2580030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2784071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26739786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     12309704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       374448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1426042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst        70256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1108397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47392734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       227348349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227348349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       227348349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2580030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     17888309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2784071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     31496997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26739786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    139732704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     12309704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     91555946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       374448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     17723134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1426042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     17158098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst        70256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       112858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1108397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     27289874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617699002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     152                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    616733                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  205072     49.86%     49.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    182      0.04%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     87      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    123      0.03%     49.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 205842     50.05%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              411306                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   205072     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     182      0.04%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      87      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     123      0.03%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  204950     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               410414                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             80137492500     93.59%     93.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13650000      0.02%     93.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4263000      0.00%     93.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               18533500      0.02%     93.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5456204000      6.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         85630143000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995667                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997831                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     16.67%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     16.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::73                        1     16.67%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     16.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     6                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   22      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  119      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl               206803     33.62%     33.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                    179      0.03%     33.67% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     33.67% # number of callpals executed
system.cpu0.kern.callpal::rti                  204111     33.18%     66.85% # number of callpals executed
system.cpu0.kern.callpal::callsys              203708     33.12%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     99.97% # number of callpals executed
system.cpu0.kern.callpal::rdunique                190      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                615136                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           204233                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             203756                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             203757                      
system.cpu0.kern.mode_good::user               203756                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.997669                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.998833                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       55463734000     65.83%     65.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         28795405000     34.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     119                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            39062                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          486.728690                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           31317306                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            39062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           801.733296                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   486.728690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.950642                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.950642                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         63466388                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        63466388                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20681775                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20681775                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     10471625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10471625                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2751                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     31153400                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        31153400                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     31153400                       # number of overall hits
system.cpu0.dcache.overall_hits::total       31153400                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        28367                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        28367                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13945                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13945                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       204305                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       204305                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       204549                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       204549                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        42312                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         42312                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        42312                       # number of overall misses
system.cpu0.dcache.overall_misses::total        42312                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20710142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20710142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     10485570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10485570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       207539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       207539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       207300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       207300                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     31195712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31195712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     31195712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31195712                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001370                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001330                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.984417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.984417                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.986729                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.986729                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.001356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.001356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001356                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15370                       # number of writebacks
system.cpu0.dcache.writebacks::total            15370                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            10832                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999996                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100696898                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10832                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9296.242430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999031                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        201645616                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       201645616                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    100806557                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      100806557                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    100806557                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       100806557                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    100806557                       # number of overall hits
system.cpu0.icache.overall_hits::total      100806557                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10834                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10834                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10834                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10834                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10834                       # number of overall misses
system.cpu0.icache.overall_misses::total        10834                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    100817391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100817391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    100817391                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100817391                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    100817391                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100817391                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000107                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000107                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        10832                       # number of writebacks
system.cpu0.icache.writebacks::total            10832                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     159                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     39999                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     966     34.27%     34.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     87      3.09%     37.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    126      4.47%     41.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1640     58.18%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2819                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      966     47.75%     47.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      87      4.30%     52.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     126      6.23%     58.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     844     41.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2023                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             85611468500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4263000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               18656000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              201109500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         85835497000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.514634                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.717630                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   59      1.71%      1.71% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  191      5.55%      7.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.12%      7.38% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2224     64.61%     71.99% # number of callpals executed
system.cpu1.kern.callpal::rdps                    183      5.32%     77.31% # number of callpals executed
system.cpu1.kern.callpal::rti                     384     11.16%     88.47% # number of callpals executed
system.cpu1.kern.callpal::callsys                 108      3.14%     91.60% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%     91.63% # number of callpals executed
system.cpu1.kern.callpal::rdunique                288      8.37%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3442                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              359                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                221                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                216                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                266                      
system.cpu1.kern.mode_good::user                  221                      
system.cpu1.kern.mode_good::idle                   45                      
system.cpu1.kern.mode_switch_good::kernel     0.740947                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.208333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.668342                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         276273000      0.32%      0.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         46795272500     54.83%     55.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         38275043000     44.85%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     191                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements           523633                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.504714                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20003012                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           523633                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.200442                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.334875                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   465.169839                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004560                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.908535                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913095                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42091777                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42091777                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16746569                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16746569                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3499982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3499982                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2095                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2095                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20246551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20246551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20246551                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20246551                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       487984                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       487984                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        41585                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        41585                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          703                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          703                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1072                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1072                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       529569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        529569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       529569                       # number of overall misses
system.cpu1.dcache.overall_misses::total       529569                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17234553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17234553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3541567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3541567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20776120                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20776120                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20776120                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20776120                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028314                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011742                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.251251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.251251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.391813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.391813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025489                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025489                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025489                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025489                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        54771                       # number of writebacks
system.cpu1.dcache.writebacks::total            54771                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            53980                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           80882983                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53980                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1498.387977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    17.066151                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   494.933849                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.033332                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.966668                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        188634674                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       188634674                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     94236367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       94236367                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     94236367                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        94236367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     94236367                       # number of overall hits
system.cpu1.icache.overall_hits::total       94236367                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        53980                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53980                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        53980                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53980                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        53980                       # number of overall misses
system.cpu1.icache.overall_misses::total        53980                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     94290347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     94290347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     94290347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     94290347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     94290347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     94290347                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000572                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000572                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        53980                       # number of writebacks
system.cpu1.icache.writebacks::total            53980                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     451                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     31011                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5631     36.57%     36.57% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    121      0.79%     37.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     87      0.57%     37.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     35      0.23%     38.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9523     61.85%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15397                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5616     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     121      1.06%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      87      0.76%     50.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      35      0.31%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5583     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                11442                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             84763683500     98.75%     98.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8651500      0.01%     98.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4263000      0.00%     98.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                5146500      0.01%     98.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1054249000      1.23%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         85835993500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997336                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.586265                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.743132                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.15%      0.15% # number of syscalls executed
system.cpu2.kern.syscall::3                       546     82.11%     82.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      1.20%     83.46% # number of syscalls executed
system.cpu2.kern.syscall::6                        21      3.16%     86.62% # number of syscalls executed
system.cpu2.kern.syscall::17                       16      2.41%     89.02% # number of syscalls executed
system.cpu2.kern.syscall::45                       21      3.16%     92.18% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.15%     92.33% # number of syscalls executed
system.cpu2.kern.syscall::71                       24      3.61%     95.94% # number of syscalls executed
system.cpu2.kern.syscall::73                       15      2.26%     98.20% # number of syscalls executed
system.cpu2.kern.syscall::74                        9      1.35%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.15%     99.70% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   665                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  499      1.89%      1.89% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  335      1.27%      3.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      3.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                13715     51.93%     55.09% # number of callpals executed
system.cpu2.kern.callpal::rdps                    805      3.05%     58.14% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     58.14% # number of callpals executed
system.cpu2.kern.callpal::rti                    1440      5.45%     63.59% # number of callpals executed
system.cpu2.kern.callpal::callsys                 757      2.87%     66.46% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     66.46% # number of callpals executed
system.cpu2.kern.callpal::rdunique               8857     33.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 26413                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1774                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1220                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1219                      
system.cpu2.kern.mode_good::user                 1220                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.687148                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.814629                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       66650968500     76.95%     76.95% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         19967411000     23.05%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     335                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           280989                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          454.967973                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11912265                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           280989                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.394062                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.308173                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   454.659799                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000602                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.888007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888609                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24726727                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24726727                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8039533                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8039533                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3816662                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3816662                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        37017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37017                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        39012                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        39012                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     11856195                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        11856195                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     11856195                       # number of overall hits
system.cpu2.dcache.overall_hits::total       11856195                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       170432                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170432                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       113268                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       113268                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3372                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3372                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1134                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1134                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       283700                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        283700                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       283700                       # number of overall misses
system.cpu2.dcache.overall_misses::total       283700                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8209965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8209965                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3929930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3929930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        40389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        40389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        40146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        40146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     12139895                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12139895                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     12139895                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12139895                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020759                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020759                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028822                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028822                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.083488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.083488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.028247                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.028247                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.023369                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023369                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023369                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023369                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       151425                       # number of writebacks
system.cpu2.dcache.writebacks::total           151425                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           176676                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47001094                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           176676                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           266.029874                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.884339                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.115661                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001727                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998273                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          474                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         94469112                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        94469112                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     46969542                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46969542                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     46969542                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46969542                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     46969542                       # number of overall hits
system.cpu2.icache.overall_hits::total       46969542                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       176676                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       176676                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       176676                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        176676                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       176676                       # number of overall misses
system.cpu2.icache.overall_misses::total       176676                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     47146218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47146218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     47146218                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47146218                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     47146218                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47146218                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003747                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003747                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003747                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003747                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003747                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003747                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       176676                       # number of writebacks
system.cpu2.icache.writebacks::total           176676                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     159                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     44962                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1948     38.26%     38.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     87      1.71%     39.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    116      2.28%     42.24% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2941     57.76%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5092                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1946     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      87      2.18%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     116      2.91%     53.91% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1837     46.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3986                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             85445739500     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4263000      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               20317500      0.02%     99.57% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              365134500      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         85835454500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998973                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.624617                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.782797                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                        77     86.52%     86.52% # number of syscalls executed
system.cpu3.kern.syscall::6                         2      2.25%     88.76% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      3.37%     92.13% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      4.49%     96.63% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      3.37%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    89                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  176      2.41%      2.41% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  226      3.10%      5.51% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      5.52% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4200     57.53%     63.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                    223      3.05%     66.11% # number of callpals executed
system.cpu3.kern.callpal::rti                     690      9.45%     75.56% # number of callpals executed
system.cpu3.kern.callpal::callsys                 247      3.38%     78.95% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     78.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1536     21.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7300                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              916                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                552                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                552                      
system.cpu3.kern.mode_good::user                  552                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.602620                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.752044                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       25376932500     29.78%     29.78% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         59825157000     70.22%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     226                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           613962                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          476.694775                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26203946                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           613962                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            42.680078                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     2.892638                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   473.802137                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005650                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.925395                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.931044                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54429808                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54429808                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     21475699                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       21475699                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      4784817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4784817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8034                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8034                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7782                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7782                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     26260516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        26260516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     26260516                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26260516                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       525342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       525342                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        99211                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99211                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1327                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1327                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1364                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1364                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       624553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        624553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       624553                       # number of overall misses
system.cpu3.dcache.overall_misses::total       624553                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     22001041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     22001041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      4884028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4884028                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     26885069                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     26885069                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     26885069                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     26885069                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.023878                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023878                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.020313                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.020313                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141758                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141758                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.149136                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.149136                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.023230                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023230                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.023230                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023230                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       115631                       # number of writebacks
system.cpu3.dcache.writebacks::total           115631                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            74545                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          106834051                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            74545                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1433.148447                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.588118                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.411882                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.003102                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996898                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        243369789                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       243369789                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    121573077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      121573077                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    121573077                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       121573077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    121573077                       # number of overall hits
system.cpu3.icache.overall_hits::total      121573077                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        74545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        74545                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        74545                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         74545                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        74545                       # number of overall misses
system.cpu3.icache.overall_misses::total        74545                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    121647622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    121647622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    121647622                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    121647622                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    121647622                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    121647622                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000613                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000613                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000613                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000613                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000613                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000613                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        74545                       # number of writebacks
system.cpu3.icache.writebacks::total            74545                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     147                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    614994                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                  204461     49.90%     49.90% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     87      0.02%     49.92% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    123      0.03%     49.95% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                 205061     50.05%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total              409732                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                   204461     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      87      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     123      0.03%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                  204339     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total               409010                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             80462773500     93.74%     93.74% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                4263000      0.00%     93.75% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               18700500      0.02%     93.77% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             5349717500      6.23%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         85835454500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.996479                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.998238                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::wripir                   24      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  104      0.02%      0.02% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpipl               205567     33.49%     33.51% # number of callpals executed
system.cpu4.kern.callpal::rdps                    175      0.03%     33.54% # number of callpals executed
system.cpu4.kern.callpal::rti                  203955     33.23%     66.77% # number of callpals executed
system.cpu4.kern.callpal::callsys              203744     33.20%     99.97% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.00%     99.97% # number of callpals executed
system.cpu4.kern.callpal::rdunique                206      0.03%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                613777                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel           204059                       # number of protection mode switches
system.cpu4.kern.mode_switch::user             203786                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel             203786                      
system.cpu4.kern.mode_good::user               203786                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.998662                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.999331                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       50509401500     59.50%     59.50% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         34379748500     40.50%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     104                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            38123                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          463.545196                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           33130098                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            38123                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           869.031766                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   463.545196                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.905362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.905362                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         67063470                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        67063470                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     22407656                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       22407656                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     10548622                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      10548622                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1349                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          854                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          854                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     32956278                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        32956278                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     32956278                       # number of overall hits
system.cpu4.dcache.overall_hits::total       32956278                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        28357                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        28357                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        13735                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        13735                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data       204144                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       204144                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data       204558                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       204558                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        42092                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         42092                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        42092                       # number of overall misses
system.cpu4.dcache.overall_misses::total        42092                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     22436013                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     22436013                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     10562357                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     10562357                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       205493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       205493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       205412                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       205412                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     32998370                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     32998370                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     32998370                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     32998370                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.001264                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001264                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001300                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001300                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.993435                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.993435                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.995843                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.995843                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.001276                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001276                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.001276                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001276                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13988                       # number of writebacks
system.cpu4.dcache.writebacks::total            13988                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             6497                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          111334161                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             6497                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         17136.241496                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.030937                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.969063                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000060                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999940                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        223180035                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       223180035                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    111580272                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      111580272                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    111580272                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       111580272                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    111580272                       # number of overall hits
system.cpu4.icache.overall_hits::total      111580272                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         6497                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         6497                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         6497                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          6497                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         6497                       # number of overall misses
system.cpu4.icache.overall_misses::total         6497                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    111586769                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    111586769                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    111586769                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    111586769                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    111586769                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    111586769                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000058                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000058                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         6497                       # number of writebacks
system.cpu4.icache.writebacks::total             6497                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      4139                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     800     32.76%     32.76% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     87      3.56%     36.32% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    126      5.16%     41.48% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1429     58.52%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2442                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      800     47.25%     47.25% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      87      5.14%     52.39% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     126      7.44%     59.83% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     680     40.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1693                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             85627035500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                4263000      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               18734000      0.02%     99.78% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              185433000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         85835465500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.475857                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.693284                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu5.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     4                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   50      1.73%      1.73% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  124      4.30%      6.03% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 1939     67.19%     73.22% # number of callpals executed
system.cpu5.kern.callpal::rdps                    178      6.17%     79.38% # number of callpals executed
system.cpu5.kern.callpal::rti                     292     10.12%     89.50% # number of callpals executed
system.cpu5.kern.callpal::callsys                  78      2.70%     92.20% # number of callpals executed
system.cpu5.kern.callpal::rdunique                225      7.80%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  2886                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              416                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                116                      
system.cpu5.kern.mode_good::user                  116                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.278846                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.436090                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       52929187500     62.38%     62.38% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         31916209500     37.62%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     124                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            39436                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          474.343726                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           12173225                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            39436                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           308.683056                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     1.499368                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   472.844358                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.002928                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.923524                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.926453                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         24466169                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        24466169                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     11386366                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11386366                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       777432                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        777432                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1474                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1474                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1023                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1023                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     12163798                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        12163798                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     12163798                       # number of overall hits
system.cpu5.dcache.overall_hits::total       12163798                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        29276                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        29276                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        14474                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        14474                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          627                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          627                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          984                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          984                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        43750                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         43750                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        43750                       # number of overall misses
system.cpu5.dcache.overall_misses::total        43750                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11415642                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11415642                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       791906                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       791906                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     12207548                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     12207548                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     12207548                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     12207548                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.002565                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.002565                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.018277                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.018277                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.298429                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.298429                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.490284                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.490284                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.003584                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.003584                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.003584                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.003584                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14703                       # number of writebacks
system.cpu5.dcache.writebacks::total            14703                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             8175                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           64152398                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             8175                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          7847.388135                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    49.485891                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   462.514109                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.096652                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.903348                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        128757903                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       128757903                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     64366689                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       64366689                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     64366689                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        64366689                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     64366689                       # number of overall hits
system.cpu5.icache.overall_hits::total       64366689                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         8175                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         8175                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         8175                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          8175                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         8175                       # number of overall misses
system.cpu5.icache.overall_misses::total         8175                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     64374864                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     64374864                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     64374864                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     64374864                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     64374864                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     64374864                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000127                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         8175                       # number of writebacks
system.cpu5.icache.writebacks::total             8175                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     167                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1809                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     475     29.05%     29.05% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     87      5.32%     34.37% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     80      4.89%     39.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    993     60.73%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1635                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      475     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      87      8.39%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      80      7.71%     61.91% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     395     38.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1037                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             85770731000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                4263000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               13160000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               47257000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         85835411000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.397784                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.634251                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1301     79.23%     79.23% # number of callpals executed
system.cpu6.kern.callpal::rdps                    174     10.60%     89.83% # number of callpals executed
system.cpu6.kern.callpal::rti                     167     10.17%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1642                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              369                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          413.105863                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               2654                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              369                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             7.192412                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   413.105863                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.806847                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.806847                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           112251                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          112251                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        33890                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          33890                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        19337                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         19337                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          581                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          581                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          321                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        53227                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           53227                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        53227                       # number of overall hits
system.cpu6.dcache.overall_hits::total          53227                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          860                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          215                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          215                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          108                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          311                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          311                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1075                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1075                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1075                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1075                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        34750                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        34750                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        19552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        19552                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          632                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          632                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        54302                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        54302                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        54302                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        54302                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.024748                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.024748                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.010996                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010996                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.156749                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.156749                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.492089                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.492089                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019797                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019797                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019797                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019797                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu6.dcache.writebacks::total               75                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              285                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              26894                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            94.364912                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           315893                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          315893                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       157519                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         157519                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       157519                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          157519                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       157519                       # number of overall hits
system.cpu6.icache.overall_hits::total         157519                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          285                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          285                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          285                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           285                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          285                       # number of overall misses
system.cpu6.icache.overall_misses::total          285                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       157804                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       157804                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       157804                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       157804                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       157804                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       157804                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001806                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001806                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001806                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001806                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001806                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001806                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          285                       # number of writebacks
system.cpu6.icache.writebacks::total              285                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     154                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     39047                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     807     31.51%     31.51% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     87      3.40%     34.91% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    198      7.73%     42.64% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1469     57.36%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2561                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      807     43.60%     43.60% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      87      4.70%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     198     10.70%     59.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     759     41.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1851                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             85655705000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                4263000      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               20996500      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              154480500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         85835445000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.516678                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.722765                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                   17      0.57%      0.57% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  105      3.52%      4.09% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.03%      4.12% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2073     69.42%     73.54% # number of callpals executed
system.cpu7.kern.callpal::rdps                    177      5.93%     79.47% # number of callpals executed
system.cpu7.kern.callpal::rti                     277      9.28%     88.75% # number of callpals executed
system.cpu7.kern.callpal::callsys                  63      2.11%     90.86% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.03%     90.89% # number of callpals executed
system.cpu7.kern.callpal::rdunique                272      9.11%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  2986                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              382                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                120                      
system.cpu7.kern.mode_good::user                  120                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.314136                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.478088                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       34247324000     40.54%     40.54% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         50238140500     59.46%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     105                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           521394                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          497.044889                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21506312                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           521394                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.247717                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     1.622688                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   495.422201                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003169                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.967621                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.970791                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         44663818                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        44663818                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     18003523                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       18003523                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3535707                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3535707                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1413                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1413                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          884                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          884                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     21539230                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21539230                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     21539230                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21539230                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       486141                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       486141                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        40270                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        40270                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          590                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          590                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1029                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1029                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       526411                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        526411                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       526411                       # number of overall misses
system.cpu7.dcache.overall_misses::total       526411                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     18489664                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     18489664                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3575977                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3575977                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1913                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1913                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     22065641                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     22065641                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     22065641                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     22065641                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026293                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026293                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.011261                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011261                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.294558                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.294558                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.537899                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.537899                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.023857                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023857                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.023857                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023857                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        52981                       # number of writebacks
system.cpu7.dcache.writebacks::total            52981                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            50574                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.440580                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           87765041                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            50574                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1735.378673                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2296707882500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    55.108665                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   455.331916                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.107634                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.889320                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.996954                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        201928663                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       201928663                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    100888463                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      100888463                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    100888463                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       100888463                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    100888463                       # number of overall hits
system.cpu7.icache.overall_hits::total      100888463                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        50579                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        50579                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        50579                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         50579                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        50579                       # number of overall misses
system.cpu7.icache.overall_misses::total        50579                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    100939042                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    100939042                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    100939042                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    100939042                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    100939042                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    100939042                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000501                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000501                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000501                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000501                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000501                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        50574                       # number of writebacks
system.cpu7.icache.writebacks::total            50574                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2553                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2553                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76589                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76589                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5870                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  158284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         2001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        30492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4599132                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                71560                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71560                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644040                       # Number of tag accesses
system.iocache.tags.data_accesses              644040                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          200                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              200                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          200                       # number of demand (read+write) misses
system.iocache.demand_misses::total               200                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          200                       # number of overall misses
system.iocache.overall_misses::total              200                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          200                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            200                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          200                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             200                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          200                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            200                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    540885                       # number of replacements
system.l2.tags.tagsinuse                  3986.392025                       # Cycle average of tags in use
system.l2.tags.total_refs                     2985708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.520042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1313.480444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.049032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.001195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.023607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.005096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    15.312888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   119.775792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    29.172243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   485.520557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   137.373495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   575.578681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    63.784810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   651.482928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     3.267196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   138.097935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    13.009356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   118.625273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.093360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     1.522313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    10.152060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   309.063764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.320674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.029242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.118535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.033538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.140522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.159053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.033715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.003176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.028961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.075455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973240                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994873                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32625900                       # Number of tag accesses
system.l2.tags.data_accesses                 32625900                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       418944                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418944                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       157156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           157156                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  568                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                160                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        25966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        20328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        31298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data         1017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        24231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104695                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         7382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        50255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       140898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        58075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         5996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         6267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst        49096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             318160                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        12989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       451067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        71489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       456247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data        12938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data        14802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       455911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1475696                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         7382                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        13992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        50255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       477033                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       140898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        91817                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        58075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       487545                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         5996                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        13789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         6267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        15819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        49096                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       480142                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1898551                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         7382                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        13992                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        50255                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       477033                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       140898                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        91817                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        58075                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       487545                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         5996                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        13789                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         6267                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        15819                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          191                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          254                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        49096                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       480142                       # number of overall hits
system.l2.overall_hits::total                 1898551                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          555                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          573                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          994                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          499                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         1414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5070                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          163                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1113                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        11275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        11669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        91111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        63567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        11289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data        11606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        11535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              212087                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         3452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        35778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        16470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         1908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           94                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst         1483                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63411                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        12670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        30659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        95967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        59993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data        12427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data        11357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data          116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data        25012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          248201                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         3452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23945                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3725                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        42328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        35778                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       187078                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        16470                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       123560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        23716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         1908                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        22963                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           94                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         1483                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        36547                       # number of demand (read+write) misses
system.l2.demand_misses::total                 523699                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3452                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23945                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3725                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        42328                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        35778                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       187078                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        16470                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       123560                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          501                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        23716                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         1908                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        22963                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           94                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          151                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         1483                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        36547                       # number of overall misses
system.l2.overall_misses::total                523699                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       418944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       157156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       157156                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          634                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          674                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          552                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          615                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         1492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5638                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          174                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1273                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        12278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        37635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       111439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        94865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        12140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        12623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        35766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        10834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        53980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       176676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        74545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         6497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         8175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst        50579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         381571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        25659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       481726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       167456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       516240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data        25365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data        26159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       480923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1723897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        10834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        37937                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        53980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       519361                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       176676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       278895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        74545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       611105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         6497                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        37505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         8175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        38782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        50579                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       516689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2422250                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        10834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        37937                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        53980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       519361                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       176676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       278895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        74545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       611105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         6497                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        37505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         8175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        38782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        50579                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       516689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2422250                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.875394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.850148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.851003                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.866609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.903986                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.915447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.947721                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.899255                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.885246                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.820755                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.816327                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.724359                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.908163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.883978                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.936782                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.874313                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.918309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.310057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.817586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.670079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.929901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.919433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.972222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.322513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.669505                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.318627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.069007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.202506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.220940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.077113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.233394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.329825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.029320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.166184                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.493784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.063644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.573088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.116211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.489927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.434153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.314363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.052008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143977                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.318627                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.631178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.069007                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.081500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.202506                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.670783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.220940                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.202191                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.077113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.632342                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.233394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.592105                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.329825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.372840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.029320                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.070733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216204                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.318627                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.631178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.069007                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.081500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.202506                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.670783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.220940                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.202191                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.077113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.632342                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.233394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.592105                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.329825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.372840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.029320                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.070733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216204                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               232825                       # number of writebacks
system.l2.writebacks::total                    232825                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2353                       # Transaction distribution
system.membus.trans_dist::ReadResp             314165                       # Transaction distribution
system.membus.trans_dist::WriteReq               5229                       # Transaction distribution
system.membus.trans_dist::WriteResp              5229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304185                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252291                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         414841                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7604                       # Transaction distribution
system.membus.trans_dist::ReadExReq            217713                       # Transaction distribution
system.membus.trans_dist::ReadExResp           210666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        311812                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1972891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1988055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2202535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        30492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48326592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     48357084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                52936924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1593711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1593711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1593711                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            20917433                       # DTB read hits
system.switch_cpus0.dtb.read_misses               791                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses         9738865                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           10897377                       # DTB write hits
system.switch_cpus0.dtb.write_misses              214                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         806990                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            31814810                       # DTB hits
system.switch_cpus0.dtb.data_misses              1005                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        10545855                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           65195936                       # ITB hits
system.switch_cpus0.itb.fetch_misses              190                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       65196126                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               171260160                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          100816376                       # Number of instructions committed
system.switch_cpus0.committedOps            100816376                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     83352269                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      21900473                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             867006                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      7670845                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            83352269                       # number of integer instructions
system.switch_cpus0.num_fp_insts             21900473                       # number of float instructions
system.switch_cpus0.num_int_register_reads    131950924                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     58301429                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     24612210                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     20932240                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             31817753                       # number of memory refs
system.switch_cpus0.num_load_insts           20919563                       # Number of load instructions
system.switch_cpus0.num_store_insts          10898190                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      70442641.519740                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      100817518.480260                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.588681                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.411319                       # Percentage of idle cycles
system.switch_cpus0.Branches                 10551041                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       424507      0.42%      0.42% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         45137891     44.77%     45.19% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          219318      0.22%     45.41% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     45.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        9645056      9.57%     54.98% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         306448      0.30%     55.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        4514864      4.48%     59.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       4633294      4.60%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2597      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt           824      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        21131666     20.96%     85.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       10898700     10.81%     96.13% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       3902226      3.87%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         100817391                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            17231932                       # DTB read hits
system.switch_cpus1.dtb.read_misses             34761                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        17118579                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            3544149                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1351                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        3463518                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            20776081                       # DTB hits
system.switch_cpus1.dtb.data_misses             36112                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        20582097                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           93642091                       # ITB hits
system.switch_cpus1.itb.fetch_misses              213                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       93642304                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               171671153                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts           94254214                       # Number of instructions committed
system.switch_cpus1.committedOps             94254214                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     65066388                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      40753938                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             255330                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      6778026                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            65066388                       # number of integer instructions
system.switch_cpus1.num_fp_insts             40753938                       # number of float instructions
system.switch_cpus1.num_int_register_reads    123370161                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     44248326                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     52559072                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     37282466                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             20818480                       # number of memory refs
system.switch_cpus1.num_load_insts           17272128                       # Number of load instructions
system.switch_cpus1.num_store_insts           3546352                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      77154388.430461                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      94516764.569539                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.550569                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.449431                       # Percentage of idle cycles
system.switch_cpus1.Branches                  8341249                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass       436222      0.46%      0.46% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         37896624     40.19%     40.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1436888      1.52%     42.18% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     42.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       17485715     18.54%     60.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         323296      0.34%     61.07% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        5545518      5.88%     66.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       9682484     10.27%     77.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         212680      0.23%     77.44% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt         67568      0.07%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        17277180     18.32%     95.84% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        3546559      3.76%     99.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        379613      0.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          94290347                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8240130                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1691                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         6966274                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            3972501                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1180                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        3080166                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            12212631                       # DTB hits
system.switch_cpus2.dtb.data_misses              2871                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        10046440                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           40141397                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1484                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       40142881                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               171672513                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           47143346                       # Number of instructions committed
system.switch_cpus2.committedOps             47143346                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     43427088                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       4180597                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             692325                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      3136698                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            43427088                       # number of integer instructions
system.switch_cpus2.num_fp_insts              4180597                       # number of float instructions
system.switch_cpus2.num_int_register_reads     69196502                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     35131869                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      5435437                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3524533                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             12228571                       # number of memory refs
system.switch_cpus2.num_load_insts            8253263                       # Number of load instructions
system.switch_cpus2.num_store_insts           3975308                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      124411682.363062                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      47260830.636938                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.275296                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.724704                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4050556                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       758533      1.61%      1.61% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         30630397     64.97%     66.58% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          433996      0.92%     67.50% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1647691      3.49%     70.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         353677      0.75%     71.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         258550      0.55%     72.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult        608637      1.29%     73.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16067      0.03%     73.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         16000      0.03%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.65% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8320424     17.65%     91.30% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3977754      8.44%     99.74% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        124492      0.26%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          47146218                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            22003630                       # DTB read hits
system.switch_cpus3.dtb.read_misses             34947                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        21705077                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            4893380                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2214                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        4485703                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            26897010                       # DTB hits
system.switch_cpus3.dtb.data_misses             37161                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        26190780                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          119733089                       # ITB hits
system.switch_cpus3.itb.fetch_misses              299                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      119733388                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               171671068                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          121610461                       # Number of instructions committed
system.switch_cpus3.committedOps            121610461                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     85768679                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      49140388                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             310417                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      8342742                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            85768679                       # number of integer instructions
system.switch_cpus3.num_fp_insts             49140388                       # number of float instructions
system.switch_cpus3.num_int_register_reads    159567682                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     59597764                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     62939791                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     45347186                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             26942039                       # number of memory refs
system.switch_cpus3.num_load_insts           22045389                       # Number of load instructions
system.switch_cpus3.num_store_insts           4896650                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      49731325.815088                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      121939742.184912                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.710310                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.289690                       # Percentage of idle cycles
system.switch_cpus3.Branches                 10177508                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass       977266      0.80%      0.80% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         50817474     41.77%     42.58% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1474441      1.21%     43.79% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     43.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       21211567     17.44%     61.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         545528      0.45%     61.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        7273132      5.98%     67.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      11702926      9.62%     77.27% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         215334      0.18%     77.45% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         68392      0.06%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        22059829     18.13%     95.64% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4897500      4.03%     99.67% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        404233      0.33%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         121647622                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            22640652                       # DTB read hits
system.switch_cpus4.dtb.read_misses               694                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        11537484                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           10971455                       # DTB write hits
system.switch_cpus4.dtb.write_misses              231                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses         937913                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            33612107                       # DTB hits
system.switch_cpus4.dtb.data_misses               925                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        12475397                       # DTB accesses
system.switch_cpus4.itb.fetch_hits           76335962                       # ITB hits
system.switch_cpus4.itb.fetch_misses               82                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses       76336044                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               171671056                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          111585844                       # Number of instructions committed
system.switch_cpus4.committedOps            111585844                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     89760237                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      27804043                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             836385                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      8162664                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            89760237                       # number of integer instructions
system.switch_cpus4.num_fp_insts             27804043                       # number of float instructions
system.switch_cpus4.num_int_register_reads    145230955                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     62570078                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     32143262                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     26643696                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             33614432                       # number of memory refs
system.switch_cpus4.num_load_insts           22642200                       # Number of load instructions
system.switch_cpus4.num_store_insts          10972232                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      59816528.286702                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      111854527.713298                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.651563                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.348437                       # Percentage of idle cycles
system.switch_cpus4.Branches                 11116707                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass       419361      0.38%      0.38% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         48551627     43.51%     43.89% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          232704      0.21%     44.09% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     44.09% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       12284945     11.01%     55.10% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         497848      0.45%     55.55% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        5762678      5.16%     60.71% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult       6119930      5.48%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv           2594      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt           824      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     66.20% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        22848851     20.48%     86.68% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       10972322      9.83%     96.51% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess       3893085      3.49%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         111586769                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            11416748                       # DTB read hits
system.switch_cpus5.dtb.read_misses               715                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        11299688                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             793894                       # DTB write hits
system.switch_cpus5.dtb.write_misses              239                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses         730991                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            12210642                       # DTB hits
system.switch_cpus5.dtb.data_misses               954                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        12030679                       # DTB accesses
system.switch_cpus5.itb.fetch_hits           63874849                       # ITB hits
system.switch_cpus5.itb.fetch_misses               88                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses       63874937                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               171671103                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts           64373910                       # Number of instructions committed
system.switch_cpus5.committedOps             64373910                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     44912457                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      27644133                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              24270                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      4299234                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            44912457                       # number of integer instructions
system.switch_cpus5.num_fp_insts             27644133                       # number of float instructions
system.switch_cpus5.num_int_register_reads     82119397                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     30981407                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     31917244                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     26487022                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             12213224                       # number of memory refs
system.switch_cpus5.num_load_insts           11418458                       # Number of load instructions
system.switch_cpus5.num_store_insts            794766                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      107141796.847841                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      64529306.152159                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.375889                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.624111                       # Percentage of idle cycles
system.switch_cpus5.Branches                  5423698                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        12829      0.02%      0.02% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         27380062     42.53%     42.55% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          232873      0.36%     42.91% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     42.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       12211932     18.97%     61.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         490192      0.76%     62.65% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        5728136      8.90%     71.54% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult       6073898      9.44%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv           2596      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt           824      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        11422469     17.74%     98.73% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         794916      1.23%     99.96% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         24137      0.04%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total          64374864                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               35439                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              20407                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               55846                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              25598                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          25598                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               171670989                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             157804                       # Number of instructions committed
system.switch_cpus6.committedOps               157804                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       150244                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               6424                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        11631                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              150244                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       202104                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       117134                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                56013                       # number of memory refs
system.switch_cpus6.num_load_insts              35439                       # Number of load instructions
system.switch_cpus6.num_store_insts             20574                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      171512973.710799                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      158015.289201                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000920                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999080                       # Percentage of idle cycles
system.switch_cpus6.Branches                    21319                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          941      0.60%      0.60% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            90989     57.66%     58.26% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             439      0.28%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           36818     23.33%     81.87% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          20574     13.04%     94.90% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          8043      5.10%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            157804                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            18486958                       # DTB read hits
system.switch_cpus7.dtb.read_misses             34120                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        18421584                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            3577905                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1653                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        3524890                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            22064863                       # DTB hits
system.switch_cpus7.dtb.data_misses             35773                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        21946474                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          100518193                       # ITB hits
system.switch_cpus7.itb.fetch_misses               77                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      100518270                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               171671044                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          100903269                       # Number of instructions committed
system.switch_cpus7.committedOps            100903269                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     70150434                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      43197605                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             247965                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      7337408                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            70150434                       # number of integer instructions
system.switch_cpus7.num_fp_insts             43197605                       # number of float instructions
system.switch_cpus7.num_int_register_reads    132025453                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     47779251                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     54948779                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     39598074                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             22105888                       # number of memory refs
system.switch_cpus7.num_load_insts           18525787                       # Number of load instructions
system.switch_cpus7.num_store_insts           3580101                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      70489818.423816                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      101181225.576184                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.589390                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.410610                       # Percentage of idle cycles
system.switch_cpus7.Branches                  9048626                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass       432713      0.43%      0.43% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         41262874     40.88%     41.31% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         1462196      1.45%     42.76% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     42.76% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       18549153     18.38%     61.13% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         316916      0.31%     61.45% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        6045972      5.99%     67.44% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      10107178     10.01%     77.45% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         212713      0.21%     77.66% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt         67568      0.07%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     77.73% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        18529000     18.36%     96.08% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        3580239      3.55%     99.63% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        372520      0.37%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         100939042                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5743742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2474280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1731603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          80841                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        42329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2353                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2555859                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5229                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       418944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       157156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          965160                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12874                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        415001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         427875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           323829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          323829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        381571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2171935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        25171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       935985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1378972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       467426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       837155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       166869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1620069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        13365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       929831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        17298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       120299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         3460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       116512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1420775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8166844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       917568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     16688207                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3777856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37329540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18608000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     27998433                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5908736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     47253592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       439552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     16571984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       583872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      3685928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        23232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        70456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      4219712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     36973664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              221050332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          684169                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6435329                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.703894                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.193759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3688702     57.32%     57.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1900969     29.54%     86.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 503151      7.82%     94.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  95604      1.49%     96.16% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  75742      1.18%     97.34% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  65110      1.01%     98.35% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  38311      0.60%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  64597      1.00%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3143      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6435329                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122624                       # Number of seconds simulated
sim_ticks                                122623884500                       # Number of ticks simulated
final_tick                               2472211088500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2777633                       # Simulator instruction rate (inst/s)
host_op_rate                                  2777633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205294381                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773704                       # Number of bytes of host memory used
host_seconds                                   597.31                       # Real time elapsed on the host
sim_insts                                  1659101168                       # Number of instructions simulated
sim_ops                                    1659101168                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       423616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      4349568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1364800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      8594944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1053248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     22757632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       440192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      6623360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       124608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      4556672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      4118144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       872896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      7602112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63031104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       423616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1364800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1053248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       440192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       124608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       146176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       872896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4426240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22231360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22231360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         6619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        67962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        21325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       134296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        16457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       355588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         6878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       103490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        71198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        64346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        13639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       118783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              984861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        347365                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             347365                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3454596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     35470806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     11129969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     70091924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8589257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    185588901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      3589774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     54013621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1016180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     37159743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1192068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     33583539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst         5741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        19833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      7118483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     61995361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             514019795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3454596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     11129969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8589257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      3589774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1016180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1192068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst         5741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      7118483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36096067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       181297144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181297144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       181297144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3454596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     35470806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     11129969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     70091924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8589257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    185588901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      3589774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     54013621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1016180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     37159743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1192068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     33583539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst         5741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        19833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      7118483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     61995361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            695316939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     140                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     95836                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1059     29.50%     29.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     86      2.40%     31.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    126      3.51%     35.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     76      2.12%     37.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2243     62.48%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3590                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1059     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      86      3.69%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     126      5.41%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      76      3.26%     57.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     982     42.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2329                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            122216940500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6450000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6174000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               12846000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              234507500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        122476918000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.437807                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.648747                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   44      1.05%      1.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  107      2.54%      3.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2954     70.18%     73.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                    252      5.99%     79.76% # number of callpals executed
system.cpu0.kern.callpal::rti                     348      8.27%     88.03% # number of callpals executed
system.cpu0.kern.callpal::callsys                  55      1.31%     89.33% # number of callpals executed
system.cpu0.kern.callpal::rdunique                449     10.67%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4209                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              453                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                120                      
system.cpu0.kern.mode_good::user                  120                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.264901                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.418848                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       61256207000     49.46%     49.46% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         62588289500     50.54%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1241635                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.506827                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28944023                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1241635                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.311217                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.506827                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         63910943                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        63910943                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     22042985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       22042985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      8031126                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8031126                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2341                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1967                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     30074111                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        30074111                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     30074111                       # number of overall hits
system.cpu0.dcache.overall_hits::total       30074111                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1177165                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1177165                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        73459                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        73459                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          819                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          819                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1077                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1077                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1250624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1250624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1250624                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1250624                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     23220150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23220150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      8104585                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8104585                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3044                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     31324735                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31324735                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     31324735                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31324735                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.050696                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050696                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009064                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009064                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.259177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.259177                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.353811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.353811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.039924                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039924                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.039924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039924                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       103505                       # number of writebacks
system.cpu0.dcache.writebacks::total           103505                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           123297                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          116472879                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           123297                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           944.652984                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251731787                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251731787                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    125680948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      125680948                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    125680948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       125680948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    125680948                       # number of overall hits
system.cpu0.icache.overall_hits::total      125680948                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       123297                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       123297                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       123297                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        123297                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       123297                       # number of overall misses
system.cpu0.icache.overall_misses::total       123297                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    125804245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    125804245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    125804245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    125804245                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    125804245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    125804245                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000980                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000980                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000980                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000980                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000980                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000980                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       123297                       # number of writebacks
system.cpu0.icache.writebacks::total           123297                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     150                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     96869                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     922     31.09%     31.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    126      4.25%     35.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     87      2.93%     38.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1831     61.73%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2966                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      922     46.80%     46.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     126      6.40%     53.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      87      4.42%     57.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     835     42.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1970                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            122267323500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6174000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               14113000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              192215000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        122479825500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.456035                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.664194                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   29      0.76%      0.76% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  161      4.25%      5.01% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.03%      5.04% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2442     64.40%     69.44% # number of callpals executed
system.cpu1.kern.callpal::rdps                    252      6.65%     76.08% # number of callpals executed
system.cpu1.kern.callpal::rti                     311      8.20%     84.28% # number of callpals executed
system.cpu1.kern.callpal::callsys                  97      2.56%     86.84% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%     86.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique                498     13.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3792                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              235                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                161                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                237                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                203                      
system.cpu1.kern.mode_good::user                  161                      
system.cpu1.kern.mode_good::idle                   42                      
system.cpu1.kern.mode_switch_good::kernel     0.863830                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.177215                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.641390                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         192753500      0.16%      0.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         63627934000     51.37%     51.53% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         60031242000     48.47%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     161                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1271612                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.706982                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28956082                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1271612                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.771161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.706982                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.974037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.974037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         64928430                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        64928430                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22402102                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22402102                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8132145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8132145                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     30534247                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30534247                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     30534247                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30534247                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1204128                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1204128                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        80155                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        80155                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          737                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          737                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          881                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          881                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1284283                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1284283                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1284283                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1284283                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23606230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23606230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8212300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8212300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2517                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2517                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     31818530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     31818530                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     31818530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31818530                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.051009                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.051009                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009760                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009760                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.288567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.288567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.350020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.350020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.040363                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.040363                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.040363                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040363                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       107545                       # number of writebacks
system.cpu1.dcache.writebacks::total           107545                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           122932                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          122910644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           122932                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           999.826278                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        255732784                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       255732784                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    127681994                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      127681994                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    127681994                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       127681994                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    127681994                       # number of overall hits
system.cpu1.icache.overall_hits::total      127681994                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       122932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       122932                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       122932                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        122932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       122932                       # number of overall misses
system.cpu1.icache.overall_misses::total       122932                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    127804926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    127804926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    127804926                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    127804926                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    127804926                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    127804926                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000962                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000962                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000962                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000962                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000962                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       122932                       # number of writebacks
system.cpu1.icache.writebacks::total           122932                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      95                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     20273                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3951     43.62%     43.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.04%     43.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    126      1.39%     45.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     16      0.18%     45.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4960     54.76%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                9057                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3943     49.19%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.05%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     126      1.57%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      16      0.20%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3927     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 8016                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            122282554500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6174000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1792000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              332950500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        122623757000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997975                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.791734                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.885061                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       308     52.20%     52.20% # number of syscalls executed
system.cpu2.kern.syscall::4                       228     38.64%     90.85% # number of syscalls executed
system.cpu2.kern.syscall::6                         9      1.53%     92.37% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      2.03%     94.41% # number of syscalls executed
system.cpu2.kern.syscall::45                        9      1.53%     95.93% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      1.69%     97.63% # number of syscalls executed
system.cpu2.kern.syscall::73                       14      2.37%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   590                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  327      2.07%      2.07% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   89      0.56%      2.63% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.01%      2.64% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7726     48.86%     51.49% # number of callpals executed
system.cpu2.kern.callpal::rdps                    768      4.86%     56.35% # number of callpals executed
system.cpu2.kern.callpal::rti                    1185      7.49%     63.84% # number of callpals executed
system.cpu2.kern.callpal::callsys                 633      4.00%     67.84% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     67.85% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5084     32.15%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 15814                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1274                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1090                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1090                      
system.cpu2.kern.mode_good::user                 1090                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.855573                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.922166                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       67025050000     54.66%     54.66% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         55598707000     45.34%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           443223                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          473.670163                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           30403592                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           443223                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.596603                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   473.670163                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.925137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.925137                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62147988                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62147988                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     23889388                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23889388                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6465295                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6465295                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        23605                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        23605                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        25322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     30354683                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30354683                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     30354683                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30354683                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       216540                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       216540                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       227599                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       227599                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2545                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2545                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          628                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          628                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       444139                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        444139                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       444139                       # number of overall misses
system.cpu2.dcache.overall_misses::total       444139                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     24105928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24105928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6692894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6692894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        26150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        26150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        25950                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        25950                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     30798822                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     30798822                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     30798822                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     30798822                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008983                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008983                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.034006                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034006                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.097323                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.097323                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.024200                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.024200                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014421                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014421                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014421                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014421                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       261341                       # number of writebacks
system.cpu2.dcache.writebacks::total           261341                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            91432                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          115330060                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            91432                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1261.375230                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        232899292                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       232899292                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    116312498                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      116312498                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    116312498                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       116312498                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    116312498                       # number of overall hits
system.cpu2.icache.overall_hits::total      116312498                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        91432                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        91432                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        91432                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         91432                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        91432                       # number of overall misses
system.cpu2.icache.overall_misses::total        91432                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    116403930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    116403930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    116403930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    116403930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    116403930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    116403930                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000785                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000785                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000785                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000785                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        91432                       # number of writebacks
system.cpu2.icache.writebacks::total            91432                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     143                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     96349                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     931     30.89%     30.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    126      4.18%     35.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     82      2.72%     37.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1875     62.21%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3014                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      931     46.83%     46.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     126      6.34%     53.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      82      4.12%     57.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     849     42.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1988                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            122263160500     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                6174000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               13522500      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              197683500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        122480540500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.452800                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.659589                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   45      1.15%      1.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  153      3.93%      5.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2496     64.05%     69.13% # number of callpals executed
system.cpu3.kern.callpal::rdps                    252      6.47%     75.60% # number of callpals executed
system.cpu3.kern.callpal::rti                     310      7.95%     83.55% # number of callpals executed
system.cpu3.kern.callpal::callsys                 102      2.62%     86.17% # number of callpals executed
system.cpu3.kern.callpal::rdunique                539     13.83%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3897                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              463                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                165                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                165                      
system.cpu3.kern.mode_good::user                  165                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.356371                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.525478                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       60102070000     48.53%     48.53% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         63747250000     51.47%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     153                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1263763                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          497.725455                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           29563970                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1263763                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.393603                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   497.725455                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.972120                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972120                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         65044252                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        65044252                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     22447938                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       22447938                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8155254                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8155254                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1533                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1533                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     30603192                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        30603192                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     30603192                       # number of overall hits
system.cpu3.dcache.overall_hits::total       30603192                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1198809                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1198809                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        78425                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        78425                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          783                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          783                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1114                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1114                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1277234                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1277234                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1277234                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1277234                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     23646747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23646747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8233679                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8233679                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     31880426                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31880426                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     31880426                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31880426                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.050697                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050697                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009525                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009525                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.289037                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.289037                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.420854                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.420854                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.040063                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040063                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.040063                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040063                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       102121                       # number of writebacks
system.cpu3.dcache.writebacks::total           102121                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           122699                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          118794790                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           122699                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           968.180588                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        256184383                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       256184383                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    127908143                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      127908143                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    127908143                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       127908143                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    127908143                       # number of overall hits
system.cpu3.icache.overall_hits::total      127908143                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       122699                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       122699                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       122699                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        122699                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       122699                       # number of overall misses
system.cpu3.icache.overall_misses::total       122699                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    128030842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    128030842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    128030842                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    128030842                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    128030842                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    128030842                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000958                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000958                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000958                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000958                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000958                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000958                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       122699                       # number of writebacks
system.cpu3.icache.writebacks::total           122699                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     141                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     97512                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     786     29.22%     29.22% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    126      4.68%     33.90% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     77      2.86%     36.77% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1701     63.23%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2690                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      786     46.29%     46.29% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     126      7.42%     53.71% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      77      4.53%     58.24% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     709     41.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1698                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            122301685000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                6174000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               12958000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              160361000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        122481178000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.416814                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.631227                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   40      1.18%      1.18% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  109      3.20%      4.38% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 2228     65.47%     69.85% # number of callpals executed
system.cpu4.kern.callpal::rdps                    252      7.41%     77.26% # number of callpals executed
system.cpu4.kern.callpal::rti                     259      7.61%     84.87% # number of callpals executed
system.cpu4.kern.callpal::callsys                  55      1.62%     86.48% # number of callpals executed
system.cpu4.kern.callpal::rdunique                460     13.52%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  3403                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              368                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                118                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                118                      
system.cpu4.kern.mode_good::user                  118                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.320652                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.485597                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       60159185500     48.57%     48.57% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         63689678500     51.43%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     109                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1268395                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          484.798580                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           30194233                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1268395                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.805071                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   484.798580                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.946872                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.946872                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         64912511                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        64912511                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     22402512                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       22402512                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8130803                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8130803                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1519                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1519                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1119                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1119                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     30533315                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        30533315                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     30533315                       # number of overall hits
system.cpu4.dcache.overall_hits::total       30533315                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1202727                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1202727                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        77278                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        77278                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          690                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          690                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1024                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1024                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1280005                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1280005                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1280005                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1280005                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     23605239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     23605239                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8208081                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8208081                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         2143                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2143                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     31813320                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     31813320                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     31813320                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     31813320                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.050952                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.050952                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.009415                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.009415                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.312359                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.312359                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.477835                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.477835                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.040235                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.040235                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.040235                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.040235                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       103018                       # number of writebacks
system.cpu4.dcache.writebacks::total           103018                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           120314                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          110349263                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           120314                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           917.177245                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        255748872                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       255748872                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    127693965                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      127693965                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    127693965                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       127693965                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    127693965                       # number of overall hits
system.cpu4.icache.overall_hits::total      127693965                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       120314                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       120314                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       120314                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        120314                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       120314                       # number of overall misses
system.cpu4.icache.overall_misses::total       120314                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    127814279                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    127814279                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    127814279                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    127814279                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    127814279                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    127814279                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000941                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000941                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000941                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000941                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000941                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000941                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       120314                       # number of writebacks
system.cpu4.icache.writebacks::total           120314                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     142                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     94975                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     794     29.43%     29.43% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    126      4.67%     34.10% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     78      2.89%     36.99% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1700     63.01%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                2698                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      794     46.32%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     126      7.35%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      78      4.55%     58.23% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     716     41.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1714                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            122294926500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                6174000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               13544000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              161778000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        122476422500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.421176                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.635285                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   36      1.06%      1.06% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  111      3.26%      4.32% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2227     65.50%     69.82% # number of callpals executed
system.cpu5.kern.callpal::rdps                    252      7.41%     77.24% # number of callpals executed
system.cpu5.kern.callpal::rti                     267      7.85%     85.09% # number of callpals executed
system.cpu5.kern.callpal::callsys                  61      1.79%     86.88% # number of callpals executed
system.cpu5.kern.callpal::rdunique                446     13.12%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  3400                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              378                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                125                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                125                      
system.cpu5.kern.mode_good::user                  125                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.330688                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.497018                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       61400968000     49.58%     49.58% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         62443196500     50.42%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     111                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1241320                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          498.017353                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           28829863                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1241320                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            23.225166                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   498.017353                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.972690                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.972690                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         63636278                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        63636278                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     21958173                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       21958173                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7982649                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7982649                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1560                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1560                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1184                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1184                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     29940822                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        29940822                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     29940822                       # number of overall hits
system.cpu5.dcache.overall_hits::total       29940822                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      1174711                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1174711                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        74850                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        74850                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          695                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          695                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          944                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          944                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      1249561                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1249561                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1249561                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1249561                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     23132884                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     23132884                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8057499                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8057499                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     31190383                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     31190383                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     31190383                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     31190383                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.050781                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.050781                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.009289                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.009289                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.308204                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.308204                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.443609                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.443609                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.040062                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040062                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.040062                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.040062                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       103495                       # number of writebacks
system.cpu5.dcache.writebacks::total           103495                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           118110                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          109057042                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           118110                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           923.351469                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.001966                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.998034                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000004                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999996                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        250785556                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       250785556                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    125215613                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      125215613                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    125215613                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       125215613                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    125215613                       # number of overall hits
system.cpu5.icache.overall_hits::total      125215613                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       118110                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       118110                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       118110                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        118110                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       118110                       # number of overall misses
system.cpu5.icache.overall_misses::total       118110                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    125333723                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    125333723                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    125333723                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    125333723                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    125333723                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    125333723                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000942                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000942                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000942                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000942                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000942                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000942                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       118110                       # number of writebacks
system.cpu5.icache.writebacks::total           118110                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      2302                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     549     26.78%     26.78% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    126      6.15%     32.93% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     45      2.20%     35.12% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1330     64.88%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                2050                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      549     44.85%     44.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     126     10.29%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      45      3.68%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     504     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1224                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            122367711000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                6174000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                7402500      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               66188000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        122447475500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.378947                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.597073                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 1708     80.15%     80.15% # number of callpals executed
system.cpu6.kern.callpal::rdps                    252     11.83%     91.98% # number of callpals executed
system.cpu6.kern.callpal::rti                     171      8.02%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  2131                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              171                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              287                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          414.573127                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1312                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              287                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             4.571429                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   414.573127                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.809713                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.809713                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           134664                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          134664                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        41628                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          41628                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        23071                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         23071                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          602                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          602                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          400                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          400                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        64699                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           64699                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        64699                       # number of overall hits
system.cpu6.dcache.overall_hits::total          64699                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          757                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          196                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          196                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           61                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          192                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          953                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           953                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          953                       # number of overall misses
system.cpu6.dcache.overall_misses::total          953                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        42385                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        42385                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        23267                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        23267                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          592                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          592                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        65652                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        65652                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        65652                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        65652                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.017860                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017860                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008424                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008424                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.092006                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.092006                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.324324                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.324324                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.014516                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.014516                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.014516                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014516                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu6.dcache.writebacks::total                4                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              274                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               2725                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs             9.945255                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           380792                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          380792                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       189985                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         189985                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       189985                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          189985                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       189985                       # number of overall hits
system.cpu6.icache.overall_hits::total         189985                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          274                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          274                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          274                       # number of overall misses
system.cpu6.icache.overall_misses::total          274                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       190259                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       190259                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       190259                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       190259                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       190259                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       190259                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001440                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001440                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001440                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001440                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001440                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001440                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          274                       # number of writebacks
system.cpu6.icache.writebacks::total              274                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     143                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     96003                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     814     29.18%     29.18% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    126      4.52%     33.69% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    125      4.48%     38.17% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1725     61.83%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                2790                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      814     44.14%     44.14% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     126      6.83%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     125      6.78%     57.75% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     779     42.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1844                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            122307411000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                6174000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               14666500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              153180500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        122481432000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.451594                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.660932                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   20      0.58%      0.58% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  115      3.31%      3.89% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 2324     66.94%     70.82% # number of callpals executed
system.cpu7.kern.callpal::rdps                    252      7.26%     78.08% # number of callpals executed
system.cpu7.kern.callpal::rti                     260      7.49%     85.57% # number of callpals executed
system.cpu7.kern.callpal::callsys                  52      1.50%     87.07% # number of callpals executed
system.cpu7.kern.callpal::rdunique                449     12.93%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  3472                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              375                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                116                      
system.cpu7.kern.mode_good::user                  116                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.309333                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.472505                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       60227682000     48.63%     48.63% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         63623824500     51.37%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     115                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          1275778                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          501.252408                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           30503990                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1275778                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            23.910108                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   501.252408                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.979009                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.979009                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         64853390                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        64853390                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     22371753                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       22371753                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8120718                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8120718                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1595                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1595                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1220                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1220                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     30492471                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        30492471                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     30492471                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30492471                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      1210136                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      1210136                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        77106                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        77106                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          603                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          603                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          898                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          898                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      1287242                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1287242                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1287242                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1287242                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     23581889                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     23581889                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8197824                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8197824                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         2118                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2118                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     31779713                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31779713                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     31779713                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     31779713                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.051316                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.051316                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.009406                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.009406                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.274340                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.274340                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.423985                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.423985                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.040505                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.040505                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.040505                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.040505                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       109626                       # number of writebacks
system.cpu7.dcache.writebacks::total           109626                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           120866                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          125268363                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           120866                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1036.423502                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     0.003845                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   511.996155                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.000008                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.999992                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        255469450                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       255469450                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    127553426                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      127553426                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    127553426                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       127553426                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    127553426                       # number of overall hits
system.cpu7.icache.overall_hits::total      127553426                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       120866                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       120866                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       120866                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        120866                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       120866                       # number of overall misses
system.cpu7.icache.overall_misses::total       120866                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    127674292                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    127674292                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    127674292                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    127674292                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    127674292                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    127674292                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000947                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000947                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000947                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000947                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000947                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000947                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       120866                       # number of writebacks
system.cpu7.icache.writebacks::total           120866                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  570                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 570                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4428                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4428                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        17504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19031                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   141951                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1925                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1023146                       # number of replacements
system.l2.tags.tagsinuse                  3972.141112                       # Cycle average of tags in use
system.l2.tags.total_refs                    10682748                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1023146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.441079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1184.506691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    25.513026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   233.997623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    37.503705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   474.394566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    43.364448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   771.778585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    11.847873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   330.491484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     7.453398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   218.473594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     8.621404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   180.589186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.195711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.037479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    26.548008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   416.824329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.289186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.057128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.115819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.010587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.188423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.080686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.053338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.044089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.006481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.101764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4059                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 100639729                       # Number of tag accesses
system.l2.tags.data_accesses                100639729                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       890655                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           890655                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       171498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           171498                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          209                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          819                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1478                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                180                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        50807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        56159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        23863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        52336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        58843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        51201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        52265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                345474                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       116678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       101607                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        74975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       115821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst       118367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst       115826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst       107227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             750764                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1117131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1079850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        63148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1104169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data      1133485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data      1121323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data      1100835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6720265                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       116678                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1167938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       101607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1136009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        74975                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        87011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       115821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1156505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       118367                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data      1192328                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       115826                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data      1172524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          263                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       107227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data      1153100                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7816503                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       116678                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1167938                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       101607                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1136009                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        74975                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        87011                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       115821                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1156505                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       118367                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data      1192328                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       115826                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data      1172524                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          263                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          324                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       107227                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data      1153100                       # number of overall hits
system.l2.overall_hits::total                 7816503                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2079                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          657                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         2098                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         1115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9429                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              750                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        17236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        16667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       203093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        18233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        11940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data        17195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        17767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              302163                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         6619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        21325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        16457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         6878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst         2284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        13639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69160                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        51509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       117895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       152535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        86429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data        59569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data        47166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data       101448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          616557                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         6619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        68745                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        21325                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       134562                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        16457                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       355628                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         6878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       104662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        71509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         2284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        64361                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        13639                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       119215                       # number of demand (read+write) misses
system.l2.demand_misses::total                 987880                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         6619                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        68745                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        21325                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       134562                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        16457                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       355628                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         6878                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       104662                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1947                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        71509                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         2284                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        64361                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        13639                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       119215                       # number of overall misses
system.l2.overall_misses::total                987880                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       890655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       890655                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       171498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       171498                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          690                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2288                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3478                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          714                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         2151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         1258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10907                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           86                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        68043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        72826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       226956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        70569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        70783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        68396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        70032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            647637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       123297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       122932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        91432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       122699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst       120314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst       118110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst       120866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         819924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1168640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1197745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       215683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1190598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1193054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      1168489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      1202283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7336822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       123297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1236683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       122932                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1270571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        91432                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       442639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       122699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1261167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       120314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      1263837                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       118110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      1236885                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       120866                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      1272315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8804383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       123297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1236683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       122932                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1270571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        91432                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       442639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       122699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1261167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       120314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      1263837                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       118110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      1236885                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       120866                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      1272315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8804383                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.763768                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.908654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.810976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.764520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.920168                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.975360                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.981707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.886328                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.864491                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.607306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.821429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.701299                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.849558                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.879699                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.902655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.872180                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.806452                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.253310                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.228861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.894856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.258371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.168685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.251404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.253698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466562                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.053683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.173470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.179992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.056056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.016183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.019338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.040146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.112844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.084349                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.044076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.098431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.707218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.072593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.049930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.040365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.018182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.084379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084036                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.053683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.055588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.173470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.179992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.803427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.056056                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.082988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.016183                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.056581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.019338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.052035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.040146                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.104972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.112844                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.093699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112203                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.053683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.055588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.173470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.179992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.803427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.056056                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.082988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.016183                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.056581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.019338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.052035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.040146                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.104972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.112844                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.093699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112203                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               345445                       # number of writebacks
system.l2.writebacks::total                    345445                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 565                       # Transaction distribution
system.membus.trans_dist::ReadResp             686287                       # Transaction distribution
system.membus.trans_dist::WriteReq               2508                       # Transaction distribution
system.membus.trans_dist::WriteResp              2508                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       347365                       # Transaction distribution
system.membus.trans_dist::CleanEvict           587502                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23259                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6578                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13162                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318857                       # Transaction distribution
system.membus.trans_dist::ReadExResp           299180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        685722                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2965417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2971563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2977333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85141888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85160919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85284119                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1974291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1974291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1974291                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            23209611                       # DTB read hits
system.switch_cpus0.dtb.read_misses             87470                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        23162159                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            8108007                       # DTB write hits
system.switch_cpus0.dtb.write_misses             3836                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        8034625                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            31317618                       # DTB hits
system.switch_cpus0.dtb.data_misses             91306                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        31196784                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          125234725                       # ITB hits
system.switch_cpus0.itb.fetch_misses               33                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      125234758                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               244953866                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          125712939                       # Number of instructions committed
system.switch_cpus0.committedOps            125712939                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     85136645                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      55463314                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             791959                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      9237471                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            85136645                       # number of integer instructions
system.switch_cpus0.num_fp_insts             55463314                       # number of float instructions
system.switch_cpus0.num_int_register_reads    168474343                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     56975844                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     79127207                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     48447339                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             31423713                       # number of memory refs
system.switch_cpus0.num_load_insts           23311303                       # Number of load instructions
system.switch_cpus0.num_store_insts           8112410                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      119300489.693037                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      125653376.306963                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.512968                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.487032                       # Percentage of idle cycles
system.switch_cpus0.Branches                 11206930                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      1275339      1.01%      1.01% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         46853193     37.24%     38.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         3359355      2.67%     40.93% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     40.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       23074076     18.34%     59.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         286319      0.23%     59.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3839042      3.05%     62.55% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      14025786     11.15%     73.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         545682      0.43%     74.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        182712      0.15%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        23317339     18.53%     92.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        8112824      6.45%     99.26% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        932578      0.74%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         125804245                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            23596577                       # DTB read hits
system.switch_cpus1.dtb.read_misses             89669                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        23570455                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            8214662                       # DTB write hits
system.switch_cpus1.dtb.write_misses             3162                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        8151404                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            31811239                       # DTB hits
system.switch_cpus1.dtb.data_misses             92831                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        31721859                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          127304814                       # ITB hits
system.switch_cpus1.itb.fetch_misses               33                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      127304847                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               244959861                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          127712095                       # Number of instructions committed
system.switch_cpus1.committedOps            127712095                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses     86386855                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      56497422                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             776954                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts      9404921                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts            86386855                       # number of integer instructions
system.switch_cpus1.num_fp_insts             56497422                       # number of float instructions
system.switch_cpus1.num_int_register_reads    171125194                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     57776026                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     80651663                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     49362538                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             31917002                       # number of memory refs
system.switch_cpus1.num_load_insts           23698453                       # Number of load instructions
system.switch_cpus1.num_store_insts           8218549                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      117305088.134294                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      127654772.865706                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.521125                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.478875                       # Percentage of idle cycles
system.switch_cpus1.Branches                 11378589                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      1273637      1.00%      1.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         47489657     37.16%     38.15% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         3413109      2.67%     40.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     40.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       23515276     18.40%     59.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         262031      0.21%     59.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3912908      3.06%     62.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      14329083     11.21%     73.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         557234      0.44%     74.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        185360      0.15%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        23702274     18.55%     92.83% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        8218661      6.43%     99.26% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        945696      0.74%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         127804926                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            24126159                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1871                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        23374340                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            6719846                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1855                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        5857884                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            30846005                       # DTB hits
system.switch_cpus2.dtb.data_misses              3726                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        29232224                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          111324682                       # ITB hits
system.switch_cpus2.itb.fetch_misses              587                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      111325269                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               245247864                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          116400204                       # Number of instructions committed
system.switch_cpus2.committedOps            116400204                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     84627274                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      49731472                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             997942                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5308151                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            84627274                       # number of integer instructions
system.switch_cpus2.num_fp_insts             49731472                       # number of float instructions
system.switch_cpus2.num_int_register_reads    157228849                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     54514934                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     52551216                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     46092375                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             30856428                       # number of memory refs
system.switch_cpus2.num_load_insts           24133991                       # Number of load instructions
system.switch_cpus2.num_store_insts           6722437                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      128843396.166141                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      116404467.833859                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.474640                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.525360                       # Percentage of idle cycles
system.switch_cpus2.Branches                  6622936                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      1573754      1.35%      1.35% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         43498567     37.37%     38.72% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           69523      0.06%     38.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     38.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20626905     17.72%     56.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         465586      0.40%     56.90% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       10299640      8.85%     65.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       8872570      7.62%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            513      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt            40      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.37% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        24178797     20.77%     94.14% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        6723499      5.78%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         94536      0.08%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         116403930                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            23637286                       # DTB read hits
system.switch_cpus3.dtb.read_misses             87465                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        23609798                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            8236209                       # DTB write hits
system.switch_cpus3.dtb.write_misses             4747                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        8175937                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            31873495                       # DTB hits
system.switch_cpus3.dtb.data_misses             92212                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        31785735                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          127543474                       # ITB hits
system.switch_cpus3.itb.fetch_misses               32                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      127543506                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               244961284                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          127938630                       # Number of instructions committed
system.switch_cpus3.committedOps            127938630                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses     86554530                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      56582060                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             783022                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts      9416486                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts            86554530                       # number of integer instructions
system.switch_cpus3.num_fp_insts             56582060                       # number of float instructions
system.switch_cpus3.num_int_register_reads    171447438                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     57889205                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     80758480                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     49432269                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             31978589                       # number of memory refs
system.switch_cpus3.num_load_insts           23736921                       # Number of load instructions
system.switch_cpus3.num_store_insts           8241668                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      117080111.482737                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      127881172.517263                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.522046                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.477954                       # Percentage of idle cycles
system.switch_cpus3.Branches                 11398712                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      1279160      1.00%      1.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         47592044     37.17%     38.17% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         3419225      2.67%     40.84% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     40.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       23547062     18.39%     59.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         270281      0.21%     59.44% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3918447      3.06%     62.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      14338643     11.20%     73.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         557692      0.44%     74.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        185840      0.15%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        23740955     18.54%     92.83% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        8241842      6.44%     99.27% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        939651      0.73%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         128030842                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            23595385                       # DTB read hits
system.switch_cpus4.dtb.read_misses             89514                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        23589633                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            8210197                       # DTB write hits
system.switch_cpus4.dtb.write_misses             4359                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        8162451                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            31805582                       # DTB hits
system.switch_cpus4.dtb.data_misses             93873                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        31752084                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          127422428                       # ITB hits
system.switch_cpus4.itb.fetch_misses               33                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      127422461                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               244962557                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          127720406                       # Number of instructions committed
system.switch_cpus4.committedOps            127720406                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses     86367837                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      56535376                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             775453                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts      9401531                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts            86367837                       # number of integer instructions
system.switch_cpus4.num_fp_insts             56535376                       # number of float instructions
system.switch_cpus4.num_int_register_reads    171126483                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes     57755682                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     80700226                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     49394156                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             31912088                       # number of memory refs
system.switch_cpus4.num_load_insts           23696962                       # Number of load instructions
system.switch_cpus4.num_store_insts           8215126                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      117297028.068155                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      127665528.931845                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.521163                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.478837                       # Percentage of idle cycles
system.switch_cpus4.Branches                 11373535                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass      1278660      1.00%      1.00% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         47462654     37.13%     38.13% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         3415798      2.67%     40.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     40.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       23529749     18.41%     59.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         266271      0.21%     59.42% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        3915419      3.06%     62.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      14333233     11.21%     73.70% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         557448      0.44%     74.14% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        185608      0.15%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     74.28% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        23700281     18.54%     92.83% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        8215264      6.43%     99.25% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        953894      0.75%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         127814279                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            23121266                       # DTB read hits
system.switch_cpus5.dtb.read_misses             87562                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        23113020                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            8059651                       # DTB write hits
system.switch_cpus5.dtb.write_misses             3776                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        8009227                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            31180917                       # DTB hits
system.switch_cpus5.dtb.data_misses             91338                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        31122247                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          124929769                       # ITB hits
system.switch_cpus5.itb.fetch_misses               33                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      124929802                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               244953047                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          125242385                       # Number of instructions committed
system.switch_cpus5.committedOps            125242385                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses     84745345                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      55361595                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             769969                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts      9211127                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts            84745345                       # number of integer instructions
system.switch_cpus5.num_fp_insts             55361595                       # number of float instructions
system.switch_cpus5.num_int_register_reads    167839480                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     56691889                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     78999598                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     48362820                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             31286701                       # number of memory refs
system.switch_cpus5.num_load_insts           23222701                       # Number of load instructions
system.switch_cpus5.num_store_insts           8064000                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      119770050.368657                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      125182996.631343                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.511049                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.488951                       # Percentage of idle cycles
system.switch_cpus5.Branches                 11153714                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      1266003      1.01%      1.01% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         46611074     37.19%     38.20% # Class of executed instruction
system.switch_cpus5.op_class::IntMult         3351135      2.67%     40.87% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     40.87% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       23036380     18.38%     59.25% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         276318      0.22%     59.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        3833306      3.06%     62.53% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      14013482     11.18%     73.71% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         545114      0.43%     74.15% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        182120      0.15%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        23225998     18.53%     92.82% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        8064127      6.43%     99.26% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        928666      0.74%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         125333723                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               43048                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              24101                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               67149                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              29889                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          29889                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               244895122                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             190259                       # Number of instructions committed
system.switch_cpus6.committedOps               190259                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       181181                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               7980                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        13594                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              181181                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       244114                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       142200                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                67320                       # number of memory refs
system.switch_cpus6.num_load_insts              43048                       # Number of load instructions
system.switch_cpus6.num_store_insts             24272                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      244705307.331593                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      189814.668407                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000775                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999225                       # Percentage of idle cycles
system.switch_cpus6.Branches                    25684                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1224      0.64%      0.64% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           110075     57.86%     58.50% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             630      0.33%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           44316     23.29%     82.12% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          24275     12.76%     94.88% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9739      5.12%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            190259                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            23572217                       # DTB read hits
system.switch_cpus7.dtb.read_misses             87692                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        23567602                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            8199910                       # DTB write hits
system.switch_cpus7.dtb.write_misses             4600                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        8152053                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            31772127                       # DTB hits
system.switch_cpus7.dtb.data_misses             92292                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        31719655                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          127291740                       # ITB hits
system.switch_cpus7.itb.fetch_misses               33                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      127291773                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               244963067                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          127582000                       # Number of instructions committed
system.switch_cpus7.committedOps            127582000                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses     86258503                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      56498081                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             771839                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts      9394112                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts            86258503                       # number of integer instructions
system.switch_cpus7.num_fp_insts             56498081                       # number of float instructions
system.switch_cpus7.num_int_register_reads    170944352                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes     57676823                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     80656867                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     49363843                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             31876860                       # number of memory refs
system.switch_cpus7.num_load_insts           23671779                       # Number of load instructions
system.switch_cpus7.num_store_insts           8205081                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      117437098.765071                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      127525968.234929                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.520593                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.479407                       # Percentage of idle cycles
system.switch_cpus7.Branches                 11361575                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass      1271443      1.00%      1.00% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         47406357     37.13%     38.13% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         3413011      2.67%     40.80% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     40.80% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       23517228     18.42%     59.22% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         262219      0.21%     59.42% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        3913341      3.07%     62.49% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      14329414     11.22%     73.71% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         557138      0.44%     74.15% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        185360      0.15%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     74.29% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        23675043     18.54%     92.84% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        8205202      6.43%     99.26% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        938536      0.74%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         127674292                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     17733593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5539222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      8646087                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         173236                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       102226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71010                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                565                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8212395                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2508                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       890655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       171498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2491775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           21754                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6758                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           667314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          667314                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        819924                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7391906                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       285014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3091305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       250512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2997415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       261311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1326227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       251450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3000282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       252770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      3055480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       262637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3071673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         2853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       247032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      3018805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21375386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10349888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     86568523                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8165120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     88883408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10872256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     45283028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      8240064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     87989800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      8477184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     88333784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9249728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     86417344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        22144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        56024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      8074624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     89279120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              636262039                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1027001                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18763662                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.309050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.510157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7954680     42.39%     42.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4058564     21.63%     64.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2839010     15.13%     79.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1891967     10.08%     89.24% # Request fanout histogram
system.tol2bus.snoop_fanout::4                1155150      6.16%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 715297      3.81%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  93553      0.50%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  51846      0.28%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3595      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18763662                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000800                       # Number of seconds simulated
sim_ticks                                   800445500                       # Number of ticks simulated
final_tick                               2473011534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1098408932                       # Simulator instruction rate (inst/s)
host_op_rate                               1098391105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              529348941                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773704                       # Number of bytes of host memory used
host_seconds                                     1.51                       # Real time elapsed on the host
sim_insts                                  1660887574                       # Number of instructions simulated
sim_ops                                    1660887574                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       228928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       589632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        37760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        79040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       107968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       606080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1666176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       228928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        37760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       107968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        386432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       604992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          604992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      9914479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2958353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       879510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1039421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    286000733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    736629789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     47173730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     98745011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst    134884886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    757178346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      2238753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      1199332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1679065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      1039421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2081560831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      9914479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       879510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    286000733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     47173730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    134884886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      2238753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1679065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        482771157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       755819103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            755819103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       755819103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      9914479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2958353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       879510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1039421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    286000733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    736629789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     47173730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     98745011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    134884886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    757178346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      2238753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      1199332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1679065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      1039421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2837379934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       702                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     291     41.75%     41.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     13.20%     54.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.14%     55.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.14%     55.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    312     44.76%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      291     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     13.63%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.15%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     290     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  675                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               693344000     93.40%     93.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.93%     94.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     94.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     94.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               41856500      5.64%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           742314000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.929487                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.968436                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  509     83.72%     83.72% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.82%     84.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      94     15.46%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   608                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               94                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               56                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          436.438954                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             173569                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              478                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           363.115063                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   436.438954                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.852420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.852420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            77353                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           77353                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        23842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          23842                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13429                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          659                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          659                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          568                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        37271                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           37271                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        37271                       # number of overall hits
system.cpu0.dcache.overall_hits::total          37271                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           75                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           29                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          104                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           104                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          104                       # number of overall misses
system.cpu0.dcache.overall_misses::total          104                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        23917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        23917                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        13458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        13458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        37375                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        37375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        37375                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        37375                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002155                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020802                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020802                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018998                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002783                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002783                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002783                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002783                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu0.dcache.writebacks::total               14                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              251                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9621707                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              763                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         12610.363041                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           254367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          254367                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       126807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126807                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       126807                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       126807                       # number of overall hits
system.cpu0.icache.overall_hits::total         126807                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          251                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          251                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           251                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          251                       # number of overall misses
system.cpu0.icache.overall_misses::total          251                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       127058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       127058                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       127058                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       127058                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       127058                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       127058                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001975                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001975                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001975                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001975                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001975                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001975                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          251                       # number of writebacks
system.cpu0.icache.writebacks::total              251                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        25                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       6     26.09%     26.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      4.35%     30.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      4.35%     34.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     15     65.22%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  23                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               739133000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 594000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           739940500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.565217                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   19     82.61%     82.61% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      8.70%     91.30% # number of callpals executed
system.cpu1.kern.callpal::rti                       2      8.70%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    23                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               43                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          442.433936                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1845435                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              486                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          3797.191358                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   442.433936                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.864129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.864129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             2683                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            2683                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          815                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            815                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          413                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           413                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            7                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            5                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         1228                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1228                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         1228                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1228                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           57                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            7                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           64                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           64                       # number of overall misses
system.cpu1.dcache.overall_misses::total           64                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         1292                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1292                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         1292                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1292                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.065367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065367                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016667                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.049536                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.049536                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.049536                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049536                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu1.dcache.writebacks::total               12                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              110                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18150332                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              622                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29180.598071                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8772                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8772                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         4221                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           4221                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         4221                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            4221                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         4221                       # number of overall hits
system.cpu1.icache.overall_hits::total           4221                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          110                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          110                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          110                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           110                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          110                       # number of overall misses
system.cpu1.icache.overall_misses::total          110                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         4331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         4331                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         4331                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         4331                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         4331                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         4331                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.025398                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.025398                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.025398                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.025398                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.025398                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.025398                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          110                       # number of writebacks
system.cpu1.icache.writebacks::total              110                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2232                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     699     47.88%     47.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.07%     47.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     48.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    759     51.99%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1460                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      699     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.07%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.07%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     698     49.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1399                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               477845500     80.24%     80.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     80.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.03%     80.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              117453500     19.72%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           595512500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.919631                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.958219                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      1.30%      1.36% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.13%      1.49% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1419     92.02%     93.51% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.13%     93.64% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.06%     93.71% # number of callpals executed
system.cpu2.kern.callpal::rti                      39      2.53%     96.24% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      1.30%     97.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.32%     97.86% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      2.14%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1542                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               60                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 38                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 39                      
system.cpu2.kern.mode_good::user                   38                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.650000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.785714                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         275120000     52.64%     52.64% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           247535500     47.36%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12830                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          489.177786                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             338085                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13226                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.562150                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   489.177786                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.955425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.955425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           654871                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          654871                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       182912                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         182912                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       112139                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        112139                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         6363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6363                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         6609                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6609                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       295051                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          295051                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       295051                       # number of overall hits
system.cpu2.dcache.overall_hits::total         295051                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9739                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9739                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2915                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2915                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          284                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          284                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           34                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12654                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12654                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       192651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       192651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       115054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       115054                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         6647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         6643                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6643                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       307705                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       307705                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       307705                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       307705                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050553                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050553                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.025336                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025336                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.042726                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.042726                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.005118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005118                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.041124                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041124                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.041124                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041124                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7564                       # number of writebacks
system.cpu2.dcache.writebacks::total             7564                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5587                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.978235                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2037879                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6099                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           334.133301                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.978235                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999957                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2102190                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2102190                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1042707                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1042707                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1042707                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1042707                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1042707                       # number of overall hits
system.cpu2.icache.overall_hits::total        1042707                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5592                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5592                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5592                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5592                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5592                       # number of overall misses
system.cpu2.icache.overall_misses::total         5592                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1048299                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1048299                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1048299                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1048299                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1048299                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1048299                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005334                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005334                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005334                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005334                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005334                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005334                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5587                       # number of writebacks
system.cpu2.icache.writebacks::total             5587                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       844                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     118     46.27%     46.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.39%     46.67% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.78%     47.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    134     52.55%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 255                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      118     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.42%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.84%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     116     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  237                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               730583500     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                8359000      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           739322000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.865672                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.929412                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.30%      0.30% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     17.58%     17.88% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.52%     19.39% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  182     55.15%     74.55% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.91%     75.45% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     21.21%     96.67% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.73%     99.39% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.61%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   330                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         707312000     98.85%     98.85% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.15%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2300                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          445.658252                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1168674                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2740                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           426.523358                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   445.658252                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.870426                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.870426                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            83531                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           83531                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23667                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23667                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13391                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13391                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          481                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          481                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          509                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        37058                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           37058                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        37058                       # number of overall hits
system.cpu3.dcache.overall_hits::total          37058                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1746                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          686                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          686                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           47                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2432                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2432                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2432                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2432                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        25413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        25413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        14077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        14077                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        39490                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        39490                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        39490                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        39490                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.068705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.068705                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.048732                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048732                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.089015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.089015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.028626                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.028626                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.061585                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.061585                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.061585                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.061585                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1066                       # number of writebacks
system.cpu3.dcache.writebacks::total             1066                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1434                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24047168                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1946                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         12357.229188                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           290960                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          290960                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       143329                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         143329                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       143329                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          143329                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       143329                       # number of overall hits
system.cpu3.icache.overall_hits::total         143329                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1434                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1434                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1434                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1434                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1434                       # number of overall misses
system.cpu3.icache.overall_misses::total         1434                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       144763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       144763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       144763                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       144763                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       144763                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       144763                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009906                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009906                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009906                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009906                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009906                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009906                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1434                       # number of writebacks
system.cpu3.icache.writebacks::total             1434                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1246                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     262     49.34%     49.34% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      0.19%     49.53% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.19%     49.72% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    267     50.28%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 531                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      260     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.19%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     259     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  521                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               932174000     98.81%     98.81% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     98.81% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.01%     98.82% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               11112000      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           943447000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.992366                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.970037                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.981168                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      1.15%      1.15% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      8.69%      9.84% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  428     70.16%     80.00% # number of callpals executed
system.cpu4.kern.callpal::rdps                      3      0.49%     80.49% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.16%     80.66% # number of callpals executed
system.cpu4.kern.callpal::rti                     101     16.56%     97.21% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      2.46%     99.67% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   610                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel         871533000     92.03%     92.03% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      7.97%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12535                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          444.269895                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             545294                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13047                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            41.794589                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   444.269895                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.867715                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.867715                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           358642                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          358642                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        77382                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          77382                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80383                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80383                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1175                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1175                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1267                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157765                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157765                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157765                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157765                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5686                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5686                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6925                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6925                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          128                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           26                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12611                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12611                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12611                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12611                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        83068                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        83068                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        87308                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        87308                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1293                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1293                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       170376                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       170376                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       170376                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       170376                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.068450                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.068450                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.079317                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.079317                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.098235                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.098235                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.020108                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.020108                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.074019                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.074019                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.074019                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.074019                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8009                       # number of writebacks
system.cpu4.dcache.writebacks::total             8009                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4607                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.970642                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           18085880                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5119                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3533.088494                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.970642                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999943                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           918963                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          918963                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       452568                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         452568                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       452568                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          452568                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       452568                       # number of overall hits
system.cpu4.icache.overall_hits::total         452568                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4609                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4609                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4609                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4609                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4609                       # number of overall misses
system.cpu4.icache.overall_misses::total         4609                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       457177                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       457177                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       457177                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       457177                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       457177                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       457177                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.010081                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010081                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.010081                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010081                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.010081                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010081                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4607                       # number of writebacks
system.cpu4.icache.writebacks::total             4607                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               742552000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           743332500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    21                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               17                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          421.216150                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              51262                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              425                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           120.616471                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   421.216150                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.822688                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.822688                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1507                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1507                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          426                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            426                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          234                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           234                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           12                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          660                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             660                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          660                       # number of overall hits
system.cpu5.dcache.overall_hits::total            660                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           42                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            6                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            6                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           48                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           48                       # number of overall misses
system.cpu5.dcache.overall_misses::total           48                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          468                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          468                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          708                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          708                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          708                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          708                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.089744                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.089744                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.025000                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.025000                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.067797                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.067797                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.067797                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.067797                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu5.dcache.writebacks::total                5                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               89                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           16414628                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              601                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         27312.193012                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4235                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4235                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         1984                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1984                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         1984                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1984                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         1984                       # number of overall hits
system.cpu5.icache.overall_hits::total           1984                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           89                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           89                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           89                       # number of overall misses
system.cpu5.icache.overall_misses::total           89                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2073                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2073                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2073                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2073                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2073                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2073                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.042933                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.042933                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.042933                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.042933                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.042933                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.042933                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu5.icache.writebacks::total               89                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               771557500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           772334000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu6.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    19                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements                4                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          404.388737                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             116262                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              324                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           358.833333                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   404.388737                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.789822                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.789822                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1347                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1347                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          409                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            409                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          231                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           231                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            7                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          640                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             640                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          640                       # number of overall hits
system.cpu6.dcache.overall_hits::total            640                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            4                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            6                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           11                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           11                       # number of overall misses
system.cpu6.dcache.overall_misses::total           11                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          651                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          651                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          651                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          651                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.016827                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016827                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.017021                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016897                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016897                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016897                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016897                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             367249                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           717.283203                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             3842                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            3842                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         1921                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1921                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         1921                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1921                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         1921                       # number of overall hits
system.cpu6.icache.overall_hits::total           1921                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         1921                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1921                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         1921                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1921                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         1921                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1921                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               737477000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.03%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 578000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           738299000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               17                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          449.057237                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              52579                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              441                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           119.226757                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   449.057237                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.877065                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.877065                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1456                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1456                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          417                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            417                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          238                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           238                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            8                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            4                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          655                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             655                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          655                       # number of overall hits
system.cpu7.dcache.overall_hits::total            655                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           27                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            9                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            6                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           36                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           36                       # number of overall misses
system.cpu7.dcache.overall_misses::total           36                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          444                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          444                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          691                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          691                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          691                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          691                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.060811                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.060811                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.036437                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.036437                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.052098                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.052098                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.052098                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.052098                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               90                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           15517038                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              602                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         25775.810631                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4172                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4172                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1951                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1951                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1951                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1951                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1951                       # number of overall hits
system.cpu7.icache.overall_hits::total           1951                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           90                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           90                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            90                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           90                       # number of overall misses
system.cpu7.icache.overall_misses::total           90                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2041                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2041                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.044096                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.044096                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.044096                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.044096                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.044096                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.044096                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu7.icache.writebacks::total               90                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 400                       # Transaction distribution
system.iobus.trans_dist::WriteResp                400                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2422                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2422                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26608                       # number of replacements
system.l2.tags.tagsinuse                  4032.245150                       # Cycle average of tags in use
system.l2.tags.total_refs                       53938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.762161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      873.280237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.404714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     7.722283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    29.033744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     9.960807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   636.070158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1770.813423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    63.863395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    71.486739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   196.917006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   342.518953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     2.407065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     3.345591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     1.929354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     2.491679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.213203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.155291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.432327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.017453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.048075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976807                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    626278                       # Number of tag accesses
system.l2.tags.data_accesses                   626278                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16672                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16672                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         8163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8163                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1428                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst           61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6137                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6298                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           26                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           18                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3477                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           69                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           12                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13863                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          127                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           26                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           99                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           18                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2015                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3477                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          844                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1105                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2922                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3075                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst           61                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           69                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           12                       # number of overall hits
system.l2.overall_hits::total                   13863                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8920                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6038                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         6987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11083                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9216                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1687                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26041                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          124                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3577                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9216                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          590                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1235                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1687                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9473                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           13                       # number of overall misses
system.l2.overall_misses::total                 26041                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        16672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         8163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8163                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         5592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         5689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           23                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         5592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        12693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2340                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39904                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         5592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        12693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2340                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39904                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.975000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879121                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.790145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.665644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.910337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862002                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.494024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.100000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.639664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.411437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.366023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.314607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.233333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.495934                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.566038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.379310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.707759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.474526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.567587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.560000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.478261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.637650                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.494024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.587302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.100000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.639664                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.726069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.411437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.527778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.366023                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.754941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.314607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.576923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.233333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.520000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.652591                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.494024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.587302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.100000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.639664                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.726069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.411437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.527778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.366023                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.754941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.314607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.576923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.233333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.520000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.652591                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9453                       # number of writebacks
system.l2.writebacks::total                      9453                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              17673                       # Transaction distribution
system.membus.trans_dist::WriteReq                400                       # Transaction distribution
system.membus.trans_dist::WriteResp               400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9453                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12962                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              164                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            106                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             110                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8978                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        74928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2271168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2273590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2273590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             49742                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   49742    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               49742                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               24958                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14503                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               39461                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13864                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13864                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1484573                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             127058                       # Number of instructions committed
system.switch_cpus0.committedOps               127058                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       122028                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              11600                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8443                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              122028                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       155202                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        94560                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                39647                       # number of memory refs
system.switch_cpus0.num_load_insts              25142                       # Number of load instructions
system.switch_cpus0.num_store_insts             14505                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1366751.453665                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      117821.546335                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.079364                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.920636                       # Percentage of idle cycles
system.switch_cpus0.Branches                    21717                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          573      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            81029     63.77%     64.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              99      0.08%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           27216     21.42%     85.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          14507     11.42%     97.14% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3634      2.86%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            127058                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 881                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                431                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                1312                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                337                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            337                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1479823                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               4331                       # Number of instructions committed
system.switch_cpus1.committedOps                 4331                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         4198                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          391                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                4198                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         5859                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         3327                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 1314                       # number of memory refs
system.switch_cpus1.num_load_insts                881                       # Number of load instructions
system.switch_cpus1.num_store_insts               433                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1475821.382301                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       4001.617699                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002704                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997296                       # Percentage of idle cycles
system.switch_cpus1.Branches                      620                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           12      0.28%      0.28% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             2857     65.97%     66.24% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              15      0.35%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             903     20.85%     87.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            434     10.02%     97.46% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           110      2.54%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              4331                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              199059                       # DTB read hits
system.switch_cpus2.dtb.read_misses               347                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          103380                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             121680                       # DTB write hits
system.switch_cpus2.dtb.write_misses               30                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          65812                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              320739                       # DTB hits
system.switch_cpus2.dtb.data_misses               377                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          169192                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             509575                       # ITB hits
system.switch_cpus2.itb.fetch_misses              299                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         509874                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1190697                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1047910                       # Number of instructions committed
system.switch_cpus2.committedOps              1047910                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1010345                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           866                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              28365                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       147133                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1010345                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  866                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1354295                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       734524                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          511                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          453                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               321430                       # number of memory refs
system.switch_cpus2.num_load_insts             199645                       # Number of load instructions
system.switch_cpus2.num_store_insts            121785                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      410780.503156                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      779916.496844                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.655008                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.344992                       # Percentage of idle cycles
system.switch_cpus2.Branches                   183007                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19697      1.88%      1.88% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           685145     65.36%     67.24% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1529      0.15%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            148      0.01%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             23      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             22      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.40% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          207861     19.83%     87.23% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         122072     11.64%     98.87% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         11800      1.13%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1048299                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               25395                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14499                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39894                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23760                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23885                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1478587                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             144377                       # Number of instructions committed
system.switch_cpus3.committedOps               144377                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       138846                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2943                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        17172                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              138846                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  297                       # number of float instructions
system.switch_cpus3.num_int_register_reads       184684                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       105954                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                41004                       # number of memory refs
system.switch_cpus3.num_load_insts              26280                       # Number of load instructions
system.switch_cpus3.num_store_insts             14724                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1344770.845604                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      133816.154396                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.090503                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.909497                       # Percentage of idle cycles
system.switch_cpus3.Branches                    21253                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2838      1.96%      1.96% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            93064     64.29%     66.25% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             112      0.08%     66.32% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             25      0.02%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.34% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           27371     18.91%     85.25% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14733     10.18%     95.43% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6617      4.57%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            144763                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               83903                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              88546                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              172449                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             162194                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         162346                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1887228                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             456695                       # Number of instructions committed
system.switch_cpus4.committedOps               456695                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       439588                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               8689                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        47850                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              439588                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       631847                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       298923                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               173567                       # number of memory refs
system.switch_cpus4.num_load_insts              84742                       # Number of load instructions
system.switch_cpus4.num_store_insts             88825                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1348103.023813                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      539124.976187                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.285670                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.714330                       # Percentage of idle cycles
system.switch_cpus4.Branches                    59481                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9735      2.13%      2.13% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           260458     56.97%     59.10% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             537      0.12%     59.22% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.26%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           87018     19.03%     78.56% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          88896     19.44%     98.00% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          9134      2.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            457177                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 482                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                255                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 737                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                319                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1486607                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2073                       # Number of instructions committed
system.switch_cpus5.committedOps                 2073                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1973                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          199                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1973                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2614                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1511                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  739                       # number of memory refs
system.switch_cpus5.num_load_insts                482                       # Number of load instructions
system.switch_cpus5.num_store_insts               257                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1484683.844024                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       1923.155976                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001294                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998706                       # Percentage of idle cycles
system.switch_cpus5.Branches                      325                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1198     57.79%     58.22% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             502     24.22%     82.68% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            257     12.40%     95.08% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           102      4.92%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2073                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 425                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                246                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 671                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                301                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1544670                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               1921                       # Number of instructions committed
system.switch_cpus6.committedOps                 1921                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         1829                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          142                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                1829                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2452                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  673                       # number of memory refs
system.switch_cpus6.num_load_insts                425                       # Number of load instructions
system.switch_cpus6.num_store_insts               248                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1542818.392535                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       1851.607465                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001199                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998801                       # Percentage of idle cycles
system.switch_cpus6.Branches                      261                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           11      0.57%      0.57% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1119     58.25%     58.82% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.26%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             444     23.11%     82.20% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            248     12.91%     95.11% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess            94      4.89%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              1921                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 455                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                259                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 714                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1476540                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2041                       # Number of instructions committed
system.switch_cpus7.committedOps                 2041                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1942                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          160                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1942                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2596                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1510                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  716                       # number of memory refs
system.switch_cpus7.num_load_insts                455                       # Number of load instructions
system.switch_cpus7.num_store_insts               261                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1474659.381609                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       1880.618391                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001274                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998726                       # Percentage of idle cycles
system.switch_cpus7.Branches                      287                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1187     58.16%     58.60% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.24%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             476     23.32%     82.17% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            262     12.84%     95.00% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2041                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        80695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        36443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10034                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4385                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1752                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             30588                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               400                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             168                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12175                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        37963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        37120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                116994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         9459                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       640256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1308507                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       129600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       224864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       489344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1325320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         3216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         7168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         2192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4180598                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26608                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           108255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.482795                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.452176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91007     84.07%     84.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7771      7.18%     91.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2357      2.18%     93.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    883      0.82%     94.24% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    837      0.77%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1226      1.13%     96.14% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1641      1.52%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2457      2.27%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     76      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108255                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
