/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_7z[4] ? celloutsig_1_7z[10] : celloutsig_1_7z[8];
  assign celloutsig_1_5z = ~((celloutsig_1_2z | in_data[183]) & celloutsig_1_1z[0]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z[0]) & celloutsig_0_0z[0]);
  assign celloutsig_0_26z = in_data[17] ^ celloutsig_0_4z[2];
  assign celloutsig_1_18z = ~(celloutsig_1_3z ^ celloutsig_1_4z);
  assign celloutsig_0_4z = { celloutsig_0_2z[4:1], celloutsig_0_3z } & { in_data[12:10], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[125:115] & in_data[144:134];
  assign celloutsig_1_11z = { in_data[153:147], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_4z = celloutsig_1_1z[1] & ~(in_data[167]);
  assign celloutsig_1_9z = celloutsig_1_1z % { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_11z[4:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[8], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_9z[2:1], in_data[96] };
  assign celloutsig_1_1z = in_data[144:142] % { 1'h1, in_data[128:127] };
  assign celloutsig_0_0z = in_data[56] ? in_data[91:85] : in_data[29:23];
  assign celloutsig_1_19z = in_data[142] ? { celloutsig_1_2z, celloutsig_1_16z } : { celloutsig_1_17z[5:2], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_18z };
  assign celloutsig_1_6z = { in_data[159:147], celloutsig_1_1z } != { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[89:83] != celloutsig_0_0z;
  assign celloutsig_1_13z = { celloutsig_1_0z[5:3], celloutsig_1_9z } | celloutsig_1_7z[7:2];
  assign celloutsig_1_3z = & { celloutsig_1_2z, in_data[130:122] };
  assign celloutsig_1_15z = | celloutsig_1_13z[5:3];
  assign celloutsig_0_6z = celloutsig_0_1z & celloutsig_0_2z[2];
  assign celloutsig_0_2z = in_data[89:80] - in_data[57:48];
  assign celloutsig_1_7z = celloutsig_1_0z ~^ { celloutsig_1_0z[9:3], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[110:106], celloutsig_1_2z } ~^ { celloutsig_1_13z[4:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[2]) | celloutsig_1_0z[5]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_25z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_25z = { celloutsig_0_2z[4:3], celloutsig_0_6z, celloutsig_0_1z };
  assign { out_data[128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
