// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2024, Analog Devices Incorporated, All Rights Reserved
 */

#include "adrv906x_def.h"

/ {
	adrv906x_net1: adrv906x_net@SEC_EMAC_CMN_BASE_UADDR {
		compatible = "adi,adrv906x-net";
		reg = <SEC_EMAC_CMN_BASE 0x3004>;
		#address-cells = <1>;
		#size-cells = <1>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_secondary_eth_recov_clk>;

		ethernet-ports {
			#address-cells = <1>;
			#size-cells = <1>;
			port@0 {
				id = <0>;
				reg = <SEC_EMAC_MAC_0_BASE 0x14>, <SEC_EMAC_MAC_0_TX 0x70>,
					  <SEC_EMAC_MAC_0_RX 0x9c>, <SEC_EMAC_PCS_0_TSU 0x44>;
				phy-handle = <&sec_adrv906x_phy0>;
				ndma-handle = <&sec_ndma0>;
				clocks = <&hsdigclk>;
				clock-names = "hsdig_clk";
				adi,pcb-delay-tx-ns = <0>;
				adi,pcb-delay-tx-frac-ns = <0>;
				adi,pcb-delay-rx-ns = <0>;
				adi,pcb-delay-rx-frac-ns = <0>;
			};
			port@1 {
				id = <1>;
				reg = <SEC_EMAC_MAC_1_BASE 0x14>, <SEC_EMAC_MAC_1_TX 0x70>,
					  <SEC_EMAC_MAC_1_RX 0x9c>, <SEC_EMAC_PCS_1_TSU 0x44>;
				phy-handle = <&sec_adrv906x_phy1>;
				ndma-handle = <&sec_ndma1>;
				clocks = <&hsdigclk>;
				clock-names = "hsdig_clk";
				adi,pcb-delay-tx-ns = <0>;
				adi,pcb-delay-tx-frac-ns = <0>;
				adi,pcb-delay-rx-ns = <0>;
				adi,pcb-delay-rx-frac-ns = <0>;
			};
		};

		oran_if {
			reg = <SEC_OIF_0_RX_CTRL 0x4>, <SEC_OIF_0_TX_CTRL 0x4>,
				  <SEC_OIF_1_RX_CTRL 0x4>, <SEC_OIF_1_TX_CTRL 0x4>;
		};

		mdio_if {
			reg = <SEC_EMAC_PCS_0_BASE 0x350>, <SEC_EMAC_PCS_1_BASE 0x350>;
			#address-cells = <1>;
			#size-cells = <0>;
			sec_adrv906x_phy0: ethernet-phy@0 {
				compatible = "ethernet-phy-ieee802.3-c45";
				reg = <2>;
				speed = <25000>;
			};
			sec_adrv906x_phy1: ethernet-phy@1 {
				compatible = "ethernet-phy-ieee802.3-c45";
				reg = <3>;
				speed = <25000>;
			};
		};

		eth_recov_clk {
			reg = <SEC_EMAC_RECOVERED_CLK_CTRL 0x4>;
		};
	};
};
