Analysis & Synthesis report for peridot_hdmi_top
Mon Aug 04 01:47:55 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |peridot_hdmi_top|vga_syncgen:U_DVI|areastate
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
 15. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 16. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
 17. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 18. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
 19. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 20. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
 21. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 22. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
 23. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 24. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
 25. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 26. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
 27. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 28. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
 29. Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated
 30. Parameter Settings for User Entity Instance: videopll:videopll_inst|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: vga_syncgen:U_DVI
 32. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS
 33. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B
 34. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G
 35. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R
 36. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER
 37. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
 39. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
 40. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
 41. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
 42. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
 43. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
 44. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
 45. Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
 46. altpll Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "dvi_tx_pdiff:U_TMDS"
 48. Port Connectivity Checks: "vga_syncgen:U_DVI"
 49. Port Connectivity Checks: "videopll:videopll_inst"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 04 01:47:55 2014      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; peridot_hdmi_top                           ;
; Top-level Entity Name              ; peridot_hdmi_top                           ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 721                                        ;
;     Total combinational functions  ; 678                                        ;
;     Dedicated logic registers      ; 236                                        ;
; Total registers                    ; 252                                        ;
; Total pins                         ; 11                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 2                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; peridot_hdmi_top   ; peridot_hdmi_top   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; dvi_tx_pdiff/tmds_encoder.vhd        ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/dvi_tx_pdiff/tmds_encoder.vhd        ;         ;
; dvi_tx_pdiff/pll_tx_cyclone3_vga.vhd ; yes             ; User Wizard-Generated File   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/dvi_tx_pdiff/pll_tx_cyclone3_vga.vhd ;         ;
; dvi_tx_pdiff/pdiff_transmitter.vhd   ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/dvi_tx_pdiff/pdiff_transmitter.vhd   ;         ;
; dvi_tx_pdiff/dvi_tx_pdiff.vhd        ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/dvi_tx_pdiff/dvi_tx_pdiff.vhd        ;         ;
; dvi_tx_pdiff/ddio_out_cyclone3.vhd   ; yes             ; User Wizard-Generated File   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/dvi_tx_pdiff/ddio_out_cyclone3.vhd   ;         ;
; videopll.vhd                         ; yes             ; User Wizard-Generated File   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/videopll.vhd                         ;         ;
; vga_syncgen.vhd                      ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/vga_syncgen.vhd                      ;         ;
; peridot_hdmi_top.vhd                 ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/peridot_hdmi_top.vhd                 ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal140.inc                       ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                     ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/videopll_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/db/videopll_altpll.v                 ;         ;
; db/pll_tx_cyclone3_vga_altpll.v      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/db/pll_tx_cyclone3_vga_altpll.v      ;         ;
; altddio_out.tdf                      ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf                    ;         ;
; stratix_ddio.inc                     ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_ddio.inc                   ;         ;
; cyclone_ddio.inc                     ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/cyclone_ddio.inc                   ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; stratix_lcell.inc                    ; yes             ; Megafunction                 ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_lcell.inc                  ;         ;
; db/ddio_out_c2f.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_hdmi/db/ddio_out_c2f.tdf                  ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 721                                                                                            ;
;                                             ;                                                                                                ;
; Total combinational functions               ; 678                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                ;
;     -- 4 input functions                    ; 346                                                                                            ;
;     -- 3 input functions                    ; 185                                                                                            ;
;     -- <=2 input functions                  ; 147                                                                                            ;
;                                             ;                                                                                                ;
; Logic elements by mode                      ;                                                                                                ;
;     -- normal mode                          ; 582                                                                                            ;
;     -- arithmetic mode                      ; 96                                                                                             ;
;                                             ;                                                                                                ;
; Total registers                             ; 252                                                                                            ;
;     -- Dedicated logic registers            ; 236                                                                                            ;
;     -- I/O registers                        ; 32                                                                                             ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 11                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                              ;
; Total PLLs                                  ; 2                                                                                              ;
;     -- PLLs                                 ; 2                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 162                                                                                            ;
; Total fan-out                               ; 3007                                                                                           ;
; Average fan-out                             ; 3.18                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |peridot_hdmi_top                                          ; 678 (0)           ; 236 (0)      ; 0           ; 0            ; 0       ; 0         ; 11   ; 0            ; |peridot_hdmi_top                                                                                                                                               ; work         ;
;    |dvi_tx_pdiff:U_TMDS|                                   ; 340 (0)           ; 149 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS                                                                                                                           ; work         ;
;       |pdiff_transmitter:SER|                              ; 38 (37)           ; 77 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER                                                                                                     ; work         ;
;          |ddio_out_cyclone3:TX0_N|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX0_P|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX1_N|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX1_P|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX2_N|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TX2_P|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TXC_N|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |ddio_out_cyclone3:TXC_P|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                             ; work         ;
;             |altddio_out:altddio_out_component|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                                           ; work         ;
;                |ddio_out_c2f:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated               ; work         ;
;          |pll_tx_cyclone3_vga:\VGAPLL:TXPLL|               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL                                                                   ; work         ;
;             |altpll:altpll_component|                      ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component                                           ; work         ;
;                |pll_tx_cyclone3_vga_altpll:auto_generated| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated ; work         ;
;       |tmds_encoder:TMDS_B|                                ; 102 (102)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B                                                                                                       ; work         ;
;       |tmds_encoder:TMDS_G|                                ; 99 (99)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G                                                                                                       ; work         ;
;       |tmds_encoder:TMDS_R|                                ; 101 (101)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R                                                                                                       ; work         ;
;    |vga_syncgen:U_DVI|                                     ; 337 (337)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|vga_syncgen:U_DVI                                                                                                                             ; work         ;
;    |videopll:videopll_inst|                                ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|videopll:videopll_inst                                                                                                                        ; work         ;
;       |altpll:altpll_component|                            ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|videopll:videopll_inst|altpll:altpll_component                                                                                                ; work         ;
;          |videopll_altpll:auto_generated|                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |peridot_hdmi_top|videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated                                                                 ; work         ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |peridot_hdmi_top|vga_syncgen:U_DVI|areastate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; Name                 ; areastate.RIGHTBAND6 ; areastate.BLUELAMP ; areastate.LEFTBAND6 ; areastate.RIGHTBAND5 ; areastate.GREENLAMP ; areastate.LEFTBAND5 ; areastate.RIGHTBAND4 ; areastate.REDLAMP ; areastate.LEFTBAND4 ; areastate.RIGHTBAND3 ; areastate.WHITELAMP ; areastate.LEFTBAND3 ; areastate.RIGHTBAND2 ; areastate.GRAY ; areastate.FULLWHITE ; areastate.LEFTBAND2 ; areastate.RIGHTBAND1 ; areastate.BLUE ; areastate.RED ; areastate.MAGENTA ; areastate.GREEN ; areastate.CYAN ; areastate.YELLOW ; areastate.WHITE ; areastate.LEFTBAND1 ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+
; areastate.LEFTBAND1  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                   ;
; areastate.WHITE      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 1               ; 1                   ;
; areastate.YELLOW     ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 1                ; 0               ; 1                   ;
; areastate.CYAN       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 1              ; 0                ; 0               ; 1                   ;
; areastate.GREEN      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 1               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.MAGENTA    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 1                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RED        ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 1             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUE       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 1              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND1 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 1                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND2  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 1                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.FULLWHITE  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 1                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GRAY       ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND2 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND3  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.WHITELAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND3 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND4  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.REDLAMP    ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 1                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND4 ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 1                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND5  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                   ; 1                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.GREENLAMP  ; 0                    ; 0                  ; 0                   ; 0                    ; 1                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND5 ; 0                    ; 0                  ; 0                   ; 1                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.LEFTBAND6  ; 0                    ; 0                  ; 1                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.BLUELAMP   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
; areastate.RIGHTBAND6 ; 1                    ; 0                  ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0                 ; 0                   ; 0                    ; 0                   ; 0                   ; 0                    ; 0              ; 0                   ; 0                   ; 0                    ; 0              ; 0             ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                   ;
+----------------------+----------------------+--------------------+---------------------+----------------------+---------------------+---------------------+----------------------+-------------------+---------------------+----------------------+---------------------+---------------------+----------------------+----------------+---------------------+---------------------+----------------------+----------------+---------------+-------------------+-----------------+----------------+------------------+-----------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+---------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                     ;
+---------------------------------------------------------------+------------------------------------------------------------------------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[8,9]  ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|c_reg[0,1]            ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|c_reg[0,1]            ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[5..7] ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[3]    ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[4] ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockp_l_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_l_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockp_h_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clockn_h_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2p_l_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_l_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2p_h_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data2n_h_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1p_l_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_l_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1p_h_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data1n_h_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0p_l_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_l_reg     ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0p_h_reg        ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|data0n_h_reg     ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|de_reg                ; Merged with dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg             ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|de_reg                ; Merged with dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|de_reg             ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[2]    ; Merged with dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[1] ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[0]                ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[0]                ; Stuck at GND due to stuck port data_in                                 ;
; dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[0]                ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 24                        ;                                                                        ;
+---------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                      ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[9] ; Stuck at GND              ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[7], ;
;                                                            ; due to stuck port data_in ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[5]  ;
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[8] ; Stuck at GND              ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|clock_ser_reg[6]  ;
;                                                            ; due to stuck port data_in ;                                                             ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 236   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 120   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|start_reg[0] ; 28      ;
; vga_syncgen:U_DVI|hblank_reg                           ; 27      ;
; vga_syncgen:U_DVI|vblank_reg                           ; 27      ;
; vga_syncgen:U_DVI|cb_bout_reg[1]                       ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[2]                       ; 3       ;
; vga_syncgen:U_DVI|cb_bout_reg[5]                       ; 2       ;
; vga_syncgen:U_DVI|cb_bout_reg[6]                       ; 2       ;
; vga_syncgen:U_DVI|cb_gout_reg[1]                       ; 5       ;
; vga_syncgen:U_DVI|cb_gout_reg[2]                       ; 4       ;
; vga_syncgen:U_DVI|cb_gout_reg[5]                       ; 1       ;
; vga_syncgen:U_DVI|cb_gout_reg[6]                       ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[1]                       ; 4       ;
; vga_syncgen:U_DVI|cb_rout_reg[2]                       ; 3       ;
; vga_syncgen:U_DVI|cb_rout_reg[5]                       ; 1       ;
; vga_syncgen:U_DVI|cb_rout_reg[6]                       ; 3       ;
; vga_syncgen:U_DVI|hcount[5]                            ; 7       ;
; vga_syncgen:U_DVI|hcount[9]                            ; 9       ;
; vga_syncgen:U_DVI|hcount[8]                            ; 8       ;
; vga_syncgen:U_DVI|vcount[2]                            ; 5       ;
; vga_syncgen:U_DVI|vcount[3]                            ; 8       ;
; vga_syncgen:U_DVI|vcount[9]                            ; 5       ;
; Total number of inverted registers = 21                ;         ;
+--------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|qout_reg[1] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|qout_reg[0] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|qout_reg[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[2]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[2]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[1]      ;
; 31:1               ; 3 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_gout_reg[4]                    ;
; 33:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_bout_reg[3]                    ;
; 32:1               ; 3 bits    ; 63 LEs        ; 12 LEs               ; 51 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_rout_reg[3]                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |peridot_hdmi_top|dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4]      ;
; 31:1               ; 3 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_bout_reg[5]                    ;
; 31:1               ; 3 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_gout_reg[1]                    ;
; 33:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |peridot_hdmi_top|vga_syncgen:U_DVI|cb_rout_reg[2]                    ;
; 18:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |peridot_hdmi_top|vga_syncgen:U_DVI|Selector3                         ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |peridot_hdmi_top|vga_syncgen:U_DVI|Selector11                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                         ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videopll:videopll_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=videopll ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 227                        ; Signed Integer                 ;
; CLK1_MULTIPLY_BY              ; 227                        ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 95                         ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1260                       ; Signed Integer                 ;
; CLK1_DIVIDE_BY                ; 450                        ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 64                         ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; videopll_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_syncgen:U_DVI ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_total        ; 801   ; Signed Integer                        ;
; h_sync         ; 96    ; Signed Integer                        ;
; h_backp        ; 48    ; Signed Integer                        ;
; h_active       ; 640   ; Signed Integer                        ;
; v_total        ; 525   ; Signed Integer                        ;
; v_sync         ; 2     ; Signed Integer                        ;
; v_backp        ; 33    ; Signed Integer                        ;
; v_active       ; 480   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; reset_level    ; '1'   ; Enumerated                              ;
; resolution     ; VGA   ; String                                  ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                  ;
; clock_edge     ; '1'   ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                  ;
; clock_edge     ; '1'   ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                  ;
; clock_edge     ; '1'   ; Enumerated                                                  ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                    ;
; resolution     ; VGA   ; String                                                        ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component ;
+-------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                ; Value                                 ; Type                                                                     ;
+-------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS                    ; Untyped                                                                  ;
; PLL_TYPE                      ; AUTO                                  ; Untyped                                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_tx_cyclone3_vga ; Untyped                                                                  ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped                                                                  ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped                                                                  ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 39721                                 ; Signed Integer                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped                                                                  ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped                                                                  ;
; LOCK_HIGH                     ; 1                                     ; Untyped                                                                  ;
; LOCK_LOW                      ; 1                                     ; Untyped                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped                                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped                                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped                                                                  ;
; SKIP_VCO                      ; OFF                                   ; Untyped                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped                                                                  ;
; BANDWIDTH                     ; 0                                     ; Untyped                                                                  ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped                                                                  ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped                                                                  ;
; DOWN_SPREAD                   ; 0                                     ; Untyped                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped                                                                  ;
; CLK1_MULTIPLY_BY              ; 5                                     ; Signed Integer                                                           ;
; CLK0_MULTIPLY_BY              ; 1                                     ; Signed Integer                                                           ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped                                                                  ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped                                                                  ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped                                                                  ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped                                                                  ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped                                                                  ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped                                                                  ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped                                                                  ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped                                                                  ;
; CLK1_DIVIDE_BY                ; 1                                     ; Signed Integer                                                           ;
; CLK0_DIVIDE_BY                ; 1                                     ; Signed Integer                                                           ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped                                                                  ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Signed Integer                                                           ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped                                                                  ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped                                                                  ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped                                                                  ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped                                                                  ;
; DPA_DIVIDER                   ; 0                                     ; Untyped                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped                                                                  ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped                                                                  ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped                                                                  ;
; VCO_MIN                       ; 0                                     ; Untyped                                                                  ;
; VCO_MAX                       ; 0                                     ; Untyped                                                                  ;
; VCO_CENTER                    ; 0                                     ; Untyped                                                                  ;
; PFD_MIN                       ; 0                                     ; Untyped                                                                  ;
; PFD_MAX                       ; 0                                     ; Untyped                                                                  ;
; M_INITIAL                     ; 0                                     ; Untyped                                                                  ;
; M                             ; 0                                     ; Untyped                                                                  ;
; N                             ; 1                                     ; Untyped                                                                  ;
; M2                            ; 1                                     ; Untyped                                                                  ;
; N2                            ; 1                                     ; Untyped                                                                  ;
; SS                            ; 1                                     ; Untyped                                                                  ;
; C0_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C1_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C2_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C3_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C4_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C5_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C6_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C7_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C8_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C9_HIGH                       ; 0                                     ; Untyped                                                                  ;
; C0_LOW                        ; 0                                     ; Untyped                                                                  ;
; C1_LOW                        ; 0                                     ; Untyped                                                                  ;
; C2_LOW                        ; 0                                     ; Untyped                                                                  ;
; C3_LOW                        ; 0                                     ; Untyped                                                                  ;
; C4_LOW                        ; 0                                     ; Untyped                                                                  ;
; C5_LOW                        ; 0                                     ; Untyped                                                                  ;
; C6_LOW                        ; 0                                     ; Untyped                                                                  ;
; C7_LOW                        ; 0                                     ; Untyped                                                                  ;
; C8_LOW                        ; 0                                     ; Untyped                                                                  ;
; C9_LOW                        ; 0                                     ; Untyped                                                                  ;
; C0_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C1_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C2_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C3_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C4_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C5_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C6_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C7_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C8_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C9_INITIAL                    ; 0                                     ; Untyped                                                                  ;
; C0_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C1_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C2_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C3_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C4_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C5_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C6_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C7_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C8_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C9_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; C0_PH                         ; 0                                     ; Untyped                                                                  ;
; C1_PH                         ; 0                                     ; Untyped                                                                  ;
; C2_PH                         ; 0                                     ; Untyped                                                                  ;
; C3_PH                         ; 0                                     ; Untyped                                                                  ;
; C4_PH                         ; 0                                     ; Untyped                                                                  ;
; C5_PH                         ; 0                                     ; Untyped                                                                  ;
; C6_PH                         ; 0                                     ; Untyped                                                                  ;
; C7_PH                         ; 0                                     ; Untyped                                                                  ;
; C8_PH                         ; 0                                     ; Untyped                                                                  ;
; C9_PH                         ; 0                                     ; Untyped                                                                  ;
; L0_HIGH                       ; 1                                     ; Untyped                                                                  ;
; L1_HIGH                       ; 1                                     ; Untyped                                                                  ;
; G0_HIGH                       ; 1                                     ; Untyped                                                                  ;
; G1_HIGH                       ; 1                                     ; Untyped                                                                  ;
; G2_HIGH                       ; 1                                     ; Untyped                                                                  ;
; G3_HIGH                       ; 1                                     ; Untyped                                                                  ;
; E0_HIGH                       ; 1                                     ; Untyped                                                                  ;
; E1_HIGH                       ; 1                                     ; Untyped                                                                  ;
; E2_HIGH                       ; 1                                     ; Untyped                                                                  ;
; E3_HIGH                       ; 1                                     ; Untyped                                                                  ;
; L0_LOW                        ; 1                                     ; Untyped                                                                  ;
; L1_LOW                        ; 1                                     ; Untyped                                                                  ;
; G0_LOW                        ; 1                                     ; Untyped                                                                  ;
; G1_LOW                        ; 1                                     ; Untyped                                                                  ;
; G2_LOW                        ; 1                                     ; Untyped                                                                  ;
; G3_LOW                        ; 1                                     ; Untyped                                                                  ;
; E0_LOW                        ; 1                                     ; Untyped                                                                  ;
; E1_LOW                        ; 1                                     ; Untyped                                                                  ;
; E2_LOW                        ; 1                                     ; Untyped                                                                  ;
; E3_LOW                        ; 1                                     ; Untyped                                                                  ;
; L0_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; L1_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; G0_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; G1_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; G2_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; G3_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; E0_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; E1_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; E2_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; E3_INITIAL                    ; 1                                     ; Untyped                                                                  ;
; L0_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; L1_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; G0_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; G1_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; G2_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; G3_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; E0_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; E1_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; E2_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; E3_MODE                       ; BYPASS                                ; Untyped                                                                  ;
; L0_PH                         ; 0                                     ; Untyped                                                                  ;
; L1_PH                         ; 0                                     ; Untyped                                                                  ;
; G0_PH                         ; 0                                     ; Untyped                                                                  ;
; G1_PH                         ; 0                                     ; Untyped                                                                  ;
; G2_PH                         ; 0                                     ; Untyped                                                                  ;
; G3_PH                         ; 0                                     ; Untyped                                                                  ;
; E0_PH                         ; 0                                     ; Untyped                                                                  ;
; E1_PH                         ; 0                                     ; Untyped                                                                  ;
; E2_PH                         ; 0                                     ; Untyped                                                                  ;
; E3_PH                         ; 0                                     ; Untyped                                                                  ;
; M_PH                          ; 0                                     ; Untyped                                                                  ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped                                                                  ;
; CLK0_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK1_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK2_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK3_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK4_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK5_COUNTER                  ; G0                                    ; Untyped                                                                  ;
; CLK6_COUNTER                  ; E0                                    ; Untyped                                                                  ;
; CLK7_COUNTER                  ; E1                                    ; Untyped                                                                  ;
; CLK8_COUNTER                  ; E2                                    ; Untyped                                                                  ;
; CLK9_COUNTER                  ; E3                                    ; Untyped                                                                  ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped                                                                  ;
; M_TIME_DELAY                  ; 0                                     ; Untyped                                                                  ;
; N_TIME_DELAY                  ; 0                                     ; Untyped                                                                  ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped                                                                  ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped                                                                  ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped                                                                  ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped                                                                  ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped                                                                  ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped                                                                  ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped                                                                  ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped                                                                  ;
; VCO_POST_SCALE                ; 0                                     ; Untyped                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                           ; Untyped                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped                                                                  ;
; PORT_CLK1                     ; PORT_USED                             ; Untyped                                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_ARESET                   ; PORT_USED                             ; Untyped                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_LOCKED                   ; PORT_USED                             ; Untyped                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped                                                                  ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped                                                                  ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped                                                                  ;
; CBXI_PARAMETER                ; pll_tx_cyclone3_vga_altpll            ; Untyped                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped                                                                  ;
; WIDTH_CLOCK                   ; 5                                     ; Signed Integer                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped                                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                          ; Untyped                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE                                                           ;
+-------------------------------+---------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                     ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_c2f ; Untyped                                                                                                  ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                   ;
; Entity Instance               ; videopll:videopll_inst|altpll:altpll_component                                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
; Entity Instance               ; dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 39721                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_tx_pdiff:U_TMDS"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; test_data0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_data1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_data2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_ctl    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_syncgen:U_DVI"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; scan_ena   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dither_ena ; Input  ; Info     ; Stuck at GND                                                                        ;
; framestart ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; linestart  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dither     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pixelena   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videopll:videopll_inst"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 236                         ;
;     CLR               ; 59                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 24                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 679                         ;
;     arith             ; 96                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 48                          ;
;     normal            ; 583                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 137                         ;
;         4 data inputs ; 346                         ;
; cycloneiii_pll        ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Aug 04 01:47:50 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off peridot_hdmi -c peridot_hdmi_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/tmds_encoder.vhd
    Info (12022): Found design unit 1: tmds_encoder-RTL
    Info (12023): Found entity 1: tmds_encoder
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_xga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_xga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_xga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_vga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_vga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_vga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_svga.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_svga-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_svga
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_sd.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_sd-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_sd
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pll_tx_cyclone3_hd.vhd
    Info (12022): Found design unit 1: pll_tx_cyclone3_hd-SYN
    Info (12023): Found entity 1: pll_tx_cyclone3_hd
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/pdiff_transmitter.vhd
    Info (12022): Found design unit 1: pdiff_transmitter-RTL
    Info (12023): Found entity 1: pdiff_transmitter
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/dvi_tx_pdiff.vhd
    Info (12022): Found design unit 1: dvi_tx_pdiff-RTL
    Info (12023): Found entity 1: dvi_tx_pdiff
Info (12021): Found 2 design units, including 1 entities, in source file dvi_tx_pdiff/ddio_out_cyclone3.vhd
    Info (12022): Found design unit 1: ddio_out_cyclone3-SYN
    Info (12023): Found entity 1: ddio_out_cyclone3
Info (12021): Found 2 design units, including 1 entities, in source file videopll.vhd
    Info (12022): Found design unit 1: videopll-SYN
    Info (12023): Found entity 1: videopll
Info (12021): Found 2 design units, including 1 entities, in source file vga_syncgen.vhd
    Info (12022): Found design unit 1: vga_syncgen-RTL
    Info (12023): Found entity 1: vga_syncgen
Info (12021): Found 2 design units, including 1 entities, in source file peridot_hdmi_top.vhd
    Info (12022): Found design unit 1: peridot_hdmi_top-RTL
    Info (12023): Found entity 1: peridot_hdmi_top
Info (12127): Elaborating entity "peridot_hdmi_top" for the top level hierarchy
Info (12128): Elaborating entity "videopll" for hierarchy "videopll:videopll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "videopll:videopll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "videopll:videopll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "videopll:videopll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "64"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "95"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "450"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "227"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1260"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "227"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=videopll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/videopll_altpll.v
    Info (12023): Found entity 1: videopll_altpll
Info (12128): Elaborating entity "videopll_altpll" for hierarchy "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated"
Info (12128): Elaborating entity "vga_syncgen" for hierarchy "vga_syncgen:U_DVI"
Info (12128): Elaborating entity "dvi_tx_pdiff" for hierarchy "dvi_tx_pdiff:U_TMDS"
Info (12128): Elaborating entity "tmds_encoder" for hierarchy "dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B"
Info (12128): Elaborating entity "pdiff_transmitter" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER"
Info (12128): Elaborating entity "pll_tx_cyclone3_vga" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "39721"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_tx_cyclone3_vga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_tx_cyclone3_vga_altpll.v
    Info (12023): Found entity 1: pll_tx_cyclone3_vga_altpll
Info (12128): Elaborating entity "pll_tx_cyclone3_vga_altpll" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|pll_tx_cyclone3_vga:\VGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_vga_altpll:auto_generated"
Info (12128): Elaborating entity "ddio_out_cyclone3" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P"
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_c2f.tdf
    Info (12023): Found entity 1: ddio_out_c2f
Info (12128): Elaborating entity "ddio_out_c2f" for hierarchy "dvi_tx_pdiff:U_TMDS|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_c2f:auto_generated"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_B|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_G|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:U_TMDS|tmds_encoder:TMDS_R|cnt[3] will power up to Low
    Critical Warning (18010): Register vga_syncgen:U_DVI|vcount[3] will power up to High
    Critical Warning (18010): Register vga_syncgen:U_DVI|vcount[9] will power up to High
    Critical Warning (18010): Register vga_syncgen:U_DVI|vcount[2] will power up to High
    Critical Warning (18010): Register vga_syncgen:U_DVI|hcount[9] will power up to High
    Critical Warning (18010): Register vga_syncgen:U_DVI|hcount[8] will power up to High
    Critical Warning (18010): Register vga_syncgen:U_DVI|hcount[5] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "videopll:videopll_inst|altpll:altpll_component|videopll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info (21057): Implemented 754 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 733 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Mon Aug 04 01:47:55 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


