###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL3.kletech.ac.in)
#  Generated on:      Mon Mar 24 16:32:13 2025
#  Design:            mcrb
#  Command:           report_timing -retime path_slew_propagation -max_paths 50 -nworst 1 -path_type full_clock    > ${reportDir}/pba_50_paths.rpt
###############################################################
Path 1: MET Setup Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.320
+ Phase Shift                   5.000
= Required Time                 4.680
- Arrival Time                  1.669
= Slack Time                    3.011
= Slack Time(original)          3.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                 Cell       Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -          -       0.000    3.011  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   0.000    3.011  
      skew_addr_cntr_reg[2]  CK ^ -> Q v         DFFR_X1    0.626   0.626    3.637  
      g422__7098             -                   NOR2_X2    0.000   0.626    3.637  
      g422__7098             A2 v -> ZN ^        NOR2_X2    0.228   0.855    3.866  
      g417__2802             -                   AOI21_X2   0.000   0.855    3.866  
      g417__2802             B2 ^ -> ZN v        AOI21_X2   0.092   0.947    3.958  
      g416__6783             -                   AOI221_X2  0.000   0.947    3.958  
      g416__6783             A v -> ZN ^         AOI221_X2  0.597   1.544    4.554  
      g404__2398             -                   NOR2_X2    0.000   1.544    4.554  
      g404__2398             A2 ^ -> ZN v        NOR2_X2    0.125   1.669    4.680  
      skew_addr_cntr_reg[4]  -                   DFFR_X2    0.000   1.669    4.680  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -3.011  
      skew_addr_cntr_reg[4]  -                   DFFR_X2  0.000   0.000    -3.011  
      -----------------------------------------------------------------------------
Path 2: MET Setup Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.639
= Slack Time                    3.040
= Slack Time(original)          3.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                 Cell       Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -          -       0.000    3.040  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   0.000    3.040  
      skew_addr_cntr_reg[2]  CK ^ -> Q v         DFFR_X1    0.626   0.626    3.666  
      g422__7098             -                   NOR2_X2    0.000   0.626    3.666  
      g422__7098             A2 v -> ZN ^        NOR2_X2    0.228   0.855    3.895  
      g417__2802             -                   AOI21_X2   0.000   0.855    3.895  
      g417__2802             B2 ^ -> ZN v        AOI21_X2   0.092   0.947    3.987  
      g416__6783             -                   AOI221_X2  0.000   0.947    3.987  
      g416__6783             A v -> ZN ^         AOI221_X2  0.597   1.544    4.583  
      g411__5107             -                   NOR2_X2    0.000   1.544    4.583  
      g411__5107             A1 ^ -> ZN v        NOR2_X2    0.096   1.639    4.679  
      skew_addr_cntr_reg[0]  -                   DFFR_X2    0.000   1.639    4.679  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -3.040  
      skew_addr_cntr_reg[0]  -                   DFFR_X2  0.000   0.000    -3.040  
      -----------------------------------------------------------------------------
Path 3: MET Setup Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.639
= Slack Time                    3.040
= Slack Time(original)          3.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                 Cell       Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -          -       0.000    3.040  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   0.000    3.040  
      skew_addr_cntr_reg[2]  CK ^ -> Q v         DFFR_X1    0.626   0.626    3.666  
      g422__7098             -                   NOR2_X2    0.000   0.626    3.666  
      g422__7098             A2 v -> ZN ^        NOR2_X2    0.228   0.855    3.895  
      g417__2802             -                   AOI21_X2   0.000   0.855    3.895  
      g417__2802             B2 ^ -> ZN v        AOI21_X2   0.092   0.947    3.987  
      g416__6783             -                   AOI221_X2  0.000   0.947    3.987  
      g416__6783             A v -> ZN ^         AOI221_X2  0.597   1.544    4.583  
      g412__4319             -                   NOR2_X2    0.000   1.544    4.583  
      g412__4319             A1 ^ -> ZN v        NOR2_X2    0.096   1.639    4.679  
      skew_addr_cntr_reg[1]  -                   DFFR_X2    0.000   1.639    4.679  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -3.040  
      skew_addr_cntr_reg[1]  -                   DFFR_X2  0.000   0.000    -3.040  
      -----------------------------------------------------------------------------
Path 4: MET Setup Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 4.683
- Arrival Time                  1.638
= Slack Time                    3.045
= Slack Time(original)          3.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                 Cell       Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -          -       0.000    3.045  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   0.000    3.045  
      skew_addr_cntr_reg[2]  CK ^ -> Q v         DFFR_X1    0.626   0.626    3.671  
      g422__7098             -                   NOR2_X2    0.000   0.626    3.671  
      g422__7098             A2 v -> ZN ^        NOR2_X2    0.228   0.855    3.900  
      g417__2802             -                   AOI21_X2   0.000   0.855    3.900  
      g417__2802             B2 ^ -> ZN v        AOI21_X2   0.092   0.947    3.992  
      g416__6783             -                   AOI221_X2  0.000   0.947    3.992  
      g416__6783             A v -> ZN ^         AOI221_X2  0.597   1.544    4.589  
      g413__8428             -                   NOR2_X2    0.000   1.544    4.589  
      g413__8428             A1 ^ -> ZN v        NOR2_X2    0.094   1.638    4.683  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   1.638    4.683  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -3.045  
      skew_addr_cntr_reg[2]  -                   DFFR_X1  0.000   0.000    -3.045  
      -----------------------------------------------------------------------------
Path 5: MET Setup Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   5.000
= Required Time                 4.683
- Arrival Time                  1.638
= Slack Time                    3.045
= Slack Time(original)          3.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                 Cell       Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -          -       0.000    3.045  
      skew_addr_cntr_reg[2]  -                   DFFR_X1    0.000   0.000    3.045  
      skew_addr_cntr_reg[2]  CK ^ -> Q v         DFFR_X1    0.626   0.626    3.671  
      g422__7098             -                   NOR2_X2    0.000   0.626    3.671  
      g422__7098             A2 v -> ZN ^        NOR2_X2    0.228   0.855    3.900  
      g417__2802             -                   AOI21_X2   0.000   0.855    3.900  
      g417__2802             B2 ^ -> ZN v        AOI21_X2   0.092   0.947    3.992  
      g416__6783             -                   AOI221_X2  0.000   0.947    3.992  
      g416__6783             A v -> ZN ^         AOI221_X2  0.597   1.544    4.589  
      g407__6260             -                   NOR2_X2    0.000   1.544    4.589  
      g407__6260             A1 ^ -> ZN v        NOR2_X2    0.094   1.638    4.683  
      skew_addr_cntr_reg[3]  -                   DFFR_X1    0.000   1.638    4.683  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -3.045  
      skew_addr_cntr_reg[3]  -                   DFFR_X1  0.000   0.000    -3.045  
      -----------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/D (v) checked with  leading edge of 'sclk'
Beginpoint: mc_rb_fuse_vld_i       (v) triggered by  leading edge of '@'
Path Groups: {sclk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Setup                         0.264
+ Phase Shift                   5.000
= Required Time                 4.736
- Arrival Time                  0.000
= Slack Time                    4.736
= Slack Time(original)          4.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------
      Instance              Arc                 Cell     Retime  Arrival  Required  
                                                         Delay   Time     Time  
      ----------------------------------------------------------------------------
      -                     mc_rb_fuse_vld_i v  -        -       0.000    4.736  
      mc_rb_fuse_vld_q_reg  -                   DFFR_X1  0.000   0.000    4.736  
      ----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------
      Instance              Arc                 Cell     Retime  Arrival  Required  
                                                         Delay   Time     Time  
      ----------------------------------------------------------------------------
      -                     mc_rb_ef1_sclk_i ^  -        -       0.000    -4.736  
      mc_rb_fuse_vld_q_reg  -                   DFFR_X1  0.000   0.000    -4.736  
      ----------------------------------------------------------------------------
Path 7: MET Recovery Check with Pin skew_addr_cntr_reg[3]/CK 
Endpoint:   skew_addr_cntr_reg[3]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
= Slack Time(original)          5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                   Cell     Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -       0.000    5.043  
      skew_addr_cntr_reg[3]  -                     DFFR_X1  0.000   0.000    5.043  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -5.043  
      skew_addr_cntr_reg[3]  -                   DFFR_X1  0.000   0.000    -5.043  
      -----------------------------------------------------------------------------
Path 8: MET Recovery Check with Pin skew_addr_cntr_reg[2]/CK 
Endpoint:   skew_addr_cntr_reg[2]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
= Slack Time(original)          5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                   Cell     Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -       0.000    5.043  
      skew_addr_cntr_reg[2]  -                     DFFR_X1  0.000   0.000    5.043  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -5.043  
      skew_addr_cntr_reg[2]  -                   DFFR_X1  0.000   0.000    -5.043  
      -----------------------------------------------------------------------------
Path 9: MET Recovery Check with Pin mc_rb_fuse_vld_q_reg/CK 
Endpoint:   mc_rb_fuse_vld_q_reg/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i      (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.043
+ Phase Shift                   5.000
= Required Time                 5.043
- Arrival Time                  0.000
= Slack Time                    5.043
= Slack Time(original)          5.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ------------------------------------------------------------------------------
      Instance              Arc                   Cell     Retime  Arrival  Required  
                                                           Delay   Time     Time  
      ------------------------------------------------------------------------------
      -                     gctl_rclk_orst_n_i ^  -        -       0.000    5.043  
      mc_rb_fuse_vld_q_reg  -                     DFFR_X1  0.000   0.000    5.043  
      ------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------
      Instance              Arc                 Cell     Retime  Arrival  Required  
                                                         Delay   Time     Time  
      ----------------------------------------------------------------------------
      -                     mc_rb_ef1_sclk_i ^  -        -       0.000    -5.043  
      mc_rb_fuse_vld_q_reg  -                   DFFR_X1  0.000   0.000    -5.043  
      ----------------------------------------------------------------------------
Path 10: MET Recovery Check with Pin skew_addr_cntr_reg[0]/CK 
Endpoint:   skew_addr_cntr_reg[0]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
= Slack Time(original)          5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                   Cell     Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -       0.000    5.044  
      skew_addr_cntr_reg[0]  -                     DFFR_X2  0.000   0.000    5.044  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -5.044  
      skew_addr_cntr_reg[0]  -                   DFFR_X2  0.000   0.000    -5.044  
      -----------------------------------------------------------------------------
Path 11: MET Recovery Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
= Slack Time(original)          5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                   Cell     Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -       0.000    5.044  
      skew_addr_cntr_reg[4]  -                     DFFR_X2  0.000   0.000    5.044  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -5.044  
      skew_addr_cntr_reg[4]  -                   DFFR_X2  0.000   0.000    -5.044  
      -----------------------------------------------------------------------------
Path 12: MET Recovery Check with Pin skew_addr_cntr_reg[1]/CK 
Endpoint:   skew_addr_cntr_reg[1]/RN (^) checked with  leading edge of 'sclk'
Beginpoint: gctl_rclk_orst_n_i       (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          0.000
- Recovery                     -0.044
+ Phase Shift                   5.000
= Required Time                 5.044
- Arrival Time                  0.000
= Slack Time                    5.044
= Slack Time(original)          5.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------
      Instance               Arc                   Cell     Retime  Arrival  Required  
                                                            Delay   Time     Time  
      -------------------------------------------------------------------------------
      -                      gctl_rclk_orst_n_i ^  -        -       0.000    5.044  
      skew_addr_cntr_reg[1]  -                     DFFR_X2  0.000   0.000    5.044  
      -------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -----------------------------------------------------------------------------
      Instance               Arc                 Cell     Retime  Arrival  Required  
                                                          Delay   Time     Time  
      -----------------------------------------------------------------------------
      -                      mc_rb_ef1_sclk_i ^  -        -       0.000    -5.044  
      skew_addr_cntr_reg[1]  -                   DFFR_X2  0.000   0.000    -5.044  
      -----------------------------------------------------------------------------

