<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="vitis_ap" solutionName="sol_crc" date="2023-06-26T11:20:00.564+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779: variable-indexed range selection may cause suboptimal QoR." projectName="vitis_ap" solutionName="sol_crc" date="2023-06-26T11:19:55.017+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.crc24a_temp_V_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.crc24a_flow_control_loop_pipe_se...&#xA;Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...&#xA;Compiling module xil_defaultlib.crc24a_mux_83_1_1_1(ID=1,din0_WI...&#xA;Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...&#xA;Compiling module xil_defaultlib.crc24a_mux_325_1_1_1(ID=1,din0_W...&#xA;Compiling module xil_defaultlib.crc24a_crc24a_Pipeline_VITIS_LOO...&#xA;Compiling module xil_defaultlib.crc24a_regslice_both(DataWidth=8...&#xA;Compiling module xil_defaultlib.crc24a&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_input_r&#xA;Compiling module xil_defaultlib.fifo(DEPTH=4)&#xA;Compiling module xil_defaultlib.AESL_axi_s_output_r&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_crc24a_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot crc24a&#xA;&#xA;&#xA;****** xsim v2022.2.2 (64-bit)&#xA;  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023&#xA;  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023&#xA;    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/crc24a/xsim_script.tcl&#xA;# xsim {crc24a} -autoloadwcfg -tclbatch {crc24a.tcl}&#xA;Time resolution is 1 ps&#xA;source crc24a.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;find kernel block.&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1175000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1235 ns : File &quot;/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vitis_ap/sol_crc/sim/verilog/crc24a.autotb.v&quot; Line 307&#xA;## quit" projectName="vitis_ap" solutionName="sol_crc" date="2023-06-26T11:21:03.915+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="vitis_ap" solutionName="sol_crc" date="2023-06-26T11:20:47.503+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
