/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [8:0] _01_;
  reg [13:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 25'h0000000;
    else _00_ <= { in_data[54:33], celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_33z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 9'h000;
    else _01_ <= { in_data[60:54], celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 14'h0000;
    else _02_ <= { in_data[139:130], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[92:70] > in_data[62:40];
  assign celloutsig_1_16z = { celloutsig_1_4z[4:1], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z } > celloutsig_1_8z[12:6];
  assign celloutsig_1_19z = { celloutsig_1_12z[8:1], celloutsig_1_7z } > { in_data[136:129], celloutsig_1_16z };
  assign celloutsig_0_11z = { in_data[50:48], celloutsig_0_5z } > { in_data[46:45], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = { _01_[8:5], celloutsig_0_2z } > celloutsig_0_15z[6:2];
  assign celloutsig_0_2z = { in_data[15:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[45:27], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[78:75], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } && in_data[13:4];
  assign celloutsig_0_5z = { in_data[63:53], celloutsig_0_0z, celloutsig_0_0z } && in_data[25:13];
  assign celloutsig_1_13z = celloutsig_1_4z[9:2] && { _02_[9:3], celloutsig_1_6z };
  assign celloutsig_0_33z = { celloutsig_0_28z[7:6], celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_11z } && in_data[25:21];
  assign celloutsig_0_3z = ! { in_data[10:3], celloutsig_0_0z };
  assign celloutsig_1_1z = ! in_data[162:144];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z } * { in_data[30:19], celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_20z[4:2] * in_data[68:66];
  assign celloutsig_1_0z = in_data[129] ? in_data[188:170] : in_data[121:103];
  assign celloutsig_0_10z = celloutsig_0_4z ? celloutsig_0_7z[2:0] : _01_[5:3];
  assign celloutsig_0_16z = celloutsig_0_12z[0] ? celloutsig_0_13z[3:1] : celloutsig_0_15z[12:10];
  assign celloutsig_1_7z = { celloutsig_1_0z[16:12], celloutsig_1_3z, celloutsig_1_3z } !== { in_data[124], celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z } | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[128:124], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z } | { in_data[134:123], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_8z[13:2], celloutsig_1_13z, celloutsig_1_16z } | in_data[173:160];
  assign celloutsig_0_14z = { _01_[8:2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } | { in_data[82:74], _01_ };
  assign celloutsig_0_19z = celloutsig_0_15z[6:4] | { celloutsig_0_12z[2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_14z[7:3], celloutsig_0_0z } | { celloutsig_0_13z[2], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _01_[5:0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_18z } | { celloutsig_0_13z[1:0], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_87z = _01_[1] & celloutsig_0_24z[1];
  assign celloutsig_0_9z = _01_[3] & _01_[7];
  assign celloutsig_0_18z = _01_[5] & _01_[2];
  assign celloutsig_0_88z = ~^ celloutsig_0_43z[12:9];
  assign celloutsig_1_6z = ~^ { celloutsig_1_0z[17], celloutsig_1_2z };
  assign celloutsig_0_26z = ~^ { in_data[69:60], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_1_3z = ^ celloutsig_1_2z[4:2];
  assign celloutsig_0_32z = ^ { celloutsig_0_7z[1:0], celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_28z[5:2], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_28z } >> _00_[19:5];
  assign celloutsig_1_4z = { celloutsig_1_2z[4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_0z[15:14], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z[1], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z } >> celloutsig_0_7z;
  assign celloutsig_0_13z = in_data[53:50] >> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_16z ~^ celloutsig_0_22z;
  assign celloutsig_1_2z = in_data[157:152] ^ in_data[153:148];
  assign celloutsig_1_12z = { celloutsig_1_4z[9], celloutsig_1_8z, celloutsig_1_7z } ^ in_data[182:167];
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
