# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ice_reg.vhd" \
"../../../../ALU.srcs/sources_1/new/ice_rf_gen.vhd" \
"../../../../ALU.srcs/sources_1/new/ice_rfdecode.vhd" \
"../../../../ALU.srcs/sim_1/new/ice_rfdecode_test.vhd" \

# Do not sort compile order
nosort
