
*** Running vivado
    with args -log embv_python1300c_fb_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source embv_python1300c_fb_wrapper.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source embv_python1300c_fb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/users/tasha/zedboard/DevelProject/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 300.594 ; gain = 85.129
Command: synth_design -top embv_python1300c_fb_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 353.469 ; gain = 172.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_wrapper' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb_wrapper.vhd:57]
INFO: [Synth 8-3491] module 'embv_python1300c_fb' declared at 'E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:4359' bound to instance 'embv_python1300c_fb_i' of component 'embv_python1300c_fb' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb_wrapper.vhd:101]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:4406]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5500]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5504]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_avnet_hdmi_out_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_avnet_hdmi_out_0_0/synth/embv_python1300c_fb_avnet_hdmi_out_0_0.vhd:59' bound to instance 'avnet_hdmi_out_0' of component 'embv_python1300c_fb_avnet_hdmi_out_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5508]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_avnet_hdmi_out_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_avnet_hdmi_out_0_0/synth/embv_python1300c_fb_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'avnet_hdmi_out' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:72' bound to instance 'U0' of component 'avnet_hdmi_out' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_avnet_hdmi_out_0_0/synth/embv_python1300c_fb_avnet_hdmi_out_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'avnet_hdmi_out' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:159]
INFO: [Synth 8-3491] module 'adv7511_embed_syncs' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:40' bound to instance 'embed_syncs_l' of component 'adv7511_embed_syncs' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:202]
INFO: [Synth 8-638] synthesizing module 'adv7511_embed_syncs' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '6' to '5' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'adv7511_embed_syncs' (1#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:55]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_o' to cell 'ODDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:324]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmio_clk_t' to cell 'ODDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:338]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:360]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:368]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'avnet_hdmi_out' (2#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/avnet_hdmi_out.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_avnet_hdmi_out_0_0' (3#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_avnet_hdmi_out_0_0/synth/embv_python1300c_fb_avnet_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_axi_mem_intercon_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1930]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:2340]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_16SS22E' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:100]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_auto_pc_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_0/synth/embv_python1300c_fb_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'embv_python1300c_fb_auto_pc_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:343]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_auto_pc_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_0/synth/embv_python1300c_fb_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (4#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (5#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (6#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (7#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (8#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (9#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (10#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (11#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (12#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (13#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (14#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (15#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (16#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (17#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (18#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (19#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (20#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (21#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (22#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (23#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (24#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (25#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (26#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (27#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (28#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_auto_pc_0' (29#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_0/synth/embv_python1300c_fb_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_16SS22E' (30#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:100]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ACRTVS' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1498]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ACRTVS' (31#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1498]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_JIKJE4' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1585]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_JIKJE4' (32#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1585]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R34IM8' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1675]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R34IM8' (33#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1675]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_ZM206C' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1762]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_ZM206C' (34#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1762]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_xbar_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_0/synth/embv_python1300c_fb_xbar_0.v:57' bound to instance 'xbar' of component 'embv_python1300c_fb_xbar_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:2576]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_xbar_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_0/synth/embv_python1300c_fb_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (35#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (36#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (37#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (38#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (39#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (40#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (41#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (42#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (42#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (42#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (43#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (44#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (45#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (46#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (47#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (48#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (48#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (48#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (48#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (49#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (50#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (51#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (52#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (53#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (54#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_xbar_0' (55#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_0/synth/embv_python1300c_fb_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_axi_mem_intercon_0' (56#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1930]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_axi_vdma_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/synth/embv_python1300c_fb_axi_vdma_0_0.vhd:59' bound to instance 'axi_vdma_0' of component 'embv_python1300c_fb_axi_vdma_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5634]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_axi_vdma_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/synth/embv_python1300c_fb_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/synth/embv_python1300c_fb_axi_vdma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_PLEVEL_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:491]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (57#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (58#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (59#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:269]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:279]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:289]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:299]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:309]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_s_out_d7' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:320]
INFO: [Synth 8-113] binding component instance 'P_IN_CROSS2SCNDRY_scndry_out' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:330]
INFO: [Synth 8-113] binding component instance 's_rst_d1' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:339]
INFO: [Synth 8-113] binding component instance 's_rst_d2' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:347]
INFO: [Synth 8-113] binding component instance 's_rst_d3' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:355]
INFO: [Synth 8-113] binding component instance 's_rst_d4' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:364]
INFO: [Synth 8-113] binding component instance 's_rst_d5' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:374]
INFO: [Synth 8-113] binding component instance 's_rst_d6' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:383]
INFO: [Synth 8-113] binding component instance 's_rst_d7' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (59#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'REG_P_IN_cdc_from' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:219]
INFO: [Synth 8-113] binding component instance 'REG_P_IN2_cdc_to' to cell 'FDR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:232]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (59#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (60#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (60#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (60#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (61#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (62#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (63#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (64#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (65#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (66#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (67#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (68#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (69#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (70#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (71#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (72#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (73#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (74#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (74#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (75#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (76#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (77#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (78#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (79#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32273]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31444]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31448]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31452]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (79#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23697]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23705]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23706]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23709]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23710]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23711]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23712]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (80#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:23697]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30483]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29116]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29119]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29120]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28288]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (81#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28288]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (82#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (83#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (83#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31397]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin' (84#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized2 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32071]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (84#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (84#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (84#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (85#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (86#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2453]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2454]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32273]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31436]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31440]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31444]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31448]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31452]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30483]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29164]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:29167]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:28975]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30393]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin__parameterized0 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31397]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31298]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized3 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32071]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized28' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized28' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized29' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized29' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized30' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized30' (87#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (88#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (89#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (90#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (91#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (92#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (93#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (94#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (94#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (94#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (94#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (94#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (95#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (96#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (97#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (97#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (98#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (98#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (98#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (98#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (98#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (99#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (100#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (100#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (100#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (100#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (100#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (101#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (102#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (103#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (104#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (105#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (106#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (107#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (108#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (109#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (110#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (111#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (112#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (113#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (114#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (115#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (116#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (117#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (118#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (119#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (119#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (119#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (119#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (119#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (120#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (121#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (121#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (122#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (123#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (124#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized14' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized14' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (125#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (126#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (127#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (128#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (129#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (130#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (131#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (132#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (133#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_axi_vdma_0_0' (134#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/synth/embv_python1300c_fb_axi_vdma_0_0.vhd:131]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_axi_vdma_1_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/synth/embv_python1300c_fb_axi_vdma_1_0.vhd:59' bound to instance 'axi_vdma_1' of component 'embv_python1300c_fb_axi_vdma_1_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5705]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_axi_vdma_1_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/synth/embv_python1300c_fb_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/synth/embv_python1300c_fb_axi_vdma_1_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_axi_vdma_1_0' (135#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/synth/embv_python1300c_fb_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_clk_wiz_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.vhd:74' bound to instance 'clk_wiz_0' of component 'embv_python1300c_fb_clk_wiz_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5776]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_clk_wiz_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.vhd:83]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_clk_wiz_0_0_clk_wiz' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_clk_wiz.vhd:74' bound to instance 'U0' of component 'embv_python1300c_fb_clk_wiz_0_0_clk_wiz' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_clk_wiz_0_0_clk_wiz' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_clk_wiz.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_clk_wiz_0_0_clk_wiz' (136#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_clk_wiz.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_clk_wiz_0_0' (137#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.vhd:83]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_onsemi_python_cam_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_cam_0_0/synth/embv_python1300c_fb_onsemi_python_cam_0_0.vhd:59' bound to instance 'onsemi_python_cam_0' of component 'embv_python1300c_fb_onsemi_python_cam_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5781]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_onsemi_python_cam_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_cam_0_0/synth/embv_python1300c_fb_onsemi_python_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_cam_v3_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_cam_0_0/synth/embv_python1300c_fb_onsemi_python_cam_0_0.vhd:217]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_v3_1_S00_AXI' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:186' bound to instance 'onsemi_vita_cam_v3_1_S00_AXI_inst' of component 'onsemi_vita_cam_v3_1_S00_AXI' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
WARNING: [Synth 8-614] signal 'slv_reg3_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg14_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg15_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg16_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg17_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg18_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg19_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg20_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg21_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg22_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg29_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg48_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg49_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg50_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
WARNING: [Synth 8-614] signal 'slv_reg51_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:1377]
INFO: [Synth 8-3491] module 'onsemi_vita_cam_core' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:108' bound to instance 'onsemi_vita_cam_core_inst' of component 'onsemi_vita_cam_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:2011]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_cam_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-3491] module 'iserdes_interface' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:53' bound to instance 'vita_iserdes' of component 'iserdes_interface' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:946]
INFO: [Synth 8-638] synthesizing module 'iserdes_interface' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'iserdes_idelayctrl' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_idelayctrl.vhd:42' bound to instance 'serdesidelayrefclk' of component 'iserdes_idelayctrl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:445]
INFO: [Synth 8-638] synthesizing module 'iserdes_idelayctrl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'iserdes_idelayctrl' (138#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_idelayctrl.vhd:57]
INFO: [Synth 8-3491] module 'iserdes_compare' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_compare.vhd:46' bound to instance 'co' of component 'iserdes_compare' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:462]
INFO: [Synth 8-638] synthesizing module 'iserdes_compare' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_compare.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'iserdes_compare' (139#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_compare.vhd:69]
INFO: [Synth 8-3491] module 'iserdes_clocks' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_clocks.vhd:56' bound to instance 'ic' of component 'iserdes_clocks' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:483]
INFO: [Synth 8-638] synthesizing module 'iserdes_clocks' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_clocks.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_clocks.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'iserdes_clocks' (140#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_clocks.vhd:148]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-638] synthesizing module 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:126]
INFO: [Synth 8-3491] module 'iserdes_control' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:59' bound to instance 'cb' of component 'iserdes_control' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:381]
INFO: [Synth 8-638] synthesizing module 'iserdes_control' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:307]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:414]
WARNING: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:426]
WARNING: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:427]
WARNING: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'iserdes_control' (141#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_control.vhd:118]
INFO: [Synth 8-3491] module 'iserdes_sync' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_sync.vhd:46' bound to instance 'ss' of component 'iserdes_sync' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:436]
INFO: [Synth 8-638] synthesizing module 'iserdes_sync' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iserdes_sync' (142#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_sync.vhd:103]
INFO: [Synth 8-3491] module 'iserdes_mux' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_mux.vhd:56' bound to instance 'im' of component 'iserdes_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:490]
INFO: [Synth 8-638] synthesizing module 'iserdes_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'iserdes_mux' (143#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_mux.vhd:96]
INFO: [Synth 8-3491] module 'iserdes_core' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_core.vhd:88' bound to instance 'ic' of component 'iserdes_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:535]
INFO: [Synth 8-638] synthesizing module 'iserdes_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_core.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "yes" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_core.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'iserdes_core' (144#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_core.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'iserdes_datadeser' (145#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:126]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-3491] module 'iserdes_datadeser' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_datadeser.vhd:56' bound to instance 'db' of component 'iserdes_datadeser' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'iserdes_interface' (146#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/iserdes_interface.vhd:180]
INFO: [Synth 8-3491] module 'syncchanneldecoder' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:54' bound to instance 'vita_syncchanneldecoder' of component 'syncchanneldecoder' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'syncchanneldecoder' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:692]
WARNING: [Synth 8-3848] Net Monitor0HighCnt in module/entity syncchanneldecoder does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:136]
WARNING: [Synth 8-3848] Net Monitor0LowCnt in module/entity syncchanneldecoder does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:137]
WARNING: [Synth 8-3848] Net Monitor1HighCnt in module/entity syncchanneldecoder does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:138]
WARNING: [Synth 8-3848] Net Monitor1LowCnt in module/entity syncchanneldecoder does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'syncchanneldecoder' (147#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/syncchanneldecoder.vhd:146]
INFO: [Synth 8-3491] module 'crc_checker' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:55' bound to instance 'vita_crc_checker' of component 'crc_checker' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'crc_checker' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:172]
INFO: [Synth 8-638] synthesizing module 'crc_calc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'crc_calc' (148#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:78]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:189]
INFO: [Synth 8-638] synthesizing module 'crc_comp' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:71]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'crc_comp' (149#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:71]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:189]
INFO: [Synth 8-3491] module 'crc_calc' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_calc.vhd:57' bound to instance 'the_crc_calc' of component 'crc_calc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:172]
INFO: [Synth 8-3491] module 'crc_comp' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_comp.vhd:50' bound to instance 'the_crc_comp' of component 'crc_comp' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:189]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'crc_checker' (150#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/crc_check.vhd:104]
INFO: [Synth 8-3491] module 'remapper' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/remapper.vhd:54' bound to instance 'vita_remapper' of component 'remapper' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'remapper' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/remapper.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'remapper' (151#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/remapper.vhd:98]
INFO: [Synth 8-3491] module 'triggergenerator' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/triggergenerator.vhd:53' bound to instance 'vita_triggergenerator' of component 'triggergenerator' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1302]
INFO: [Synth 8-638] synthesizing module 'triggergenerator' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'triggergenerator' (152#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/triggergenerator.vhd:81]
INFO: [Synth 8-3491] module 'pulse_regen' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/pulse_regen.vhd:8' bound to instance 'framestart2_regen_l' of component 'pulse_regen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1384]
INFO: [Synth 8-638] synthesizing module 'pulse_regen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/pulse_regen.vhd:26]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'pulse_regen_l' of component 'fifo_generator_v12_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/pulse_regen.vhd:461]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (152#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (152#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (152#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (152#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (153#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (154#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (154#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized15' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized15' (154#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized16' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized16' (154#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized17' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized17' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized18' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized18' (155#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (156#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'pulse_regen' (157#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/pulse_regen.vhd:26]
INFO: [Synth 8-3491] module 'VideoSyncGen' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:54' bound to instance 'syncgen_l' of component 'VideoSyncGen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'VideoSyncGen' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:123]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:199]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'VideoSyncGen' (158#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/videosyncgen.vhd:93]
INFO: [Synth 8-3491] module 'afifo_64i_16o' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/afifo_64i_16o.vhd:8' bound to instance 'demux_fifo_l' of component 'afifo_64i_16o' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:1477]
INFO: [Synth 8-638] synthesizing module 'afifo_64i_16o' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/afifo_64i_16o.vhd:30]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'afifo_64i_16o_l' of component 'fifo_generator_v12_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/afifo_64i_16o.vhd:463]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (158#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (158#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (158#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:15550]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16271]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16271]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16271]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16271]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (159#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized2' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized3' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized19' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized19' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized20' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized20' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized21' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized21' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized22' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized22' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized10' (160#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'afifo_64i_16o' (161#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/afifo_64i_16o.vhd:30]
WARNING: [Synth 8-3848] Net TIMEOUTONACK in module/entity onsemi_vita_cam_core does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_core' (162#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_core.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1_S00_AXI' (163#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1_S00_AXI.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_cam_v3_1' (164#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_cam_v3_1/f9d755d0/hdl/onsemi_vita_cam_v3_1.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_onsemi_python_cam_0_0' (165#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_cam_0_0/synth/embv_python1300c_fb_onsemi_python_cam_0_0.vhd:107]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_onsemi_python_spi_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_spi_0_0/synth/embv_python1300c_fb_onsemi_python_spi_0_0.vhd:59' bound to instance 'onsemi_python_spi_0' of component 'embv_python1300c_fb_onsemi_python_spi_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5827]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_onsemi_python_spi_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_spi_0_0/synth/embv_python1300c_fb_onsemi_python_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1.vhd:64' bound to instance 'U0' of component 'onsemi_vita_spi_v3_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_spi_0_0/synth/embv_python1300c_fb_onsemi_python_spi_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1.vhd:122]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_v3_1_S00_AXI' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:83' bound to instance 'onsemi_vita_spi_v3_1_S00_AXI_inst' of component 'onsemi_vita_spi_v3_1_S00_AXI' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
WARNING: [Synth 8-614] signal 'slv_reg4_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
WARNING: [Synth 8-614] signal 'slv_reg7_r1' is read in the process but is not in the sensitivity list [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:493]
INFO: [Synth 8-3491] module 'onsemi_vita_spi_core' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:108' bound to instance 'onsemi_vita_spicore_inst' of component 'onsemi_vita_spi_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:612]
INFO: [Synth 8-638] synthesizing module 'onsemi_vita_spi_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-3491] module 'spi_top' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_top.vhd:52' bound to instance 'vita_spi' of component 'spi_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:274]
INFO: [Synth 8-638] synthesizing module 'spi_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'spi_seq' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_seq.vhd:52' bound to instance 'the_spi_seq' of component 'spi_seq' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_top.vhd:239]
INFO: [Synth 8-638] synthesizing module 'spi_seq' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_seq.vhd:97]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_seq.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'spi_seq' (166#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_seq.vhd:97]
INFO: [Synth 8-3491] module 'spi_lowlevel' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_lowlevel.vhd:57' bound to instance 'the_spi_lowlevel' of component 'spi_lowlevel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'spi_lowlevel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_lowlevel' (167#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_lowlevel.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/spi_top.vhd:123]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_txfifo_l' of component 'afifo_32' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'afifo_32' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/afifo_32.vhd:31]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'afifo_32_l' of component 'fifo_generator_v12_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/afifo_32.vhd:466]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized12' (168#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'afifo_32' (169#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/afifo_32.vhd:31]
INFO: [Synth 8-3491] module 'afifo_32' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/afifo_32.vhd:9' bound to instance 'vita_spi_rxfifo_l' of component 'afifo_32' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:367]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_core' (170#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_core.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1_S00_AXI' (171#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1_S00_AXI.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'onsemi_vita_spi_v3_1' (172#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/onsemi_vita_spi_v3_1/035a5182/hdl/onsemi_vita_spi_v3_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_onsemi_python_spi_0_0' (173#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_onsemi_python_spi_0_0/synth/embv_python1300c_fb_onsemi_python_spi_0_0.vhd:90]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_processing_system7_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/synth/embv_python1300c_fb_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'embv_python1300c_fb_processing_system7_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:5856]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_processing_system7_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/synth/embv_python1300c_fb_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (174#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (175#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (176#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (177#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/synth/embv_python1300c_fb_processing_system7_0_0.v:499]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_processing_system7_0_0' (178#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/synth/embv_python1300c_fb_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_processing_system7_0_axi_periph_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:3305]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_19BMFJB' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:473]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_19BMFJB' (179#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:473]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1HDK35V' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1HDK35V' (180#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:572]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_S4984V' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:670]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_S4984V' (181#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:670]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1R358R' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1R358R' (182#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:775]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1VRDYBA' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1VRDYBA' (183#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:882]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_15Y7L5E' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:981]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_15Y7L5E' (184#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:981]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_DXOBZY' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1083]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_DXOBZY' (185#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1083]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7UJ909' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1213]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_auto_pc_1' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_1/synth/embv_python1300c_fb_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'embv_python1300c_fb_auto_pc_1' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1396]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_auto_pc_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_1/synth/embv_python1300c_fb_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (185#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (186#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (187#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (188#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (189#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (190#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (191#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (191#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (192#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (193#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (194#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (194#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (194#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (195#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (196#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (196#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_auto_pc_1' (197#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_auto_pc_1/synth/embv_python1300c_fb_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7UJ909' (198#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:1213]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_xbar_1' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_1/synth/embv_python1300c_fb_xbar_1.v:57' bound to instance 'xbar' of component 'embv_python1300c_fb_xbar_1' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:4203]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_xbar_1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_1/synth/embv_python1300c_fb_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (199#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (200#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (200#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_xbar_1' (201#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xbar_1/synth/embv_python1300c_fb_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_processing_system7_0_axi_periph_0' (202#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:3305]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_rst_processing_system7_0_108M_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/synth/embv_python1300c_fb_rst_processing_system7_0_108M_0.vhd:59' bound to instance 'rst_processing_system7_0_108M' of component 'embv_python1300c_fb_rst_processing_system7_0_108M_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6184]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_108M_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/synth/embv_python1300c_fb_rst_processing_system7_0_108M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/synth/embv_python1300c_fb_rst_processing_system7_0_108M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (203#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized31' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized31' (203#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized32' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized32' (203#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (204#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (205#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (206#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (207#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_108M_0' (208#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/synth/embv_python1300c_fb_rst_processing_system7_0_108M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_rst_processing_system7_0_149M_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/synth/embv_python1300c_fb_rst_processing_system7_0_149M_0.vhd:59' bound to instance 'rst_processing_system7_0_149M' of component 'embv_python1300c_fb_rst_processing_system7_0_149M_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6197]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_149M_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/synth/embv_python1300c_fb_rst_processing_system7_0_149M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/synth/embv_python1300c_fb_rst_processing_system7_0_149M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_149M_0' (209#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/synth/embv_python1300c_fb_rst_processing_system7_0_149M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_rst_processing_system7_0_76M_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/synth/embv_python1300c_fb_rst_processing_system7_0_76M_0.vhd:59' bound to instance 'rst_processing_system7_0_76M' of component 'embv_python1300c_fb_rst_processing_system7_0_76M_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6210]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_76M_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/synth/embv_python1300c_fb_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/synth/embv_python1300c_fb_rst_processing_system7_0_76M_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_rst_processing_system7_0_76M_0' (210#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/synth/embv_python1300c_fb_rst_processing_system7_0_76M_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_axi4s_vid_out_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/synth/embv_python1300c_fb_v_axi4s_vid_out_0_0.v:57' bound to instance 'v_axi4s_vid_out_0' of component 'embv_python1300c_fb_v_axi4s_vid_out_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6223]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_axi4s_vid_out_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/synth/embv_python1300c_fb_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:97]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:100]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:118]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' (211#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' (212#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' (213#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' (214#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' (215#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/e49697f7/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_axi4s_vid_out_0_0' (216#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/synth/embv_python1300c_fb_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_cfa_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/synth/embv_python1300c_fb_v_cfa_0_0.vhd:59' bound to instance 'v_cfa_0' of component 'embv_python1300c_fb_v_cfa_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6255]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_cfa_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/synth/embv_python1300c_fb_v_cfa_0_0.vhd:98]
INFO: [Synth 8-3491] module 'v_cfa' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7747' bound to instance 'U0' of component 'v_cfa' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/synth/embv_python1300c_fb_v_cfa_0_0.vhd:205]
INFO: [Synth 8-638] synthesizing module 'v_cfa' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7879]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (217#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (217#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (218#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (219#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (220#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (221#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (221#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree' (222#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree__parameterized0' (222#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3491] module 'hwt' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4013' bound to instance 'hwt1' of component 'hwt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5292]
INFO: [Synth 8-638] synthesizing module 'hwt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
INFO: [Synth 8-256] done synthesizing module 'hwt' (223#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (224#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'cfa_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7421]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_axis_input_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:5866]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_synch_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_dp_ram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_dp_ram' (225#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_synch_fifo' (226#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1572]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_axis_input_buffer' (227#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:5866]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (228#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'cfa_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7252]
INFO: [Synth 8-638] synthesizing module 'var_min_cfa' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6434]
INFO: [Synth 8-638] synthesizing module 'timing_delay' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3987]
INFO: [Synth 8-256] done synthesizing module 'timing_delay' (229#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3987]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_DELAY does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY' (230#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_DELAY__parameterized0 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized0' (230#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_DELAY__parameterized1 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized1' (230#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized2 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized2' (230#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'pix_matrix' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_dpram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_dpram' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized3 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized3' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized4 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized4' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized5 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized5' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized6 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized6' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized7' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized7 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized7' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized8' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized8 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized8' (231#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix' (232#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'interpolate_G' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6196]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized9' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized9 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized9' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'var_min_interpolate_G' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:5213]
INFO: [Synth 8-638] synthesizing module 'ave_var_sd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:4125]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized10' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized10 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized10' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized11' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized11 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized11' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized12' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized12 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized12' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized13' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized13 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized13' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized14' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized14 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized14' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized15' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized15 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized15' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized16' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized16 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized16' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized17' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized17 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized17' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized18' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized18 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized18' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized19' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized19 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized19' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized20' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized20 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized20' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized21' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized21 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized21' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized22' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized22 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized22' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized23' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized23 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized23' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized24' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized24 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized24' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized25' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized25 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized25' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized26' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized26 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized26' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized27' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized27 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized27' (233#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'ave_var_sd' (234#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:4125]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_reciprocal' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1113]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_reciprocal' (235#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1113]
INFO: [Synth 8-638] synthesizing module 'normalize_weights' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:4788]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_radd_sub_sclr_no' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:470]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized0' (235#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_radd_sub_sclr_no' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:470]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_radd_sub_sclr_no__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:470]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized1' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_radd_sub_sclr_no__parameterized0' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:470]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized28' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized28 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized28' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized29' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized29 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized29' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized30' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized30 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized30' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized31' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized31 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized31' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_reciprocal__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1113]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized2' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_reciprocal__parameterized0' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1113]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized3' (236#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_mac' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_get_round_addend' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_get_round_addend' (237#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_mac' (238#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'normalize_weights' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:4788]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized32' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized32 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized32' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized33' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized33 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized33' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized34' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized34 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized34' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized35' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized35 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized35' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized36' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized36 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized36' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized37' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized37 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized37' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized38' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized38 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized38' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized39' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized39 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized39' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_mac__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized0' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_mac__parameterized0' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_mac__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized1' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_mac__parameterized1' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_mac__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized2' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_mac__parameterized2' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_mac__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_get_round_addend__parameterized3' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_mac__parameterized3' (239#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'var_min_interpolate_G' (240#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:5213]
INFO: [Synth 8-638] synthesizing module 'bilinear_G' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2496]
INFO: [Synth 8-256] done synthesizing module 'bilinear_G' (241#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2496]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized40' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized40 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized40' (241#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'interpolate_G' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6196]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_dpram__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_dpram__parameterized0' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized41' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized41 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized41' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized42' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized42 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized42' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized43' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized43 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized43' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized0' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized44' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized44 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized44' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized45' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized45 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized45' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized46' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized46 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized46' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized47' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized47 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized47' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized48' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized48 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized48' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized49' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized49 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized49' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized50' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized50 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized50' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized51' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized51 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized51' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized52' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized52 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized52' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized53' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized53 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized53' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized54' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized54 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized54' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized55' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized55 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized55' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized56' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized56 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized56' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized57' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized57 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized57' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_BR' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3052]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized58' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized58 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized58' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized59' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized59 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized59' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized60' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized60 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized60' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized61' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized61 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized61' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized4' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_delay_sclr__parameterized5' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:389]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized62' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_DELAY__parameterized62 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized62' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized63' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q in module/entity v_cfa_v7_0_DELAY__parameterized63 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized63' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'bilinear_cross' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2198]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized64' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized64 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized64' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized65' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized65 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized65' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized66' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized66 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized66' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized67' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized67 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized67' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized68' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized68 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized68' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized69' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized69 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized69' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized70' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized70 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized70' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized71' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized71 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized71' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized72' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized72 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized72' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized73' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized73 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized73' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized74' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized74 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized74' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized75' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized75 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized75' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized76' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized76 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized76' (242#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'bilinear_cross' (243#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2198]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_BR' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3052]
INFO: [Synth 8-638] synthesizing module 'pix_matrix__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_dpram__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_dpram__parameterized1' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized77' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized77 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized77' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized78' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized78 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized78' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized79' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized79 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized79' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'pix_matrix__parameterized1' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'interpolate_RB_at_G' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3286]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized80' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized80 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized80' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized81' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized81 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized81' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized82' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized82 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized82' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized83' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized83 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized83' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized84' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized84 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized84' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized85' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized85 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized85' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized86' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized86 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized86' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized87' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized87 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized87' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized88' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized88 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized88' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized89' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
WARNING: [Synth 8-3848] Net q1 in module/entity v_cfa_v7_0_DELAY__parameterized89 does not have driver. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:319]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized89' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'bilinear_join_ed' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2804]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized90' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized90' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized91' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized91' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized92' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized92' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized93' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized93' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized94' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized94' (244#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'bilinear_join_ed' (245#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'interpolate_RB_at_G' (246#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:3286]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized95' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized95' (246#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized96' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized96' (246#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_DELAY__parameterized97' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_DELAY__parameterized97' (246#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'var_min_cfa' (247#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6434]
INFO: [Synth 8-256] done synthesizing module 'cfa_core' (248#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7252]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_axis_output_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6019]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_synch_fifo_fallthru' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'v_cfa_v7_0_dp_ram__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_dp_ram__parameterized0' (248#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1241]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1965]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_synch_fifo_fallthru' (249#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:1810]
INFO: [Synth 8-256] done synthesizing module 'v_cfa_v7_0_axis_output_buffer' (250#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:6019]
INFO: [Synth 8-256] done synthesizing module 'cfa_top' (251#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7421]
INFO: [Synth 8-256] done synthesizing module 'v_cfa' (252#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:7879]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_cfa_0_0' (253#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/synth/embv_python1300c_fb_v_cfa_0_0.vhd:98]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_cresample_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/synth/embv_python1300c_fb_v_cresample_0_0.vhd:59' bound to instance 'v_cresample_0' of component 'embv_python1300c_fb_v_cresample_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6292]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_cresample_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/synth/embv_python1300c_fb_v_cresample_0_0.vhd:77]
INFO: [Synth 8-3491] module 'v_cresample' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:9995' bound to instance 'U0' of component 'v_cresample' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/synth/embv_python1300c_fb_v_cresample_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:10123]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-3491] module 'hwt' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4013' bound to instance 'hwt1' of component 'hwt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5292]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (253#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:9606]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_input_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:6321]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2917]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram' (254#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo' (255#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2917]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_input_buffer' (256#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:6321]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (256#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:9030]
INFO: [Synth 8-638] synthesizing module 'convert444to422' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:8414]
INFO: [Synth 8-256] done synthesizing module 'convert444to422' (257#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:8414]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (258#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:9030]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_output_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:6473]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:5108]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' (258#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:2428]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:5261]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' (259#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:5108]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_output_buffer' (260#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:6473]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (261#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:9606]
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (262#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cresample_v4_0/ef8c9fc7/hdl/v_cresample_v4_0_vh_rfs.vhd:10123]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_cresample_0_0' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/synth/embv_python1300c_fb_v_cresample_0_0.vhd:77]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_osd_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/synth/embv_python1300c_fb_v_osd_0_0.vhd:59' bound to instance 'v_osd_0' of component 'embv_python1300c_fb_v_osd_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6308]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_osd_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/synth/embv_python1300c_fb_v_osd_0_0.vhd:103]
INFO: [Synth 8-3491] module 'v_osd' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:19626' bound to instance 'U0' of component 'v_osd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/synth/embv_python1300c_fb_v_osd_0_0.vhd:419]
INFO: [Synth 8-638] synthesizing module 'v_osd' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:20061]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized1' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree__parameterized1' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree__parameterized2' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4253]
INFO: [Synth 8-3491] module 'hwt' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4013' bound to instance 'hwt1' of component 'hwt' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5292]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '31' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (263#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'osd_backbone' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:17271]
INFO: [Synth 8-638] synthesizing module 'osd_counters' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13605]
INFO: [Synth 8-256] done synthesizing module 'osd_counters' (264#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13605]
INFO: [Synth 8-638] synthesizing module 'alpha_blend_ctrl' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13251]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend_ctrl' (265#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13251]
INFO: [Synth 8-638] synthesizing module 'osd_priority_select' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:14149]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_select' (266#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:14149]
INFO: [Synth 8-638] synthesizing module 'osd_priority_select__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:14149]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_select__parameterized0' (266#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:14149]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_axis_input_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_synch_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:984]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_dp_ram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_dp_ram' (267#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_synch_fifo' (268#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:984]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_axis_input_buffer' (269#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'osd_priority_mux' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13913]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_mux_tree' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_mux_tree' (270#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_mux_tree__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_mux_tree__parameterized0' (270#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_mux_tree__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_mux_tree__parameterized1' (270#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12634]
INFO: [Synth 8-256] done synthesizing module 'osd_priority_mux' (271#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13913]
INFO: [Synth 8-638] synthesizing module 'alpha_blend_elem_rtl_add_mult_add' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13064]
INFO: [Synth 8-638] synthesizing module 'mult_add_pipeline' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12849]
INFO: [Synth 8-256] done synthesizing module 'mult_add_pipeline' (272#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:12849]
INFO: [Synth 8-256] done synthesizing module 'alpha_blend_elem_rtl_add_mult_add' (273#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13064]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_axis_output_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:16543]
INFO: [Synth 8-638] synthesizing module 'v_osd_v6_0_synch_fifo_fallthru' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:3173]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '4' to '3' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:3327]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_synch_fifo_fallthru' (274#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:3173]
INFO: [Synth 8-256] done synthesizing module 'v_osd_v6_0_axis_output_buffer' (275#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:16543]
INFO: [Synth 8-256] done synthesizing module 'osd_backbone' (276#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:17271]
INFO: [Synth 8-256] done synthesizing module 'v_osd' (277#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:20061]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_osd_0_0' (278#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/synth/embv_python1300c_fb_v_osd_0_0.vhd:103]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_rgb2ycrcb_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/synth/embv_python1300c_fb_v_rgb2ycrcb_0_0.vhd:59' bound to instance 'v_rgb2ycrcb_0' of component 'embv_python1300c_fb_v_rgb2ycrcb_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6350]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_rgb2ycrcb_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/synth/embv_python1300c_fb_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-3491] module 'v_rgb2ycrcb' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6362' bound to instance 'U0' of component 'v_rgb2ycrcb' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/synth/embv_python1300c_fb_v_rgb2ycrcb_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6465]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized2' (278#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6037]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4448]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1880]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1390]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' (279#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1390]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' (280#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1880]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' (281#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4448]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized1' (281#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5329]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' (282#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' (283#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' (284#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mult' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' (284#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mult' (285#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mac' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' (286#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mac' (287#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized3' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized0' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized1' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_round' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized2' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized4' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized3' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized3' (288#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_round' (289#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized2' (289#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:903]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized5' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized5' (289#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' (290#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:903]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:942]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized6' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized6' (290#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' (291#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:942]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (292#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5329]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4600]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4075]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4229]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' (293#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4075]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' (294#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4600]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (295#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6037]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb' (296#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6465]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_rgb2ycrcb_0_0' (297#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/synth/embv_python1300c_fb_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_tc_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/synth/embv_python1300c_fb_v_tc_0_0.vhd:59' bound to instance 'v_tc_0' of component 'embv_python1300c_fb_v_tc_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6366]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_tc_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/synth/embv_python1300c_fb_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'v_tc' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7227' bound to instance 'U0' of component 'v_tc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/synth/embv_python1300c_fb_v_tc_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'v_tc' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7438]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized3' (297#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'tc_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:6074]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:927]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (298#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:927]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (299#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:6074]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (300#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:7438]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_tc_0_0' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/synth/embv_python1300c_fb_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_tpg_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/synth/embv_python1300c_fb_v_tpg_0_0.vhd:59' bound to instance 'v_tpg_0' of component 'embv_python1300c_fb_v_tpg_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6379]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_tpg_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/synth/embv_python1300c_fb_v_tpg_0_0.vhd:93]
INFO: [Synth 8-3491] module 'v_tpg' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7671' bound to instance 'U0' of component 'v_tpg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/synth/embv_python1300c_fb_v_tpg_0_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'v_tpg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized2' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:3886]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4734]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized4' (301#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'tpg_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7268]
INFO: [Synth 8-638] synthesizing module 'axi4s_control_local' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5378]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY' (302#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control_local' (303#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5378]
INFO: [Synth 8-638] synthesizing module 'tpg_core' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5812]
INFO: [Synth 8-638] synthesizing module 'awgn_cos' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4542]
INFO: [Synth 8-256] done synthesizing module 'awgn_cos' (304#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4542]
INFO: [Synth 8-638] synthesizing module 'awgn_ln' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4712]
INFO: [Synth 8-256] done synthesizing module 'awgn_ln' (305#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4712]
INFO: [Synth 8-638] synthesizing module 'prng' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4422]
INFO: [Synth 8-256] done synthesizing module 'prng' (306#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4422]
INFO: [Synth 8-638] synthesizing module 'zplate' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4274]
INFO: [Synth 8-256] done synthesizing module 'zplate' (307#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:4274]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6404]
INFO: [Synth 8-226] default block is never used [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6471]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' (307#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:316]
INFO: [Synth 8-4471] merging register 'Generate2ChInput.DinFIFO_out_red_reg[7:0]' into 'Generate2ChInput.DinFIFO_out_blue_reg[7:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6474]
INFO: [Synth 8-256] done synthesizing module 'tpg_core' (308#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5812]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_axis_output_buffer' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5211]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_dp_ram' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1243]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_dp_ram' (309#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1243]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1966]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' (310#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_axis_output_buffer' (311#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:5211]
INFO: [Synth 8-3919] null assignment ignored [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7591]
INFO: [Synth 8-256] done synthesizing module 'tpg_top' (312#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7268]
INFO: [Synth 8-256] done synthesizing module 'v_tpg' (313#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_tpg_0_0' (314#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/synth/embv_python1300c_fb_v_tpg_0_0.vhd:93]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_v_vid_in_axi4s_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/synth/embv_python1300c_fb_v_vid_in_axi4s_0_0.v:57' bound to instance 'v_vid_in_axi4s_0' of component 'embv_python1300c_fb_v_vid_in_axi4s_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6411]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_v_vid_in_axi4s_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/synth/embv_python1300c_fb_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_formatter' (315#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v:63]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2' (316#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_in_coupler' (317#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v:70]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v3_0_vid_in_axi4s_top' (318#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_vid_in_axi4s_v3_0/b92237ea/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_v_vid_in_axi4s_0_0' (319#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/synth/embv_python1300c_fb_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_xlconstant_0_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_0_0/sim/embv_python1300c_fb_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'embv_python1300c_fb_xlconstant_0_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6442]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_xlconstant_0_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_0_0/sim/embv_python1300c_fb_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_0_0/sim/embv_python1300c_fb_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (320#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_xlconstant_0_0' (321#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_0_0/sim/embv_python1300c_fb_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'embv_python1300c_fb_xlconstant_1_0' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_1_0/sim/embv_python1300c_fb_xlconstant_1_0.vhd:29' bound to instance 'xlconstant_1' of component 'embv_python1300c_fb_xlconstant_1_0' [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:6446]
INFO: [Synth 8-638] synthesizing module 'embv_python1300c_fb_xlconstant_1_0' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_1_0/sim/embv_python1300c_fb_xlconstant_1_0.vhd:35]
INFO: [Synth 8-3491] module 'xlconstant' declared at 'e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_1_0/sim/embv_python1300c_fb_xlconstant_1_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (321#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_xlconstant_1_0' (322#1) [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_xlconstant_1_0/sim/embv_python1300c_fb_xlconstant_1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb' (323#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb.vhd:4406]
INFO: [Synth 8-256] done synthesizing module 'embv_python1300c_fb_wrapper' (324#1) [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/hdl/embv_python1300c_fb_wrapper.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:26 ; elapsed = 00:09:29 . Memory (MB): peak = 852.695 ; gain = 671.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[48] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[47] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[46] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[45] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[44] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[43] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[42] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[41] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[40] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[39] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[38] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[37] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[36] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[35] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[34] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[33] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[32] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[31] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[30] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[29] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[28] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[27] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[26] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[25] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[24] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[23] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[22] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[21] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[20] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[19] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[18] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31669]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:30505]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:30 ; elapsed = 00:09:33 . Memory (MB): peak = 852.695 ; gain = 671.891
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'embv_python1300c_fb_i/clk_wiz_0/U0/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_clk_wiz.vhd:116]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/embv_python1300c_fb_processing_system7_0_0.xdc] for cell 'embv_python1300c_fb_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/embv_python1300c_fb_processing_system7_0_0.xdc] for cell 'embv_python1300c_fb_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_processing_system7_0_0/embv_python1300c_fb_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/embv_python1300c_fb_axi_vdma_0_0.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/embv_python1300c_fb_axi_vdma_0_0.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/embv_python1300c_fb_axi_vdma_1_0.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/embv_python1300c_fb_axi_vdma_1_0.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_1/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_board.xdc] for cell 'embv_python1300c_fb_i/clk_wiz_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0_board.xdc] for cell 'embv_python1300c_fb_i/clk_wiz_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.xdc] for cell 'embv_python1300c_fb_i/clk_wiz_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.xdc] for cell 'embv_python1300c_fb_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_clk_wiz_0_0/embv_python1300c_fb_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/embv_python1300c_fb_rst_processing_system7_0_108M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_108M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/embv_python1300c_fb_rst_processing_system7_0_108M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_108M'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/embv_python1300c_fb_rst_processing_system7_0_108M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_108M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_108M_0/embv_python1300c_fb_rst_processing_system7_0_108M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_108M'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/embv_python1300c_fb_rst_processing_system7_0_149M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_149M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/embv_python1300c_fb_rst_processing_system7_0_149M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_149M'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/embv_python1300c_fb_rst_processing_system7_0_149M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_149M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_149M_0/embv_python1300c_fb_rst_processing_system7_0_149M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_149M'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/embv_python1300c_fb_rst_processing_system7_0_76M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/embv_python1300c_fb_rst_processing_system7_0_76M_0_board.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_76M'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/embv_python1300c_fb_rst_processing_system7_0_76M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_76M'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_rst_processing_system7_0_76M_0/embv_python1300c_fb_rst_processing_system7_0_76M_0.xdc] for cell 'embv_python1300c_fb_i/rst_processing_system7_0_76M'
Parsing XDC File [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc]
INFO: [Timing 38-2] Deriving generated clocks [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_embv_python1300c_fb_clk_wiz_0_0'. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
WARNING: [Vivado 12-627] No clocks matched '*serdesclockgen[0].ic*'. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
WARNING: [Vivado 12-627] No clocks matched 'vita_clk'. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc:109]
Finished Parsing XDC File [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/embv_python1300.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/embv_python1300c_fb_v_cfa_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_cfa_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/embv_python1300c_fb_v_cfa_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_cfa_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cfa_0_0/embv_python1300c_fb_v_cfa_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/embv_python1300c_fb_v_cresample_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_cresample_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_cresample_0_0/embv_python1300c_fb_v_cresample_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_cresample_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/embv_python1300c_fb_v_osd_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_osd_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/embv_python1300c_fb_v_osd_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_osd_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_osd_0_0/embv_python1300c_fb_v_osd_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/embv_python1300c_fb_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_rgb2ycrcb_0_0/embv_python1300c_fb_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/embv_python1300c_fb_v_tc_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_tc_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tc_0_0/embv_python1300c_fb_v_tc_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_tc_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/embv_python1300c_fb_v_tpg_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_tpg_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/embv_python1300c_fb_v_tpg_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_tpg_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_tpg_0_0/embv_python1300c_fb_v_tpg_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/embv_python1300c_fb_axi_vdma_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_0/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_0_0/embv_python1300c_fb_axi_vdma_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_0/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/embv_python1300c_fb_axi_vdma_1_0_clocks.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_1/U0'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_axi_vdma_1_0/embv_python1300c_fb_axi_vdma_1_0_clocks.xdc] for cell 'embv_python1300c_fb_i/axi_vdma_1/U0'
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/embv_python1300c_fb_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/embv_python1300c_fb_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_axi4s_vid_out_0_0/embv_python1300c_fb_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/embv_python1300c_fb_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/embv_python1300c_fb_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'embv_python1300c_fb_i/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/bd/embv_python1300c_fb/ip/embv_python1300c_fb_v_vid_in_axi4s_0_0/embv_python1300c_fb_v_vid_in_axi4s_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/embv_python1300c_fb_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1248 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FDR => FDRE: 1236 instances
  FIFO18 => FIFO18E1: 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 3 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1184.137 ; gain = 0.172
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:10:23 ; elapsed = 00:10:22 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:10:23 ; elapsed = 00:10:22 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/processing_system7_0/inst. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_cfa_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_cresample_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 96).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_osd_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_rgb2ycrcb_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_tc_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_tpg_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_vdma_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_vdma_1/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/clk_wiz_0/U0. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_axi4s_vid_out_0/inst. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 173).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_vid_in_axi4s_0/inst. (constraint file  E:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/avnet_hdmi_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/onsemi_python_cam_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/onsemi_python_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/rst_processing_system7_0_108M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/rst_processing_system7_0_149M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/rst_processing_system7_0_76M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_cfa_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_cresample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_osd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for embv_python1300c_fb_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:10:24 ; elapsed = 00:10:24 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '5' to '4' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_num_set" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-802] inferred FSM for state register 'TriggerState_reg' in module 'triggergenerator'
INFO: [Synth 8-5544] ROM "TriggerState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DeA1_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lockedmonitorstate_reg' in module 'iserdes_clocks'
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lockedmonitorstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncstate_reg' in module 'iserdes_sync'
INFO: [Synth 8-802] inferred FSM for state register 'spi_seq_reg' in module 'spi_seq'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_seq" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clockstate_reg' in module 'spi_lowlevel'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4942]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sp_rom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4329]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[18][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[19][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[20][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[21][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[22][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[23][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[24][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[25][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[26][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[27][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[28][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[29][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[30][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[31][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[32][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[33][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[34][31:0]' into 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[35][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.core_control_regs_int_reg[37][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:5025]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1157]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:1168]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4998]
INFO: [Synth 8-4471] merging register 'PRNG4PrstEn_reg' into 'PRNG2PrstEn_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6272]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6761]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/89ea72aa/hdl/v_tpg_v6_0_vh_rfs.vhd:6763]
INFO: [Synth 8-5546] ROM "RLEPattern[0]" won't be mapped to RAM because it is too sparse
ROM "TartanBarSel" will be implemented in logic because its size less than 1024
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               trig0high |                              001 |                              001
                trig0low |                              010 |                              010
               trig1high |                              011 |                              011
                trig1low |                              100 |                              100
               trig2high |                              101 |                              101
                trig2low |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TriggerState_reg' using encoding 'sequential' in module 'triggergenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                             0000
            assertreset2 |                          0000010 |                             0100
             waitlocked2 |                          0000100 |                             0101
            checklocked2 |                          0001000 |                             0110
            assertreset3 |                          0010000 |                             0111
             waitlocked3 |                          0100000 |                             1000
            checklocked3 |                          1000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockedmonitorstate_reg' using encoding 'one-hot' in module 'iserdes_clocks'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           waitdatavalid |                               01 |                               01
              waitreqlow |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncstate_reg' using encoding 'sequential' in module 'iserdes_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          read_en_active |                             0001 |                             0101
         read_en_active2 |                             0010 |                             0110
            getfifovalue |                             0011 |                             0111
               waitsync1 |                             0100 |                             0001
          waitsync1first |                             0101 |                             0010
               waitsync2 |                             0110 |                             0011
               dospicomm |                             0111 |                             1000
      wait_spi_comm_busy |                             1000 |                             1001
  wait_spi_comm_busy_off |                             1001 |                             1010
        check_fifo_empty |                             1010 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_seq_reg' using encoding 'sequential' in module 'spi_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  bridge |                              001 |                              001
               cs_active |                              010 |                              010
           first_clk_low |                              011 |                              011
                clk_high |                              100 |                              100
           enable_active |                              101 |                              110
                 clk_low |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clockstate_reg' using encoding 'sequential' in module 'spi_lowlevel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:52 ; elapsed = 00:10:55 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'embv_python1300c_fb_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG1' (prng) to 'embv_python1300c_fb_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG3'

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                          |           1|       571|
|2     |axi_vdma                                     |           2|     17629|
|3     |embv_python1300c_fb_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                          |           1|       473|
|5     |iserdes_core__GC0                            |           1|         5|
|6     |iserdes_datadeser__GC0                       |           1|      3088|
|7     |iserdes_interface__GC0                       |           1|        32|
|8     |onsemi_vita_cam_core__GC0                    |           1|     22628|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0            |           1|      9556|
|10    |onsemi_vita_spi_core__GC0                    |           1|      1128|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0            |           1|      1044|
|12    |embv_python1300c_fb__GCB0                    |           1|     26395|
|13    |embv_python1300c_fb__GCB1                    |           1|      7983|
|14    |embv_python1300c_fb__GCB2                    |           1|     30803|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:10:54 ; elapsed = 00:10:57 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_PRIO_MUX[1].UOSD_PRIO_MUX0/alpha_pix_or_layer_reg[17:0]' into 'GEN_PRIO_MUX[0].UOSD_PRIO_MUX0/alpha_pix_or_layer_reg[17:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_osd_v6_0/32aa9e9c/hdl/v_osd_v6_0_vh_rfs.vhd:13955]
WARNING: [Synth 8-3936] Found unconnected internal register 'embed_syncs_l/vblank_d_reg' and it is trimmed from '4' to '3' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/avnet/avnet_hdmi_out_v3_1/b4074db3/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/b5e5ffa5/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:754]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:780]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:781]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1287]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1320]
INFO: [Synth 8-4471] merging register 'DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/502143ce/hdl/src/vhdl/axi_vdma_mngr.vhd:1321]
WARNING: [Synth 8-115] binding instance 'i_78' in module 'partition' to reference 'logic__5280' which has no pins
WARNING: [Synth 8-115] binding instance 'i_79' in module 'partition' to reference 'logic__5281' which has no pins
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[9:0]' into 'ar_reg[9:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[17:0]' into 'br_reg[17:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Synth 8-4471] merging register 'ar_reg[11:0]' into 'ar_reg[11:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:650]
INFO: [Synth 8-4471] merging register 'br_reg[10:0]' into 'br_reg[10:0]' [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/v_cfa_v7_0/b99c2b7c/hdl/v_cfa_v7_0_vh_rfs.vhd:651]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/users/tasha/zedboard/DevelProject/Projects/embv_python1300c_fb/MZ7020_EMBV/embv_python1300c_fb.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:11:18 ; elapsed = 00:11:22 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:11:18 ; elapsed = 00:11:22 . Memory (MB): peak = 1184.137 ; gain = 1003.332

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                          |           1|       633|
|2     |axi_vdma                                     |           2|     17953|
|3     |embv_python1300c_fb_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                          |           1|       471|
|5     |iserdes_core__GC0                            |           5|         5|
|6     |iserdes_datadeser__GC0                       |           5|      3162|
|7     |iserdes_interface__GC0                       |           1|        31|
|8     |onsemi_vita_cam_core__GC0                    |           1|     17535|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0            |           1|     10452|
|10    |onsemi_vita_spi_core__GC0                    |           1|      1086|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0            |           1|      1041|
|12    |embv_python1300c_fb__GCB0                    |           1|     27210|
|13    |embv_python1300c_fb__GCB1                    |           1|      8022|
|14    |embv_python1300c_fb__GCB2                    |           1|     38706|
+------+---------------------------------------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][1] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][0] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[25] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[24] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[23] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[22] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[21] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[20] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[19] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[18] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[17] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[16] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[15] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[14] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[13] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[12] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[11] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[10] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[9] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[8] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[7] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[6] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[5] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[4] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[3] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[2] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[1] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[0] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[17] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[16] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[15] ) is unused and will be removed from module v_cresample.
INFO: [Synth 8-3332] Sequential element (\cresample_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.t_qa_reg[14] ) is unused and will be removed from module v_cresample.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_12/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_12/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_12/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_core_insti_12/vita_remapper/\VIDEO_SYNC_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_0/\vita_spi/the_spi_seq/synctriggers_prev_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spicore_insti_0/\vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\slv_reg3_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_insti_13/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_1/\slv_reg4_r1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_1/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_1/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_1/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (embv_python1300c_fb_i/onsemi_python_spi_0/onsemi_vita_spi_v3_1_S00_AXI_insti_1/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I /\I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I /\I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR /\num_fstore_minus1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR /\num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF /sig_stop_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_vdma:/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I /\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_stop_request_reg )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:11:58 ; elapsed = 00:12:05 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:11:58 ; elapsed = 00:12:05 . Memory (MB): peak = 1184.137 ; gain = 1003.332

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                          |           1|       341|
|2     |axi_vdma                                     |           2|     11111|
|3     |embv_python1300c_fb_clk_wiz_0_0_clk_wiz__GC0 |           1|         3|
|4     |iserdes_clocks__GC0                          |           1|       213|
|5     |iserdes_core__GC0                            |           5|         5|
|6     |iserdes_datadeser__GC0                       |           5|      1244|
|7     |iserdes_interface__GC0                       |           1|        30|
|8     |onsemi_vita_cam_core__GC0                    |           1|      6386|
|9     |onsemi_vita_cam_v3_1_S00_AXI__GC0            |           1|      4915|
|10    |onsemi_vita_spi_core__GC0                    |           1|       893|
|11    |onsemi_vita_spi_v3_1_S00_AXI__GC0            |           1|       612|
|12    |embv_python1300c_fb__GCB0                    |           1|     23460|
|13    |embv_python1300c_fb__GCB1                    |           1|      5793|
|14    |embv_python1300c_fb__GCB2                    |           1|     36461|
+------+---------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:11:58 ; elapsed = 00:12:05 . Memory (MB): peak = 1184.137 ; gain = 1003.332
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:16 ; elapsed = 00:12:23 . Memory (MB): peak = 1337.781 ; gain = 1156.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:26 ; elapsed = 00:12:33 . Memory (MB): peak = 1376.066 ; gain = 1195.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |avnet_hdmi_out__GC0                           |           1|       341|
|2     |axi_vdma                                      |           2|     11111|
|3     |embv_python1300c_fb_clk_wiz_0_0_clk_wiz__GC0  |           1|         3|
|4     |iserdes_clocks__GC0                           |           1|       213|
|5     |iserdes_core__GC0                             |           5|         5|
|6     |iserdes_datadeser__GC0                        |           5|      1244|
|7     |iserdes_interface__GC0                        |           1|        30|
|8     |onsemi_vita_spi_core__GC0                     |           1|       893|
|9     |onsemi_vita_spi_v3_1_S00_AXI__GC0             |           1|       612|
|10    |embv_python1300c_fb__GCB0                     |           1|     23460|
|11    |embv_python1300c_fb__GCB1                     |           1|      5793|
|12    |embv_python1300c_fb__GCB2                     |           1|     36461|
|13    |embv_python1300c_fb_onsemi_python_cam_0_0_GT0 |           1|     11297|
|14    |embv_python1300c_fb_onsemi_python_cam_0_0_GT2 |           1|         2|
+------+----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance get_Gi_284 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance get_Gi_284 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance get_Gi_409 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance get_Gi_409 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \cfa_top_inst/intcore/var_min_cfa_instance/get_G/robust_chrominance.get_var_min_G/normalize/one_over/block_ram.data_o_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:09 ; elapsed = 00:13:19 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_G_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_G_delay_reg[12]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_RB_BR_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_RB_BR_delay_reg[12]_inv.
INFO: [Synth 8-5365] Flop cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[12] is being inverted and renamed to cfa_top_inst/intcore/var_min_cfa_instance/active_to_OutMux_delay_reg[12]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \U_OSD_TOP/frame_sync . Fanout reduced from 30 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 12 on net \U_OSD_TOP/enable . Fanout reduced from 599 to 12 by creating 50 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-5365] Flop tpg_top_inst/intcore/TartanBarHeight_reg[9] is being inverted and renamed to tpg_top_inst/intcore/TartanBarHeight_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:14 ; elapsed = 00:13:24 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:14 ; elapsed = 00:13:24 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:21 ; elapsed = 00:13:31 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:13:21 ; elapsed = 00:13:31 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:21 ; elapsed = 00:13:32 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BIBUF        |   130|
|2     |BUFG         |     5|
|3     |BUFGMUX_CTRL |     1|
|4     |BUFIO        |     1|
|5     |BUFR         |     1|
|6     |BUFR_1       |     1|
|7     |CARRY4       |  1118|
|8     |DSP48E1      |     9|
|9     |DSP48E1_1    |     6|
|10    |DSP48E1_2    |     1|
|11    |DSP48E1_3    |     3|
|12    |DSP48E1_4    |     3|
|13    |FIFO18       |     5|
|14    |FIFO36E1     |     4|
|15    |GND          |     1|
|16    |IDELAYCTRL   |     1|
|17    |IDELAYE2     |     5|
|18    |ISERDESE2    |     5|
|19    |ISERDESE2_1  |     5|
|20    |LUT1         |  1698|
|21    |LUT2         |  3707|
|22    |LUT3         |  3591|
|23    |LUT4         |  3010|
|24    |LUT5         |  2990|
|25    |LUT6         |  5996|
|26    |MUXCY        |    26|
|27    |MUXCY_L      |   874|
|28    |MUXF7        |   536|
|29    |MUXF8        |   154|
|30    |ODDR         |     4|
|31    |PLLE2_ADV    |     1|
|32    |PS7          |     1|
|33    |RAM16X1D     |   205|
|34    |RAM32M       |    18|
|35    |RAM32X1D     |     1|
|36    |RAM64X1S     |     3|
|37    |RAMB18E1     |     1|
|38    |RAMB18E1_2   |     2|
|39    |RAMB18E1_3   |     1|
|40    |RAMB18E1_5   |     2|
|41    |RAMB18E1_6   |     1|
|42    |RAMB18E1_7   |     1|
|43    |RAMB36E1     |     4|
|44    |RAMB36E1_1   |     3|
|45    |RAMB36E1_2   |     4|
|46    |RAMB36E1_4   |     1|
|47    |RAMB36E1_5   |     2|
|48    |RAMB36E1_6   |     4|
|49    |RAMB36E1_7   |     1|
|50    |SRL16        |     3|
|51    |SRL16E       |  1085|
|52    |SRLC32E      |   212|
|53    |VCC          |     1|
|54    |XORCY        |   925|
|55    |FDCE         |  1814|
|56    |FDPE         |   584|
|57    |FDR          |   672|
|58    |FDRE         | 20373|
|59    |FDSE         |   538|
|60    |IBUF         |     4|
|61    |IBUFDS       |     6|
|62    |OBUFT        |    26|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:23 ; elapsed = 00:13:34 . Memory (MB): peak = 1412.750 ; gain = 1231.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 235 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:06 ; elapsed = 00:12:42 . Memory (MB): peak = 1412.750 ; gain = 780.715
Synthesis Optimization Complete : Time (s): cpu = 00:13:24 ; elapsed = 00:13:34 . Memory (MB): peak = 1412.750 ; gain = 1231.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3910 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. embv_python1300c_fb_i/clk_wiz_0/U0/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and embv_python1300c_fb_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1209 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 255 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  FDR => FDRE: 672 instances
  FIFO18 => FIFO18E1: 5 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 205 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 3 instances
  SRL16 => SRL16E: 3 instances
  SRLC32E => SRL16E: 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
2744 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:37 ; elapsed = 00:13:46 . Memory (MB): peak = 1412.750 ; gain = 1112.156
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.750 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1412.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 08 17:12:34 2016...
